Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 27 10:01:49 2018
| Host         : DESKTOP-7T25CID running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nahid_timing_summary_routed.rpt -rpx Nahid_timing_summary_routed.rpx -warn_on_violation
| Design       : Nahid
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 74 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.700    -5325.676                    809                 1749        0.054        0.000                      0                 1749        4.020        0.000                       0                  1309  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 5.000}      10.000          100.000         
  c1/cycle[0]  {0.000 5.000}      10.000          100.000         
  c1/cycle[1]  {0.000 5.000}      10.000          100.000         
  c1/cycle[2]  {0.000 5.000}      10.000          100.000         
  c1/cycle[3]  {0.000 5.000}      10.000          100.000         
  c1/cycle[4]  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 -0.207       -1.727                     22                 1176        0.054        0.000                      0                 1176        4.020        0.000                       0                  1235  
  c1/cycle[0]       -6.337      -12.667                      2                   30        0.471        0.000                      0                   30        4.500        0.000                       0                    72  
  c1/cycle[1]       -3.793      -16.172                      8                   54        0.409        0.000                      0                   54        4.500        0.000                       0                    74  
  c1/cycle[2]       -1.856       -8.938                      5                   45        0.545        0.000                      0                   45        4.500        0.000                       0                    74  
  c1/cycle[3]       -4.308      -22.005                     10                   47        0.449        0.000                      0                   47        4.500        0.000                       0                    74  
  c1/cycle[4]       -6.090      -29.998                     13                   65        0.592        0.000                      0                   65        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
c1/cycle[0]   clk               -11.158    -2340.573                    605                  799        0.386        0.000                      0                  799  
c1/cycle[1]   clk               -11.700    -3633.237                    681                  798        0.225        0.000                      0                  798  
c1/cycle[2]   clk               -11.207    -2271.025                    645                  797        0.550        0.000                      0                  797  
c1/cycle[3]   clk               -11.367    -3279.898                    710                  796        0.435        0.000                      0                  796  
c1/cycle[4]   clk                -9.952    -2932.844                    712                  798        0.531        0.000                      0                  798  
c1/cycle[1]   c1/cycle[0]        -4.323      -19.914                      8                   53        0.269        0.000                      0                   53  
c1/cycle[2]   c1/cycle[0]        -2.198      -10.745                      6                   45        0.278        0.000                      0                   45  
c1/cycle[3]   c1/cycle[0]        -4.590      -21.494                      9                   46        0.266        0.000                      0                   46  
c1/cycle[4]   c1/cycle[0]        -6.274      -33.585                     15                   64        0.285        0.000                      0                   64  
c1/cycle[0]   c1/cycle[1]        -6.557      -18.571                      4                   32        0.149        0.000                      0                   32  
c1/cycle[2]   c1/cycle[1]        -2.155       -8.292                      6                   45        0.173        0.000                      0                   45  
c1/cycle[3]   c1/cycle[1]        -4.634      -22.071                     10                   47        0.181        0.000                      0                   47  
c1/cycle[4]   c1/cycle[1]        -6.318      -34.159                     16                   66        0.241        0.000                      0                   66  
c1/cycle[0]   c1/cycle[2]        -6.577      -19.717                      4                   32        0.399        0.000                      0                   32  
c1/cycle[1]   c1/cycle[2]        -4.310      -20.869                      9                   54        0.293        0.000                      0                   54  
c1/cycle[3]   c1/cycle[2]        -4.655      -23.101                     10                   47        0.396        0.000                      0                   47  
c1/cycle[4]   c1/cycle[2]        -6.339      -38.425                     16                   66        0.343        0.000                      0                   66  
c1/cycle[0]   c1/cycle[3]        -6.406      -19.627                      4                   32        0.192        0.000                      0                   32  
c1/cycle[1]   c1/cycle[3]        -4.163      -20.957                      9                   54        0.231        0.000                      0                   54  
c1/cycle[2]   c1/cycle[3]        -2.224      -10.164                      6                   45        0.248        0.000                      0                   45  
c1/cycle[4]   c1/cycle[3]        -6.168      -38.448                     16                   66        0.274        0.000                      0                   66  
c1/cycle[0]   c1/cycle[4]        -6.504      -17.956                      4                   32        0.243        0.000                      0                   32  
c1/cycle[1]   c1/cycle[4]        -4.023      -17.411                      8                   53        0.233        0.000                      0                   53  
c1/cycle[2]   c1/cycle[4]        -2.146       -8.250                      5                   44        0.261        0.000                      0                   44  
c1/cycle[3]   c1/cycle[4]        -4.581      -21.517                      9                   46        0.270        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           22  Failing Endpoints,  Worst Slack       -0.207ns,  Total Violation       -1.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.066ns  (logic 3.184ns (31.631%)  route 6.882ns (68.369%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.721     4.781    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  data1/y1/o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.237 r  data1/y1/o_reg[9]/Q
                         net (fo=5, routed)           2.734     7.971    data1/mux2add1/y1r[9]
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296     8.391    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.515 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204     9.719    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124     9.843 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000     9.843    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.375 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.375    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    11.740    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    11.892 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    11.892    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    12.346 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.346    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.463    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.580    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.697 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.697    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.020 r  data1/r2/o_reg[22]_i_13/O[1]
                         net (fo=1, routed)           0.715    13.734    c1/o_reg[19]_2[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I3_O)        0.306    14.040 r  c1/o[17]_i_2__2/O
                         net (fo=4, routed)           0.683    14.723    data1/muxr6/o_reg[21][17]
    SLICE_X13Y75         LUT5 (Prop_lut5_I4_O)        0.124    14.847 r  data1/muxr6/o[17]_i_1/O
                         net (fo=1, routed)           0.000    14.847    data1/r6/D[17]
    SLICE_X13Y75         FDRE                                         r  data1/r6/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.504    14.321    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y75         FDRE                                         r  data1/r6/o_reg[17]/C
                         clock pessimism              0.323    14.644    
                         clock uncertainty           -0.035    14.608    
    SLICE_X13Y75         FDRE (Setup_fdre_C_D)        0.032    14.640    data1/r6/o_reg[17]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -14.847    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 data1/r2/o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.143ns  (logic 3.418ns (33.697%)  route 6.725ns (66.303%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.626     4.686    data1/r2/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  data1/r2/o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     5.142 r  data1/r2/o_reg[15]/Q
                         net (fo=8, routed)           2.979     8.120    data1/r1/o_reg[22]_16[4]
    SLICE_X9Y56          LUT6 (Prop_lut6_I4_O)        0.124     8.244 r  data1/r1/o[15]_i_13/O
                         net (fo=6, routed)           0.425     8.669    data1/r1/o_reg[15]_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I0_O)        0.124     8.793 f  data1/r1/o[22]_i_70/O
                         net (fo=1, routed)           0.546     9.339    data1/r1/o[22]_i_70_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.124     9.463 r  data1/r1/o[22]_i_55/O
                         net (fo=1, routed)           0.000     9.463    data1/r1/o[22]_i_55_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.864 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.864    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.978 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.148    11.126    data1/r9/CO[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.152    11.278 r  data1/r9/o[3]_i_6__2/O
                         net (fo=1, routed)           0.000    11.278    data1/r9/add2/p_1_in[1]
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    11.748 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.748    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.090    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  data1/r9/o_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.204    data1/r9/o_reg[22]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.538 r  data1/r9/o_reg[22]_i_3/O[1]
                         net (fo=1, routed)           0.800    13.338    c1/o_reg[22]_14[1]
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    13.669 r  c1/o[21]_i_2__0/O
                         net (fo=3, routed)           0.828    14.497    data1/muxr6/add2resul[21]
    SLICE_X11Y70         LUT5 (Prop_lut5_I1_O)        0.332    14.829 r  data1/muxr6/o[21]_i_1/O
                         net (fo=1, routed)           0.000    14.829    data1/r6/D[21]
    SLICE_X11Y70         FDRE                                         r  data1/r6/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.513    14.330    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y70         FDRE                                         r  data1/r6/o_reg[21]/C
                         clock pessimism              0.323    14.653    
                         clock uncertainty           -0.035    14.617    
    SLICE_X11Y70         FDRE (Setup_fdre_C_D)        0.031    14.648    data1/r6/o_reg[21]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.045ns  (logic 2.978ns (29.648%)  route 7.067ns (70.352%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.721     4.781    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  data1/y1/o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.237 r  data1/y1/o_reg[9]/Q
                         net (fo=5, routed)           2.734     7.971    data1/mux2add1/y1r[9]
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296     8.391    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.515 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204     9.719    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124     9.843 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000     9.843    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.375 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.375    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    11.740    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    11.892 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    11.892    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    12.346 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.346    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.463    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.580    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.819 r  data1/r2/o_reg[15]_i_21/O[2]
                         net (fo=1, routed)           0.808    13.626    c1/o_reg[15]_3[2]
    SLICE_X4Y70          LUT6 (Prop_lut6_I3_O)        0.301    13.927 r  c1/o[14]_i_2__2/O
                         net (fo=4, routed)           0.774    14.701    data1/muxr6/o_reg[21][14]
    SLICE_X11Y76         LUT6 (Prop_lut6_I5_O)        0.124    14.825 r  data1/muxr6/o[14]_i_1/O
                         net (fo=1, routed)           0.000    14.825    data1/r6/D[14]
    SLICE_X11Y76         FDRE                                         r  data1/r6/o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.509    14.326    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  data1/r6/o_reg[14]/C
                         clock pessimism              0.323    14.649    
                         clock uncertainty           -0.035    14.613    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.032    14.645    data1/r6/o_reg[14]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                 -0.180    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.025ns  (logic 3.177ns (31.690%)  route 6.848ns (68.310%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.721     4.781    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  data1/y1/o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.237 r  data1/y1/o_reg[9]/Q
                         net (fo=5, routed)           2.734     7.971    data1/mux2add1/y1r[9]
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296     8.391    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.515 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204     9.719    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124     9.843 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000     9.843    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.375 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.375    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    11.740    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    11.892 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    11.892    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    12.346 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.346    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.463    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.580    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.697 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.697    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.012 r  data1/r2/o_reg[22]_i_13/O[3]
                         net (fo=1, routed)           0.628    13.640    c1/o_reg[19]_2[3]
    SLICE_X10Y73         LUT6 (Prop_lut6_I3_O)        0.307    13.947 r  c1/o[19]_i_4/O
                         net (fo=4, routed)           0.735    14.682    data1/muxr6/o_reg[21][19]
    SLICE_X15Y73         LUT5 (Prop_lut5_I4_O)        0.124    14.806 r  data1/muxr6/o[19]_i_1/O
                         net (fo=1, routed)           0.000    14.806    data1/r6/D[19]
    SLICE_X15Y73         FDRE                                         r  data1/r6/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.506    14.323    data1/r6/clk_IBUF_BUFG
    SLICE_X15Y73         FDRE                                         r  data1/r6/o_reg[19]/C
                         clock pessimism              0.323    14.646    
                         clock uncertainty           -0.035    14.610    
    SLICE_X15Y73         FDRE (Setup_fdre_C_D)        0.029    14.639    data1/r6/o_reg[19]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -14.806    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 3.177ns (31.575%)  route 6.885ns (68.425%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.721     4.781    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  data1/y1/o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.237 r  data1/y1/o_reg[9]/Q
                         net (fo=5, routed)           2.734     7.971    data1/mux2add1/y1r[9]
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296     8.391    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.515 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204     9.719    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124     9.843 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000     9.843    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.375 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.375    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    11.740    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    11.892 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    11.892    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    12.346 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.346    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.463    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.580    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.697 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.697    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.012 r  data1/r2/o_reg[22]_i_13/O[3]
                         net (fo=1, routed)           0.628    13.640    c1/o_reg[19]_2[3]
    SLICE_X10Y73         LUT6 (Prop_lut6_I3_O)        0.307    13.947 r  c1/o[19]_i_4/O
                         net (fo=4, routed)           0.772    14.718    data1/muxr8/o_reg[21][19]
    SLICE_X8Y70          LUT5 (Prop_lut5_I1_O)        0.124    14.842 r  data1/muxr8/o[19]_i_1/O
                         net (fo=1, routed)           0.000    14.842    data1/r8/D[19]
    SLICE_X8Y70          FDRE                                         r  data1/r8/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.510    14.327    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  data1/r8/o_reg[19]/C
                         clock pessimism              0.323    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X8Y70          FDRE (Setup_fdre_C_D)        0.079    14.693    data1/r8/o_reg[19]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.139ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.003ns  (logic 3.212ns (32.110%)  route 6.791ns (67.890%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.721     4.781    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  data1/y1/o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.237 r  data1/y1/o_reg[9]/Q
                         net (fo=5, routed)           2.734     7.971    data1/mux2add1/y1r[9]
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296     8.391    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.515 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204     9.719    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124     9.843 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000     9.843    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.375 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.375    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    11.740    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    11.892 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    11.892    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    12.346 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.346    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.463    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.580    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.697 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.697    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.814 r  data1/r2/o_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.814    data1/r2/o_reg[22]_i_13_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.053 r  data1/r2/o_reg[22]_i_5__0/O[2]
                         net (fo=2, routed)           0.672    13.725    c1/o_reg[22]_11[1]
    SLICE_X11Y70         LUT4 (Prop_lut4_I2_O)        0.301    14.026 r  c1/o[22]_i_4/O
                         net (fo=3, routed)           0.634    14.660    data1/muxr10/o_reg[22]
    SLICE_X13Y71         LUT5 (Prop_lut5_I4_O)        0.124    14.784 r  data1/muxr10/o[22]_i_2/O
                         net (fo=1, routed)           0.000    14.784    data1/r10/D[22]
    SLICE_X13Y71         FDRE                                         r  data1/r10/o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.509    14.326    data1/r10/clk_IBUF_BUFG
    SLICE_X13Y71         FDRE                                         r  data1/r10/o_reg[22]/C
                         clock pessimism              0.323    14.649    
                         clock uncertainty           -0.035    14.613    
    SLICE_X13Y71         FDRE (Setup_fdre_C_D)        0.032    14.645    data1/r10/o_reg[22]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                 -0.139    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.008ns  (logic 3.079ns (30.766%)  route 6.929ns (69.234%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.721     4.781    data1/y1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  data1/y1/o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.237 r  data1/y1/o_reg[7]/Q
                         net (fo=5, routed)           3.432     8.669    data1/mux2add4/y1r[7]
    SLICE_X13Y60         LUT5 (Prop_lut5_I1_O)        0.124     8.793 r  data1/mux2add4/o[7]_i_23/O
                         net (fo=5, routed)           0.805     9.598    data1/x3/op2add4[3]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124     9.722 r  data1/x3/o[23]_i_44/O
                         net (fo=1, routed)           0.000     9.722    data1/x3/o[23]_i_44_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.123 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.123    c1/o_reg[6][0]
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.237 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.237    c1/o_reg[23]_i_22_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.015    11.365    c1/data1/add4/o1
    SLICE_X12Y64         LUT3 (Prop_lut3_I1_O)        0.146    11.511 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    11.511    c1/data1/add4/p_1_in[0]
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    11.982 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.982    c1/o_reg[3]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.099 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.099    c1/o_reg[7]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.216 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.216    c1/o_reg[11]_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.435 r  c1/o_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.713    13.149    c1/o_reg[15][0]
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.321    13.470 r  c1/o[12]_i_3/O
                         net (fo=4, routed)           0.964    14.433    data1/muxr10/add4resul[12]
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.355    14.788 r  data1/muxr10/o[12]_i_1/O
                         net (fo=1, routed)           0.000    14.788    data1/r10/D[12]
    SLICE_X14Y73         FDRE                                         r  data1/r10/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.506    14.323    data1/r10/clk_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  data1/r10/o_reg[12]/C
                         clock pessimism              0.323    14.646    
                         clock uncertainty           -0.035    14.610    
    SLICE_X14Y73         FDRE (Setup_fdre_C_D)        0.079    14.689    data1/r10/o_reg[12]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                         -14.788    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 data1/r2/o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 3.418ns (33.784%)  route 6.699ns (66.216%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.626     4.686    data1/r2/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  data1/r2/o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     5.142 r  data1/r2/o_reg[15]/Q
                         net (fo=8, routed)           2.979     8.120    data1/r1/o_reg[22]_16[4]
    SLICE_X9Y56          LUT6 (Prop_lut6_I4_O)        0.124     8.244 r  data1/r1/o[15]_i_13/O
                         net (fo=6, routed)           0.425     8.669    data1/r1/o_reg[15]_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I0_O)        0.124     8.793 f  data1/r1/o[22]_i_70/O
                         net (fo=1, routed)           0.546     9.339    data1/r1/o[22]_i_70_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.124     9.463 r  data1/r1/o[22]_i_55/O
                         net (fo=1, routed)           0.000     9.463    data1/r1/o[22]_i_55_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.864 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.864    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.978 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.148    11.126    data1/r9/CO[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.152    11.278 r  data1/r9/o[3]_i_6__2/O
                         net (fo=1, routed)           0.000    11.278    data1/r9/add2/p_1_in[1]
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    11.748 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.748    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.090    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  data1/r9/o_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.204    data1/r9/o_reg[22]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.538 r  data1/r9/o_reg[22]_i_3/O[1]
                         net (fo=1, routed)           0.800    13.338    c1/o_reg[22]_14[1]
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    13.669 r  c1/o[21]_i_2__0/O
                         net (fo=3, routed)           0.802    14.471    data1/muxr8/add2resul[21]
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.332    14.803 r  data1/muxr8/o[21]_i_1/O
                         net (fo=1, routed)           0.000    14.803    data1/r8/D[21]
    SLICE_X8Y71          FDRE                                         r  data1/r8/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.509    14.326    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  data1/r8/o_reg[21]/C
                         clock pessimism              0.341    14.667    
                         clock uncertainty           -0.035    14.631    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.079    14.710    data1/r8/o_reg[21]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -14.803    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.949ns  (logic 2.943ns (29.581%)  route 7.006ns (70.419%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.721     4.781    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  data1/y1/o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.237 r  data1/y1/o_reg[9]/Q
                         net (fo=5, routed)           2.734     7.971    data1/mux2add1/y1r[9]
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296     8.391    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.515 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204     9.719    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124     9.843 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000     9.843    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.375 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.375    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    11.740    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    11.892 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    11.892    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    12.346 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.346    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.463    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.778 r  data1/r2/o_reg[11]_i_21/O[3]
                         net (fo=1, routed)           0.655    13.432    c1/o_reg[11]_8[3]
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.307    13.739 r  c1/o[11]_i_4/O
                         net (fo=4, routed)           0.866    14.605    data1/muxr6/o_reg[21][11]
    SLICE_X15Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.729 r  data1/muxr6/o[11]_i_1/O
                         net (fo=1, routed)           0.000    14.729    data1/r6/D[11]
    SLICE_X15Y67         FDRE                                         r  data1/r6/o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.513    14.330    data1/r6/clk_IBUF_BUFG
    SLICE_X15Y67         FDRE                                         r  data1/r6/o_reg[11]/C
                         clock pessimism              0.323    14.653    
                         clock uncertainty           -0.035    14.617    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)        0.029    14.646    data1/r6/o_reg[11]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -14.729    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.992ns  (logic 2.978ns (29.805%)  route 7.014ns (70.195%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.721     4.781    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  data1/y1/o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.237 r  data1/y1/o_reg[9]/Q
                         net (fo=5, routed)           2.734     7.971    data1/mux2add1/y1r[9]
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296     8.391    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.515 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204     9.719    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124     9.843 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000     9.843    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.375 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.375    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    11.740    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    11.892 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    11.892    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    12.346 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.346    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.463    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.580    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.819 r  data1/r2/o_reg[15]_i_21/O[2]
                         net (fo=1, routed)           0.808    13.626    c1/o_reg[15]_3[2]
    SLICE_X4Y70          LUT6 (Prop_lut6_I3_O)        0.301    13.927 r  c1/o[14]_i_2__2/O
                         net (fo=4, routed)           0.721    14.648    data1/muxr10/o_reg[21]_0[14]
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124    14.772 r  data1/muxr10/o[14]_i_1/O
                         net (fo=1, routed)           0.000    14.772    data1/r10/D[14]
    SLICE_X10Y69         FDRE                                         r  data1/r10/o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.513    14.330    data1/r10/clk_IBUF_BUFG
    SLICE_X10Y69         FDRE                                         r  data1/r10/o_reg[14]/C
                         clock pessimism              0.323    14.653    
                         clock uncertainty           -0.035    14.617    
    SLICE_X10Y69         FDRE (Setup_fdre_C_D)        0.077    14.694    data1/r10/o_reg[14]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -14.772    
  -------------------------------------------------------------------
                         slack                                 -0.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.926%)  route 0.197ns (57.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.574     1.416    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X12Y99         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.148     1.564 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.197     1.761    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]_0[5]
    SLICE_X13Y101        FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.843     1.932    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X13Y101        FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X13Y101        FDRE (Hold_fdre_C_D)         0.022     1.707    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.237%)  route 0.248ns (63.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.574     1.416    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X15Y99         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=2, routed)           0.248     1.805    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]_0[9]
    SLICE_X15Y100        FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.843     1.932    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X15Y100        FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.066     1.751    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.746%)  route 0.238ns (59.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.573     1.415    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X8Y96          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164     1.579 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.238     1.818    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/D[0]
    SLICE_X9Y100         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.843     1.932    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/aclk
    SLICE_X9Y100         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.070     1.755    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.394%)  route 0.242ns (59.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.573     1.415    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X8Y96          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164     1.579 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.242     1.821    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/D[2]
    SLICE_X9Y101         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.843     1.932    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X9Y101         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.070     1.755    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    data1/divider/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X3Y95          FDRE                                         r  data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.641    data1/divider/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X2Y95          SRLC32E                                      r  data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    data1/divider/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y95          SRLC32E                                      r  data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20/CLK
                         clock pessimism             -0.506     1.457    
    SLICE_X2Y95          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.574    data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X3Y94          FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.641    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X2Y94          SRL16E                                       r  data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y94          SRL16E                                       r  data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
                         clock pessimism             -0.506     1.457    
    SLICE_X2Y94          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.574    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.312ns (64.513%)  route 0.172ns (35.487%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.574     1.416    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X14Y99         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.148     1.564 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.172     1.736    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[1]
    SLICE_X14Y100        LUT3 (Prop_lut3_I1_O)        0.098     1.834 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.834    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.900 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.900    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[1]
    SLICE_X14Y100        FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.843     1.932    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X14Y100        FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     1.819    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.270ns (55.170%)  route 0.219ns (44.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.574     1.416    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X13Y99         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.219     1.777    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[12]_0[7]
    SLICE_X14Y102        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.906 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.906    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[9]
    SLICE_X14Y102        FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.843     1.932    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X14Y102        FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.134     1.819    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.279ns (56.847%)  route 0.212ns (43.153%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.574     1.416    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X14Y99         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.580 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.212     1.792    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[4]
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.045     1.837 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.837    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[4]
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.907 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.907    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[4]
    SLICE_X14Y101        FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.843     1.932    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X14Y101        FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134     1.819    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.270ns (54.176%)  route 0.228ns (45.824%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.574     1.416    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X13Y98         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.228     1.786    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[12]_0[1]
    SLICE_X14Y100        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.915 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.915    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[3]
    SLICE_X14Y100        FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.843     1.932    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X14Y100        FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     1.819    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y94    c1/FSM_sequential_cycle_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y93    c1/FSM_sequential_cycle_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y93    c1/FSM_sequential_cycle_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y93    c1/FSM_sequential_cycle_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y93    c1/FSM_sequential_cycle_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y95    data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y95    data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[22].pipe_reg[22][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y95   data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y97   data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y78   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y78   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95    data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y94    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y77   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y77   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y77   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y77   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y78   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y78   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y84   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y84   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95    data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y94    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y77   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y77   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y78   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y78   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y84   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y84   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[0]

Setup :            2  Failing Endpoints,  Worst Slack       -6.337ns,  Total Violation      -12.667ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.337ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.455ns  (logic 0.124ns (0.922%)  route 13.331ns (99.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.007ns = ( 12.007 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.895ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.381    22.618    c1/cycle[0]
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.124    22.742 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.950    23.692    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.478    11.262    c1/cycle[0]
    SLICE_X2Y60          LUT5 (Prop_lut5_I3_O)        0.100    11.362 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.645    12.007    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.454    12.460    
                         clock uncertainty           -0.035    12.425    
                         time borrowed                4.930    17.355    
  -------------------------------------------------------------------
                         required time                         17.355    
                         arrival time                         -23.692    
  -------------------------------------------------------------------
                         slack                                 -6.337    

Slack (VIOLATED) :        -6.329ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.514ns  (logic 0.124ns (0.918%)  route 13.390ns (99.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.028ns = ( 12.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.941ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.381    22.618    c1/cycle[0]
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.124    22.742 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.010    23.752    c1/selr8_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.568    11.351    c1/cycle[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I3_O)        0.100    11.451 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    12.028    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.454    12.482    
                         clock uncertainty           -0.035    12.446    
                         time borrowed                4.976    17.422    
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                         -23.752    
  -------------------------------------------------------------------
                         slack                                 -6.329    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.364ns  (logic 0.124ns (1.948%)  route 6.240ns (98.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.028ns = ( 12.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.156ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.272    15.509    c1/cycle[0]
    SLICE_X2Y59          LUT4 (Prop_lut4_I3_O)        0.124    15.633 f  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.968    16.602    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X2Y63          LDCE                                         f  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.568    11.351    c1/cycle[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I3_O)        0.100    11.451 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    12.028    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[0]/G
                         clock pessimism              0.454    12.482    
                         clock uncertainty           -0.035    12.446    
                         time borrowed                4.156    16.602    
  -------------------------------------------------------------------
                         required time                         16.602    
                         arrival time                         -16.602    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.603ns  (logic 0.124ns (1.878%)  route 6.479ns (98.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.406ns = ( 12.406 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.016ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.981ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.125    15.363    c1/cycle[0]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.124    15.487 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.354    16.841    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X13Y62         LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.654    11.437    c1/cycle[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I2_O)        0.100    11.537 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.869    12.406    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X13Y62         LDCE                                         r  c1/seladd4_2_reg[0]/G
                         clock pessimism              0.454    12.860    
                         clock uncertainty           -0.035    12.824    
                         time borrowed                4.016    16.841    
  -------------------------------------------------------------------
                         required time                         16.841    
                         arrival time                         -16.841    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 0.124ns (2.121%)  route 5.722ns (97.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.703ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      3.962ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.927ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.944    10.182    c1/cycle[0]
    SLICE_X5Y57          LUT5 (Prop_lut5_I1_O)        0.124    10.306 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.777    11.083    c1/enable2_reg_i_1_n_0
    SLICE_X5Y58          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.368     6.152    c1/cycle[0]
    SLICE_X5Y57          LUT5 (Prop_lut5_I3_O)        0.100     6.252 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.451     6.703    c1/enable2_reg_i_2_n_0
    SLICE_X5Y58          LDCE                                         r  c1/enable2_reg/G
                         clock pessimism              0.454     7.156    
                         clock uncertainty           -0.035     7.121    
                         time borrowed                3.962    11.083    
  -------------------------------------------------------------------
                         required time                         11.083    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 0.124ns (1.963%)  route 6.194ns (98.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.180ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      3.957ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.453     9.690    c1/cycle[0]
    SLICE_X5Y73          LUT2 (Prop_lut2_I0_O)        0.124     9.814 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           1.741    11.556    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X11Y61         LDCE                                         f  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.492     6.276    c1/cycle[0]
    SLICE_X7Y59          LUT5 (Prop_lut5_I3_O)        0.100     6.376 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.804     7.180    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y61         LDCE                                         r  c1/selmul1_1_reg[0]/G
                         clock pessimism              0.454     7.634    
                         clock uncertainty           -0.035     7.599    
                         time borrowed                3.957    11.556    
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        5.880ns  (logic 0.124ns (2.109%)  route 5.756ns (97.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.748ns = ( 11.748 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      3.951ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.916ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.096    15.333    c1/cycle[0]
    SLICE_X2Y60          LUT4 (Prop_lut4_I1_O)        0.124    15.457 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.660    16.117    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.568    11.351    c1/cycle[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I3_O)        0.100    11.451 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.296    11.748    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/G
                         clock pessimism              0.454    12.201    
                         clock uncertainty           -0.035    12.166    
                         time borrowed                3.951    16.117    
  -------------------------------------------------------------------
                         required time                         16.117    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.106ns  (logic 0.124ns (2.031%)  route 5.982ns (97.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.978ns = ( 11.978 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      3.947ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.912ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.952    15.190    c1/cycle[0]
    SLICE_X7Y57          LUT4 (Prop_lut4_I1_O)        0.124    15.314 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           1.030    16.344    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.565    11.348    c1/cycle[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.100    11.448 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.529    11.978    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.454    12.432    
                         clock uncertainty           -0.035    12.396    
                         time borrowed                3.947    16.344    
  -------------------------------------------------------------------
                         required time                         16.344    
                         arrival time                         -16.344    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 0.124ns (2.031%)  route 5.981ns (97.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.978ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      3.946ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.910ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.947    10.185    c1/cycle[0]
    SLICE_X7Y57          LUT4 (Prop_lut4_I1_O)        0.124    10.309 r  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.033    11.342    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.565     6.348    c1/cycle[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.100     6.448 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.529     6.978    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.454     7.432    
                         clock uncertainty           -0.035     7.396    
                         time borrowed                3.946    11.342    
  -------------------------------------------------------------------
                         required time                         11.342    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.007ns  (logic 0.124ns (2.064%)  route 5.883ns (97.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.096ns = ( 12.096 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      3.731ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.546    14.784    c1/cycle[0]
    SLICE_X7Y57          LUT4 (Prop_lut4_I2_O)        0.124    14.908 r  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.337    16.245    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X9Y56          LDCE                                         r  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.565    11.348    c1/cycle[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.100    11.448 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.647    12.096    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y56          LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.454    12.550    
                         clock uncertainty           -0.035    12.514    
                         time borrowed                3.731    16.245    
  -------------------------------------------------------------------
                         required time                         16.245    
                         arrival time                         -16.245    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.100ns (3.645%)  route 2.643ns (96.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.205ns
    Source Clock Delay      (SCD):    4.784ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.643     7.427    c1/cycle[0]
    SLICE_X1Y105         LUT2 (Prop_lut2_I0_O)        0.100     7.527 r  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.527    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X1Y105         LDCE                                         r  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.033     6.270    c1/cycle[0]
    SLICE_X1Y96          LUT5 (Prop_lut5_I3_O)        0.124     6.394 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.811     7.205    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.454     6.751    
                         clock uncertainty            0.035     6.787    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.269     7.056    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.056    
                         arrival time                           7.527    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        1.321ns  (logic 0.045ns (3.406%)  route 1.276ns (96.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 7.782 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.276     7.860    c1/cycle[0]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     7.905 f  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     7.905    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.357     7.493    c1/cycle[0]
    SLICE_X4Y95          LUT5 (Prop_lut5_I2_O)        0.056     7.549 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.782    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.551     7.231    
                         clock uncertainty            0.035     7.266    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     7.357    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.357    
                         arrival time                           7.905    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        1.377ns  (logic 0.045ns (3.268%)  route 1.332ns (96.732%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 7.692 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.332     7.916    c1/cycle[0]
    SLICE_X4Y96          LUT5 (Prop_lut5_I0_O)        0.045     7.961 f  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.961    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.267     7.403    c1/cycle[0]
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.056     7.459 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.692    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.551     7.141    
                         clock uncertainty            0.035     7.176    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.267    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.267    
                         arrival time                           7.961    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        1.609ns  (logic 0.045ns (2.797%)  route 1.564ns (97.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 7.850 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.995     7.580    c1/cycle[0]
    SLICE_X3Y92          LUT4 (Prop_lut4_I2_O)        0.045     7.625 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.569     8.193    c1/clr7_reg_i_1_n_0
    SLICE_X3Y92          LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.432     7.567    c1/cycle[0]
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.056     7.623 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     7.850    c1/clr11_reg_i_1_n_0
    SLICE_X3Y92          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.551     7.299    
                         clock uncertainty            0.035     7.334    
    SLICE_X3Y92          LDCE (Hold_ldce_G_D)         0.070     7.404    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -7.404    
                         arrival time                           8.193    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.359ns  (logic 0.045ns (1.907%)  route 2.314ns (98.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 8.574 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.314     8.899    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.045     8.944 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.944    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.028     8.164    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.056     8.220 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     8.574    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.551     8.023    
                         clock uncertainty            0.035     8.058    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.091     8.149    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -8.149    
                         arrival time                           8.944    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.045ns (1.916%)  route 2.303ns (98.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.935     3.519    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.564 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.369     3.933    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.822     2.958    c1/cycle[0]
    SLICE_X2Y60          LUT5 (Prop_lut5_I3_O)        0.056     3.014 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.342     3.356    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.551     2.804    
                         clock uncertainty            0.035     2.840    
    SLICE_X3Y60          LDCE (Hold_ldce_G_D)         0.070     2.910    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.610ns  (logic 0.045ns (1.724%)  route 2.565ns (98.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 8.574 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.565     9.150    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.045     9.195 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     9.195    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.028     8.164    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.056     8.220 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     8.574    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.551     8.023    
                         clock uncertainty            0.035     8.058    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.092     8.150    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -8.150    
                         arrival time                           9.195    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.726ns  (logic 0.045ns (1.651%)  route 2.681ns (98.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.664ns = ( 8.664 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.254     8.839    c1/cycle[0]
    SLICE_X12Y58         LUT4 (Prop_lut4_I3_O)        0.045     8.884 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.427     9.310    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.924     8.059    c1/cycle[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I2_O)        0.056     8.115 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.549     8.664    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X13Y59         LDCE                                         f  c1/seladd4_1_reg[0]/G
                         clock pessimism             -0.551     8.113    
                         clock uncertainty            0.035     8.148    
    SLICE_X13Y59         LDCE (Hold_ldce_G_D)         0.070     8.218    c1/seladd4_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.218    
                         arrival time                           9.310    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.045ns (1.838%)  route 2.403ns (98.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.403     3.988    c1/cycle[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I1_O)        0.045     4.033 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     4.033    c1/enable6_reg_i_1_n_0
    SLICE_X5Y55          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.840     2.975    c1/cycle[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I1_O)        0.056     3.031 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.328     3.360    c1/enable6_reg_i_2_n_0
    SLICE_X5Y55          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.551     2.808    
                         clock uncertainty            0.035     2.844    
    SLICE_X5Y55          LDCE (Hold_ldce_G_D)         0.091     2.935    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           4.033    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.045ns (1.660%)  route 2.665ns (98.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.306     3.891    c1/cycle[0]
    SLICE_X12Y58         LUT4 (Prop_lut4_I2_O)        0.045     3.936 r  c1/seladd4_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.359     4.295    c1/seladd4_2_reg[1]_i_1_n_0
    SLICE_X12Y60         LDCE                                         r  c1/seladd4_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.924     3.059    c1/cycle[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I2_O)        0.056     3.115 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.520     3.636    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X12Y60         LDCE                                         f  c1/seladd4_2_reg[1]/G
                         clock pessimism             -0.551     3.084    
                         clock uncertainty            0.035     3.120    
    SLICE_X12Y60         LDCE (Hold_ldce_G_D)         0.052     3.172    c1/seladd4_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.172    
                         arrival time                           4.295    
  -------------------------------------------------------------------
                         slack                                  1.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/FSM_sequential_cycle_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X5Y56   c1/clr4_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X13Y63  c1/seladd4_2_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X5Y73   c1/selr3_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X5Y73   c1/selr3_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y60   c1/seladd1_1_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y60   c1/seladd1_2_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X13Y62  c1/seladd4_2_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X10Y58  c1/selr7_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y80   c1/clr10_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y56   c1/clr2_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[1]

Setup :            8  Failing Endpoints,  Worst Slack       -3.793ns,  Total Violation      -16.172ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.793ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr6_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        10.872ns  (logic 0.124ns (1.141%)  route 10.748ns (98.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.968ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.895ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.259    15.497    c1/cycle[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.124    15.621 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.489    16.110    c1/selr6_reg[1]_i_1_n_0
    SLICE_X1Y60          LDCE                                         r  c1/selr6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.634     6.417    c1/cycle[1]
    SLICE_X1Y60          LUT5 (Prop_lut5_I4_O)        0.100     6.517 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.451     6.968    c1/selr6_reg[1]_i_2_n_0
    SLICE_X1Y60          LDCE                                         r  c1/selr6_reg[1]/G
                         clock pessimism              0.454     7.422    
                         clock uncertainty           -0.035     7.386    
                         time borrowed                4.930    12.316    
  -------------------------------------------------------------------
                         required time                         12.316    
                         arrival time                         -16.110    
  -------------------------------------------------------------------
                         slack                                 -3.793    

Slack (VIOLATED) :        -3.791ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        11.172ns  (logic 0.124ns (1.110%)  route 11.048ns (98.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.256ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.259    15.497    c1/cycle[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.124    15.621 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.789    16.410    c1/selr6_reg[1]_i_1_n_0
    SLICE_X4Y60          LDCE                                         r  c1/seladd1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.759     6.542    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.100     6.642 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.613     7.256    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y60          LDCE                                         r  c1/seladd1_2_reg[1]/G
                         clock pessimism              0.454     7.710    
                         clock uncertainty           -0.035     7.674    
                         time borrowed                4.944    12.618    
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -16.410    
  -------------------------------------------------------------------
                         slack                                 -3.791    

Slack (VIOLATED) :        -2.502ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        11.147ns  (logic 0.124ns (1.112%)  route 11.023ns (98.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.491ns = ( 13.491 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.259    20.497    c1/cycle[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.124    20.621 f  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.764    21.385    c1/selr6_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         f  c1/selr4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.156    12.939    c1/cycle[1]
    SLICE_X2Y59          LUT5 (Prop_lut5_I3_O)        0.100    13.039 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    13.491    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[0]/G
                         clock pessimism              0.454    13.945    
                         clock uncertainty           -0.035    13.910    
                         time borrowed                4.973    18.883    
  -------------------------------------------------------------------
                         required time                         18.883    
                         arrival time                         -21.385    
  -------------------------------------------------------------------
                         slack                                 -2.502    

Slack (VIOLATED) :        -1.454ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.553ns  (logic 0.124ns (1.450%)  route 8.429ns (98.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.974ns = ( 11.974 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    18.791    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.586    11.369    c1/cycle[1]
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.100    11.469 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    11.974    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.454    12.428    
                         clock uncertainty           -0.035    12.392    
                         time borrowed                4.944    17.336    
  -------------------------------------------------------------------
                         required time                         17.336    
                         arrival time                         -18.791    
  -------------------------------------------------------------------
                         slack                                 -1.454    

Slack (VIOLATED) :        -1.263ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        11.643ns  (logic 0.124ns (1.065%)  route 11.519ns (98.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.254ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          9.779    15.016    c1/cycle[1]
    SLICE_X11Y73         LUT3 (Prop_lut3_I1_O)        0.124    15.140 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.740    16.880    c1/selr8_reg[0]_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.374     9.157    c1/cycle[1]
    SLICE_X1Y60          LUT4 (Prop_lut4_I1_O)        0.100     9.257 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.997    10.254    c1/enable8_reg_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.454    10.708    
                         clock uncertainty           -0.035    10.673    
                         time borrowed                4.944    15.617    
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                         -16.880    
  -------------------------------------------------------------------
                         slack                                 -1.263    

Slack (VIOLATED) :        -1.134ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.454ns  (logic 0.124ns (1.467%)  route 8.330ns (98.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.166ns = ( 12.166 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    18.691    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.830    11.614    c1/cycle[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.100    11.714 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452    12.166    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.454    12.620    
                         clock uncertainty           -0.035    12.584    
                         time borrowed                4.973    17.557    
  -------------------------------------------------------------------
                         required time                         17.557    
                         arrival time                         -18.691    
  -------------------------------------------------------------------
                         slack                                 -1.134    

Slack (VIOLATED) :        -1.127ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.451ns  (logic 0.124ns (1.467%)  route 8.327ns (98.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.170ns = ( 12.170 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    18.689    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.834    11.618    c1/cycle[1]
    SLICE_X6Y56          LUT5 (Prop_lut5_I2_O)        0.100    11.718 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    12.170    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.454    12.624    
                         clock uncertainty           -0.035    12.588    
                         time borrowed                4.973    17.561    
  -------------------------------------------------------------------
                         required time                         17.561    
                         arrival time                         -18.689    
  -------------------------------------------------------------------
                         slack                                 -1.127    

Slack (VIOLATED) :        -1.107ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 0.124ns (1.594%)  route 7.656ns (98.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.548ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    11.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    11.883 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    13.017    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.214     5.998    c1/cycle[1]
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.100     6.098 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451     6.548    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.454     7.002    
                         clock uncertainty           -0.035     6.967    
                         time borrowed                4.944    11.911    
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                         -13.017    
  -------------------------------------------------------------------
                         slack                                 -1.107    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        6.537ns  (logic 0.124ns (1.897%)  route 6.413ns (98.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.696ns = ( 11.696 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.660ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.753    15.990    c1/cycle[1]
    SLICE_X2Y60          LUT4 (Prop_lut4_I0_O)        0.124    16.114 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.660    16.774    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.516    11.300    c1/cycle[1]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.100    11.400 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.296    11.696    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/G
                         clock pessimism              0.454    12.150    
                         clock uncertainty           -0.035    12.114    
                         time borrowed                4.660    16.774    
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -16.774    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.631ns  (logic 0.124ns (1.625%)  route 7.507ns (98.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.025ns = ( 13.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.425ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.985    17.868    c1/clr1_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.057    11.841    c1/cycle[1]
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.100    11.941 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.084    13.025    c1/clr7_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.454    13.479    
                         clock uncertainty           -0.035    13.443    
                         time borrowed                4.425    17.868    
  -------------------------------------------------------------------
                         required time                         17.868    
                         arrival time                         -17.868    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.367ns  (logic 0.045ns (3.291%)  route 1.322ns (96.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 7.967 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.322     7.907    c1/cycle[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.045     7.952 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.952    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.542     7.678    c1/cycle[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I2_O)        0.056     7.734 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.967    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.551     7.416    
                         clock uncertainty            0.035     7.451    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.542    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.542    
                         arrival time                           7.952    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.045ns (2.135%)  route 2.063ns (97.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 8.638 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.534     8.118    c1/cycle[1]
    SLICE_X7Y57          LUT4 (Prop_lut4_I3_O)        0.045     8.163 f  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.529     8.692    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X9Y56          LDCE                                         f  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.054     8.190    c1/cycle[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.056     8.246 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.392     8.638    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y56          LDCE                                         f  c1/seladd2_1_reg[0]/G
                         clock pessimism             -0.551     8.087    
                         clock uncertainty            0.035     8.122    
    SLICE_X9Y56          LDCE (Hold_ldce_G_D)         0.066     8.188    c1/seladd2_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.188    
                         arrival time                           8.692    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.045ns (2.887%)  route 1.514ns (97.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.083ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.986     3.143    c1/clr5_reg_i_1_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.530     2.665    c1/cycle[1]
    SLICE_X1Y96          LUT5 (Prop_lut5_I4_O)        0.056     2.721 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.362     3.083    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[1]/G
                         clock pessimism             -0.551     2.532    
                         clock uncertainty            0.035     2.568    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.066     2.634    c1/opadd5_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.088ns  (logic 0.045ns (2.155%)  route 2.043ns (97.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 8.574 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.512     8.097    c1/cycle[1]
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.045     8.142 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.531     8.673    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.054     8.190    c1/cycle[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.056     8.246 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.328     8.574    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y57          LDCE                                         f  c1/seladd2_2_reg[1]/G
                         clock pessimism             -0.551     8.023    
                         clock uncertainty            0.035     8.058    
    SLICE_X9Y57          LDCE (Hold_ldce_G_D)         0.070     8.128    c1/seladd2_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.128    
                         arrival time                           8.673    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.045ns (2.626%)  route 1.669ns (97.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.141     3.298    c1/clr5_reg_i_1_n_0
    SLICE_X5Y75          LDCE                                         f  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.756     2.892    c1/cycle[1]
    SLICE_X5Y75          LUT5 (Prop_lut5_I0_O)        0.056     2.948 f  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.227     3.175    c1/clr9_reg_i_1_n_0
    SLICE_X5Y75          LDCE                                         f  c1/clr9_reg/G
                         clock pessimism             -0.551     2.623    
                         clock uncertainty            0.035     2.659    
    SLICE_X5Y75          LDCE (Hold_ldce_G_D)         0.070     2.729    c1/clr9_reg
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.601ns  (logic 0.045ns (2.810%)  route 1.556ns (97.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 8.010 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     7.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     7.157 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.029     8.186    c1/clr5_reg_i_1_n_0
    SLICE_X6Y80          LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.591     7.727    c1/cycle[1]
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.056     7.783 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.228     8.010    c1/clr10_reg_i_1_n_0
    SLICE_X6Y80          LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.551     7.459    
                         clock uncertainty            0.035     7.495    
    SLICE_X6Y80          LDCE (Hold_ldce_G_D)         0.059     7.554    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -7.554    
                         arrival time                           8.186    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.133ns  (logic 0.045ns (2.110%)  route 2.088ns (97.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 8.526 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.810     8.394    c1/cycle[1]
    SLICE_X3Y57          LUT4 (Prop_lut4_I3_O)        0.045     8.439 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.278     8.717    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y57          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.042     8.178    c1/cycle[1]
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.056     8.234 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.292     8.526    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.551     7.974    
                         clock uncertainty            0.035     8.010    
    SLICE_X3Y57          LDCE (Hold_ldce_G_D)         0.070     8.080    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.080    
                         arrival time                           8.717    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.653ns  (logic 0.045ns (2.723%)  route 1.608ns (97.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 8.004 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     7.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     7.157 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.080     8.237    c1/clr5_reg_i_1_n_0
    SLICE_X2Y80          LDCE                                         r  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.585     7.720    c1/cycle[1]
    SLICE_X2Y80          LUT5 (Prop_lut5_I2_O)        0.056     7.776 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.228     8.004    c1/clr5_reg_i_2_n_0
    SLICE_X2Y80          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.551     7.453    
                         clock uncertainty            0.035     7.488    
    SLICE_X2Y80          LDCE (Hold_ldce_G_D)         0.059     7.547    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -7.547    
                         arrival time                           8.237    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.525ns  (logic 0.045ns (2.951%)  route 1.480ns (97.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 7.801 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.480     8.064    c1/cycle[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I2_O)        0.045     8.109 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     8.109    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.376     7.512    c1/cycle[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.056     7.568 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.801    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.551     7.250    
                         clock uncertainty            0.035     7.285    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     7.376    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.376    
                         arrival time                           8.109    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.045ns (2.617%)  route 1.674ns (97.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.147     3.304    c1/clr5_reg_i_1_n_0
    SLICE_X4Y79          LDCE                                         f  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.593     2.729    c1/cycle[1]
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.056     2.785 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.227     3.011    c1/clr8_reg_i_1_n_0
    SLICE_X4Y79          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.551     2.460    
                         clock uncertainty            0.035     2.495    
    SLICE_X4Y79          LDCE (Hold_ldce_G_D)         0.070     2.565    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.738    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[1]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/FSM_sequential_cycle_reg[1]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X4Y79   c1/clr8_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X2Y57   c1/selr1_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y56   c1/clr2_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X4Y56   c1/enable10_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X4Y56   c1/enable1_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y58   c1/enable9_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X12Y60  c1/seladd4_2_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y60   c1/selr2_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y60   c1/selr2_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X1Y60   c1/selr6_reg[0]/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[2]

Setup :            5  Failing Endpoints,  Worst Slack       -1.856ns,  Total Violation       -8.938ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.545ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.856ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.305ns  (logic 0.124ns (1.493%)  route 8.181ns (98.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.324ns = ( 11.324 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    18.542    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.989    10.773    c1/cycle[2]
    SLICE_X5Y74          LUT5 (Prop_lut5_I0_O)        0.100    10.873 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.324    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.454    11.778    
                         clock uncertainty           -0.035    11.742    
                         time borrowed                4.944    16.686    
  -------------------------------------------------------------------
                         required time                         16.686    
                         arrival time                         -18.542    
  -------------------------------------------------------------------
                         slack                                 -1.856    

Slack (VIOLATED) :        -1.842ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 0.124ns (1.366%)  route 8.954ns (98.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.111ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    12.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    12.408 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    14.316    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.723     6.506    c1/cycle[2]
    SLICE_X5Y56          LUT5 (Prop_lut5_I2_O)        0.100     6.606 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505     7.111    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.454     7.565    
                         clock uncertainty           -0.035     7.529    
                         time borrowed                4.944    12.473    
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                 -1.842    

Slack (VIOLATED) :        -1.809ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.979ns  (logic 0.124ns (1.381%)  route 8.855ns (98.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.016ns = ( 12.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    19.216    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.680    11.464    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.100    11.564 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452    12.016    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.454    12.470    
                         clock uncertainty           -0.035    12.434    
                         time borrowed                4.973    17.407    
  -------------------------------------------------------------------
                         required time                         17.407    
                         arrival time                         -19.216    
  -------------------------------------------------------------------
                         slack                                 -1.809    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.976ns  (logic 0.124ns (1.381%)  route 8.852ns (98.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.091ns = ( 12.091 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    19.214    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.755    11.539    c1/cycle[2]
    SLICE_X6Y56          LUT5 (Prop_lut5_I4_O)        0.100    11.639 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    12.091    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.454    12.545    
                         clock uncertainty           -0.035    12.509    
                         time borrowed                4.973    17.482    
  -------------------------------------------------------------------
                         required time                         17.482    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                 -1.731    

Slack (VIOLATED) :        -1.699ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.941ns  (logic 0.124ns (1.387%)  route 8.817ns (98.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.102ns = ( 12.102 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.924ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          8.023    18.260    c1/cycle[2]
    SLICE_X2Y59          LUT3 (Prop_lut3_I2_O)        0.124    18.384 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           0.794    19.178    c1/selr4_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.766    11.550    c1/cycle[2]
    SLICE_X2Y59          LUT5 (Prop_lut5_I2_O)        0.100    11.650 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    12.102    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.454    12.556    
                         clock uncertainty           -0.035    12.520    
                         time borrowed                4.959    17.479    
  -------------------------------------------------------------------
                         required time                         17.479    
                         arrival time                         -19.178    
  -------------------------------------------------------------------
                         slack                                 -1.699    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.156ns  (logic 0.124ns (1.520%)  route 8.032ns (98.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.314ns = ( 13.314 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.661ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.985    18.393    c1/clr1_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.346    12.129    c1/cycle[2]
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.100    12.229 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.084    13.314    c1/clr7_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.454    13.767    
                         clock uncertainty           -0.035    13.732    
                         time borrowed                4.661    18.393    
  -------------------------------------------------------------------
                         required time                         18.393    
                         arrival time                         -18.393    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.124ns (1.767%)  route 6.895ns (98.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.265ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      4.573ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.895    12.133    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    12.257 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000    12.257    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.713     6.496    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.100     6.596 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669     7.265    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/G
                         clock pessimism              0.454     7.719    
                         clock uncertainty           -0.035     7.684    
                         time borrowed                4.573    12.257    
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.001ns  (logic 0.124ns (1.771%)  route 6.877ns (98.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.265ns = ( 12.265 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      4.555ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.877    17.115    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.124    17.239 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000    17.239    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.713    11.496    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.100    11.596 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669    12.265    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/G
                         clock pessimism              0.454    12.719    
                         clock uncertainty           -0.035    12.684    
                         time borrowed                4.555    17.239    
  -------------------------------------------------------------------
                         required time                         17.239    
                         arrival time                         -17.239    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        5.584ns  (logic 0.124ns (2.221%)  route 5.460ns (97.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.147ns = ( 11.147 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.256ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.138    13.375    c1/cycle[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.124    13.499 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           2.322    15.821    c1/clr5_reg_i_1_n_0
    SLICE_X2Y80          LDCE                                         r  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.811    10.595    c1/cycle[2]
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.100    10.695 r  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.452    11.147    c1/clr5_reg_i_2_n_0
    SLICE_X2Y80          LDCE                                         r  c1/clr5_reg/G
                         clock pessimism              0.454    11.600    
                         clock uncertainty           -0.035    11.565    
                         time borrowed                4.256    15.821    
  -------------------------------------------------------------------
                         required time                         15.821    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        5.660ns  (logic 0.124ns (2.191%)  route 5.536ns (97.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.322ns = ( 11.322 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.157ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.138    13.375    c1/cycle[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.124    13.499 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           2.399    15.898    c1/clr5_reg_i_1_n_0
    SLICE_X4Y79          LDCE                                         r  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.988    10.772    c1/cycle[2]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.100    10.872 r  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.451    11.322    c1/clr8_reg_i_1_n_0
    SLICE_X4Y79          LDCE                                         r  c1/clr8_reg/G
                         clock pessimism              0.454    11.776    
                         clock uncertainty           -0.035    11.741    
                         time borrowed                4.157    15.898    
  -------------------------------------------------------------------
                         required time                         15.898    
                         arrival time                         -15.898    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr9_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        3.683ns  (logic 0.100ns (2.715%)  route 3.583ns (97.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.097ns = ( 13.097 - 5.000 ) 
    Source Clock Delay      (SCD):    4.784ns = ( 9.784 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.881    12.665    c1/cycle[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.100    12.765 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.702    13.466    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y60          LDCE                                         r  c1/selr9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.077    12.315    c1/cycle[2]
    SLICE_X2Y58          LUT5 (Prop_lut5_I1_O)        0.124    12.439 f  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.659    13.097    c1/selr9_reg[1]_i_2_n_0
    SLICE_X2Y60          LDCE                                         f  c1/selr9_reg[1]/G
                         clock pessimism             -0.454    12.644    
                         clock uncertainty            0.035    12.679    
    SLICE_X2Y60          LDCE (Hold_ldce_G_D)         0.243    12.922    c1/selr9_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.922    
                         arrival time                          13.466    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.045ns (1.979%)  route 2.229ns (98.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.548     3.133    c1/cycle[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.045     3.178 f  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.681     3.858    c1/selr9_reg[1]_i_1_n_0
    SLICE_X13Y63         LDCE                                         f  c1/seladd4_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.903     3.039    c1/cycle[2]
    SLICE_X4Y57          LUT5 (Prop_lut5_I1_O)        0.056     3.095 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.641     3.736    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X13Y63         LDCE                                         f  c1/seladd4_2_reg[2]/G
                         clock pessimism             -0.551     3.185    
                         clock uncertainty            0.035     3.220    
    SLICE_X13Y63         LDCE (Hold_ldce_G_D)         0.070     3.290    c1/seladd4_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.290    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        1.867ns  (logic 0.045ns (2.411%)  route 1.822ns (97.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 8.295 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.845     7.430    c1/cycle[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     7.475 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.976     8.451    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X5Y73          LDCE                                         r  c1/selr3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.811     7.947    c1/cycle[2]
    SLICE_X5Y73          LUT5 (Prop_lut5_I3_O)        0.056     8.003 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.292     8.295    c1/selr3_reg[1]_i_1_n_0
    SLICE_X5Y73          LDCE                                         f  c1/selr3_reg[1]/G
                         clock pessimism             -0.551     7.744    
                         clock uncertainty            0.035     7.779    
    SLICE_X5Y73          LDCE (Hold_ldce_G_D)         0.066     7.845    c1/selr3_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.845    
                         arrival time                           8.451    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.045ns (2.279%)  route 1.930ns (97.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.548     3.133    c1/cycle[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.045     3.178 f  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.381     3.559    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         f  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.851     2.987    c1/cycle[2]
    SLICE_X0Y61          LUT5 (Prop_lut5_I1_O)        0.056     3.043 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.331     3.374    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         f  c1/opadd3_reg[0]/G
                         clock pessimism             -0.551     2.823    
                         clock uncertainty            0.035     2.858    
    SLICE_X2Y63          LDCE (Hold_ldce_G_D)         0.059     2.917    c1/opadd3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.917    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.045ns (2.471%)  route 1.776ns (97.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.552     3.136    c1/cycle[2]
    SLICE_X2Y60          LUT4 (Prop_lut4_I2_O)        0.045     3.181 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.224     3.405    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.851     2.987    c1/cycle[2]
    SLICE_X0Y61          LUT5 (Prop_lut5_I1_O)        0.056     3.043 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.155     3.198    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/seladd3_2_reg[1]/G
                         clock pessimism             -0.551     2.647    
                         clock uncertainty            0.035     2.682    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.072     2.754    c1/seladd3_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.045ns (3.102%)  route 1.406ns (96.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.406     2.990    c1/cycle[2]
    SLICE_X4Y96          LUT5 (Prop_lut5_I2_O)        0.045     3.035 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.035    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.292     2.428    c1/cycle[2]
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.056     2.484 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.717    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.551     2.166    
                         clock uncertainty            0.035     2.201    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     2.292    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.045ns (1.990%)  route 2.216ns (98.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.216     3.800    c1/cycle[2]
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.045     3.845 r  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.845    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X6Y55          LDCE                                         r  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.995     3.131    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.056     3.187 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.306     3.493    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.551     2.942    
                         clock uncertainty            0.035     2.977    
    SLICE_X6Y55          LDCE (Hold_ldce_G_D)         0.120     3.097    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        1.921ns  (logic 0.045ns (2.342%)  route 1.876ns (97.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 8.145 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.845     7.430    c1/cycle[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     7.475 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.031     8.506    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y73          LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.727     7.862    c1/cycle[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I2_O)        0.056     7.918 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     8.145    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X4Y73          LDCE                                         f  c1/seldiv_2_reg[1]/G
                         clock pessimism             -0.551     7.594    
                         clock uncertainty            0.035     7.629    
    SLICE_X4Y73          LDCE (Hold_ldce_G_D)         0.066     7.695    c1/seldiv_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.695    
                         arrival time                           8.506    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        1.456ns  (logic 0.045ns (3.091%)  route 1.411ns (96.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 7.652 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.411     7.995    c1/cycle[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I1_O)        0.045     8.040 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     8.040    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.227     7.363    c1/cycle[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.056     7.419 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.652    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.551     7.101    
                         clock uncertainty            0.035     7.136    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     7.227    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.227    
                         arrival time                           8.040    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.263ns  (logic 0.045ns (1.989%)  route 2.218ns (98.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns = ( 8.413 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.218     8.802    c1/cycle[2]
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.045     8.847 f  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     8.847    c1/enable9_reg_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.859     7.995    c1/cycle[2]
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.056     8.051 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.363     8.413    c1/enable9_reg_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.551     7.862    
                         clock uncertainty            0.035     7.897    
    SLICE_X3Y58          LDCE (Hold_ldce_G_D)         0.091     7.988    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -7.988    
                         arrival time                           8.847    
  -------------------------------------------------------------------
                         slack                                  0.859    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[2]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/FSM_sequential_cycle_reg[2]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y60  c1/seladd1_1_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y60  c1/seladd1_2_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X8Y69  c1/selr8_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X2Y61  c1/opadd1_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y57  c1/clr3_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X5Y61  c1/opadd1_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y61  c1/opadd3_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X5Y61  c1/seladd1_1_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y61  c1/seladd3_1_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y61  c1/seladd3_2_reg[1]/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[3]

Setup :           10  Failing Endpoints,  Worst Slack       -4.308ns,  Total Violation      -22.005ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.308ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 0.124ns (1.070%)  route 11.467ns (98.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.126ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.941ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.458    15.695    c1/cycle[3]
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.124    15.819 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.010    16.829    c1/selr8_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         f  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.666     6.450    c1/cycle[3]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.100     6.550 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576     7.126    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.454     7.580    
                         clock uncertainty           -0.035     7.545    
                         time borrowed                4.976    12.521    
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                 -4.308    

Slack (VIOLATED) :        -4.251ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        11.532ns  (logic 0.124ns (1.075%)  route 11.408ns (98.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.170ns = ( 12.170 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.895ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.458    20.695    c1/cycle[3]
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.124    20.819 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.950    21.769    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.642    11.426    c1/cycle[3]
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.100    11.526 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.645    12.170    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.454    12.624    
                         clock uncertainty           -0.035    12.589    
                         time borrowed                4.930    17.519    
  -------------------------------------------------------------------
                         required time                         17.519    
                         arrival time                         -21.769    
  -------------------------------------------------------------------
                         slack                                 -4.251    

Slack (VIOLATED) :        -2.587ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        9.517ns  (logic 0.124ns (1.303%)  route 9.393ns (98.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.776ns = ( 11.776 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    17.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    17.947 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    19.755    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.441    11.225    c1/cycle[3]
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.100    11.325 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452    11.776    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.454    12.230    
                         clock uncertainty           -0.035    12.195    
                         time borrowed                4.973    17.168    
  -------------------------------------------------------------------
                         required time                         17.168    
                         arrival time                         -19.755    
  -------------------------------------------------------------------
                         slack                                 -2.587    

Slack (VIOLATED) :        -2.418ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.515ns  (logic 0.124ns (1.303%)  route 9.391ns (98.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    12.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    12.947 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    14.752    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.607     6.391    c1/cycle[3]
    SLICE_X6Y56          LUT5 (Prop_lut5_I1_O)        0.100     6.491 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452     6.943    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.454     7.397    
                         clock uncertainty           -0.035     7.361    
                         time borrowed                4.973    12.334    
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -14.752    
  -------------------------------------------------------------------
                         slack                                 -2.418    

Slack (VIOLATED) :        -2.264ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        9.617ns  (logic 0.124ns (1.289%)  route 9.493ns (98.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 12.228 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    17.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    17.947 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    19.854    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.840    11.624    c1/cycle[3]
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.100    11.724 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    12.228    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.454    12.682    
                         clock uncertainty           -0.035    12.647    
                         time borrowed                4.944    17.591    
  -------------------------------------------------------------------
                         required time                         17.591    
                         arrival time                         -19.854    
  -------------------------------------------------------------------
                         slack                                 -2.264    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        12.073ns  (logic 0.124ns (1.027%)  route 11.949ns (98.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.811ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.458    15.695    c1/cycle[3]
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.124    15.819 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.492    17.311    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y69          LDCE                                         f  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          3.829     8.613    c1/cycle[3]
    SLICE_X1Y60          LUT4 (Prop_lut4_I0_O)        0.100     8.713 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.098     9.811    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.454    10.265    
                         clock uncertainty           -0.035    10.229    
                         time borrowed                4.973    15.202    
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -17.311    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.036ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 0.124ns (1.402%)  route 8.719ns (98.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.682ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    12.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    12.947 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    14.081    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.348     6.132    c1/cycle[3]
    SLICE_X5Y74          LUT5 (Prop_lut5_I2_O)        0.100     6.232 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451     6.682    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.454     7.136    
                         clock uncertainty           -0.035     7.101    
                         time borrowed                4.944    12.045    
  -------------------------------------------------------------------
                         required time                         12.045    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                 -2.036    

Slack (VIOLATED) :        -0.753ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 0.124ns (1.557%)  route 7.842ns (98.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      5.040ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         5.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.842    13.080    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.124    13.204 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000    13.204    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.440     6.224    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I1_O)        0.100     6.324 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669     6.992    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/G
                         clock pessimism              0.454     7.446    
                         clock uncertainty           -0.035     7.411    
                         time borrowed                5.040    12.451    
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -13.204    
  -------------------------------------------------------------------
                         slack                                 -0.753    

Slack (VIOLATED) :        -0.703ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        8.694ns  (logic 0.124ns (1.426%)  route 8.570ns (98.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.866ns = ( 12.866 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    17.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    17.947 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.985    18.932    c1/clr1_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.898    11.682    c1/cycle[3]
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.100    11.782 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.084    12.866    c1/clr7_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.454    13.320    
                         clock uncertainty           -0.035    13.285    
                         time borrowed                4.944    18.229    
  -------------------------------------------------------------------
                         required time                         18.229    
                         arrival time                         -18.932    
  -------------------------------------------------------------------
                         slack                                 -0.703    

Slack (VIOLATED) :        -0.577ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 0.124ns (1.591%)  route 7.668ns (98.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      5.042ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         5.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.668    12.906    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.124    13.030 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000    13.030    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.440     6.224    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I1_O)        0.100     6.324 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669     6.992    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/G
                         clock pessimism              0.454     7.446    
                         clock uncertainty           -0.035     7.411    
                         time borrowed                5.042    12.453    
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                         -13.030    
  -------------------------------------------------------------------
                         slack                                 -0.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.309ns  (logic 0.045ns (3.438%)  route 1.264ns (96.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 7.869 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.264     7.848    c1/cycle[3]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.045     7.893 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     7.893    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.444     7.579    c1/cycle[3]
    SLICE_X4Y95          LUT5 (Prop_lut5_I1_O)        0.056     7.635 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.869    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.551     7.318    
                         clock uncertainty            0.035     7.353    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     7.444    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.444    
                         arrival time                           7.893    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.038ns  (logic 0.045ns (2.208%)  route 1.993ns (97.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 8.521 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.718     8.302    c1/cycle[3]
    SLICE_X2Y57          LUT3 (Prop_lut3_I1_O)        0.045     8.347 r  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           0.275     8.622    c1/selr1_reg[1]_i_1_n_0
    SLICE_X2Y57          LDCE                                         r  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.039     8.174    c1/cycle[3]
    SLICE_X2Y57          LUT5 (Prop_lut5_I3_O)        0.056     8.230 f  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.291     8.521    c1/selr1_reg[1]_i_2_n_0
    SLICE_X2Y57          LDCE                                         f  c1/selr1_reg[1]/G
                         clock pessimism             -0.551     7.970    
                         clock uncertainty            0.035     8.005    
    SLICE_X2Y57          LDCE (Hold_ldce_G_D)         0.059     8.064    c1/selr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.064    
                         arrival time                           8.622    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.045ns (2.224%)  route 1.979ns (97.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.610     3.194    c1/cycle[3]
    SLICE_X3Y59          LUT5 (Prop_lut5_I4_O)        0.045     3.239 f  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.369     3.608    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X3Y60          LDCE                                         f  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.914     3.049    c1/cycle[3]
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.056     3.105 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.342     3.447    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.551     2.896    
                         clock uncertainty            0.035     2.931    
    SLICE_X3Y60          LDCE (Hold_ldce_G_D)         0.070     3.001    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.460ns  (logic 0.045ns (3.082%)  route 1.415ns (96.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 7.841 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.415     7.999    c1/cycle[3]
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.045     8.044 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.044    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.415     7.551    c1/cycle[3]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.056     7.607 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.841    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.551     7.289    
                         clock uncertainty            0.035     7.325    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.416    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.416    
                         arrival time                           8.044    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.943ns  (logic 0.045ns (2.316%)  route 1.898ns (97.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 8.322 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.661     8.245    c1/cycle[3]
    SLICE_X0Y61          LUT4 (Prop_lut4_I2_O)        0.045     8.290 f  c1/seladd3_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.237     8.528    c1/seladd3_1_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/seladd3_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.975     8.111    c1/cycle[3]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.056     8.167 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.155     8.322    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/seladd3_1_reg[1]/G
                         clock pessimism             -0.551     7.771    
                         clock uncertainty            0.035     7.806    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     7.876    c1/seladd3_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.876    
                         arrival time                           8.528    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.045ns (2.062%)  route 2.138ns (97.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.138     3.722    c1/cycle[3]
    SLICE_X6Y55          LUT4 (Prop_lut4_I1_O)        0.045     3.767 r  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.767    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X6Y55          LDCE                                         r  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.963     3.099    c1/cycle[3]
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.056     3.155 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.306     3.461    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.551     2.910    
                         clock uncertainty            0.035     2.945    
    SLICE_X6Y55          LDCE (Hold_ldce_G_D)         0.120     3.065    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.045ns (2.060%)  route 2.140ns (97.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.140     3.724    c1/cycle[3]
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.045     3.769 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     3.769    c1/enable6_reg_i_1_n_0
    SLICE_X5Y55          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.950     3.085    c1/cycle[3]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.056     3.141 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.328     3.469    c1/enable6_reg_i_2_n_0
    SLICE_X5Y55          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.551     2.918    
                         clock uncertainty            0.035     2.954    
    SLICE_X5Y55          LDCE (Hold_ldce_G_D)         0.091     3.045    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.769    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.045ns (2.366%)  route 1.857ns (97.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.829     2.413    c1/cycle[3]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.045     2.458 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.029     3.487    c1/clr5_reg_i_1_n_0
    SLICE_X6Y80          LDCE                                         f  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.723     2.858    c1/cycle[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.056     2.914 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.228     3.142    c1/clr10_reg_i_1_n_0
    SLICE_X6Y80          LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.551     2.591    
                         clock uncertainty            0.035     2.626    
    SLICE_X6Y80          LDCE (Hold_ldce_G_D)         0.059     2.685    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.265ns  (logic 0.045ns (1.986%)  route 2.220ns (98.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 8.498 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.769     8.353    c1/cycle[3]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.045     8.398 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.451     8.850    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.975     8.111    c1/cycle[3]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.056     8.167 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.331     8.498    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.551     7.947    
                         clock uncertainty            0.035     7.982    
    SLICE_X2Y63          LDCE (Hold_ldce_G_D)         0.052     8.034    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.034    
                         arrival time                           8.850    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.559ns  (logic 0.045ns (2.886%)  route 1.514ns (97.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 7.771 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.945     7.530    c1/cycle[3]
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.045     7.575 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.569     8.144    c1/clr7_reg_i_1_n_0
    SLICE_X3Y92          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.353     7.489    c1/cycle[3]
    SLICE_X3Y92          LUT5 (Prop_lut5_I2_O)        0.056     7.545 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     7.771    c1/clr11_reg_i_1_n_0
    SLICE_X3Y92          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.551     7.220    
                         clock uncertainty            0.035     7.256    
    SLICE_X3Y92          LDCE (Hold_ldce_G_D)         0.070     7.326    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -7.326    
                         arrival time                           8.144    
  -------------------------------------------------------------------
                         slack                                  0.818    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[3]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/FSM_sequential_cycle_reg[3]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X13Y63  c1/seladd4_2_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X5Y74   c1/clr1_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X4Y95   c1/enable11_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y58   c1/enable9_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y57   c1/selr10_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y57   c1/selr10_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X1Y60   c1/selr6_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X1Y60   c1/selr6_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y80   c1/clr10_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X4Y79   c1/clr8_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[4]

Setup :           13  Failing Endpoints,  Worst Slack       -6.090ns,  Total Violation      -29.998ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.090ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        13.276ns  (logic 0.124ns (0.934%)  route 13.152ns (99.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.029ns = ( 12.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.941ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         12.142    22.380    c1/cycle[4]
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124    22.504 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.010    23.513    c1/selr8_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569    11.353    c1/cycle[4]
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.100    11.453 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    12.029    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.454    12.483    
                         clock uncertainty           -0.035    12.447    
                         time borrowed                4.976    17.423    
  -------------------------------------------------------------------
                         required time                         17.423    
                         arrival time                         -23.513    
  -------------------------------------------------------------------
                         slack                                 -6.090    

Slack (VIOLATED) :        -5.874ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        13.216ns  (logic 0.124ns (0.938%)  route 13.092ns (99.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.232ns = ( 12.232 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.895ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         12.142    22.380    c1/cycle[4]
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124    22.504 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.950    23.454    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.703    11.487    c1/cycle[4]
    SLICE_X2Y60          LUT5 (Prop_lut5_I0_O)        0.100    11.587 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.645    12.232    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.454    12.685    
                         clock uncertainty           -0.035    12.650    
                         time borrowed                4.930    17.580    
  -------------------------------------------------------------------
                         required time                         17.580    
                         arrival time                         -23.454    
  -------------------------------------------------------------------
                         slack                                 -5.874    

Slack (VIOLATED) :        -2.940ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        13.758ns  (logic 0.124ns (0.901%)  route 13.634ns (99.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.664ns = ( 15.664 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         12.142    22.380    c1/cycle[4]
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124    22.504 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.492    23.995    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.682    14.466    c1/cycle[4]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.100    14.566 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.098    15.664    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.454    16.118    
                         clock uncertainty           -0.035    16.083    
                         time borrowed                4.973    21.056    
  -------------------------------------------------------------------
                         required time                         21.056    
                         arrival time                         -23.995    
  -------------------------------------------------------------------
                         slack                                 -2.940    

Slack (VIOLATED) :        -2.700ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.808ns  (logic 0.124ns (1.264%)  route 9.684ns (98.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.983ns = ( 11.983 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    20.046    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.595    11.379    c1/cycle[4]
    SLICE_X5Y56          LUT5 (Prop_lut5_I3_O)        0.100    11.479 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    11.983    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.454    12.437    
                         clock uncertainty           -0.035    12.402    
                         time borrowed                4.944    17.346    
  -------------------------------------------------------------------
                         required time                         17.346    
                         arrival time                         -20.046    
  -------------------------------------------------------------------
                         slack                                 -2.700    

Slack (VIOLATED) :        -2.544ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.707ns  (logic 0.124ns (1.277%)  route 9.583ns (98.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns = ( 12.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    19.944    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.673    11.457    c1/cycle[4]
    SLICE_X6Y56          LUT5 (Prop_lut5_I3_O)        0.100    11.557 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    12.008    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.454    12.462    
                         clock uncertainty           -0.035    12.427    
                         time borrowed                4.973    17.400    
  -------------------------------------------------------------------
                         required time                         17.400    
                         arrival time                         -19.944    
  -------------------------------------------------------------------
                         slack                                 -2.544    

Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.709ns  (logic 0.124ns (1.277%)  route 9.585ns (98.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.016ns = ( 12.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    19.947    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.680    11.464    c1/cycle[4]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.100    11.564 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452    12.016    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.454    12.469    
                         clock uncertainty           -0.035    12.434    
                         time borrowed                4.973    17.407    
  -------------------------------------------------------------------
                         required time                         17.407    
                         arrival time                         -19.947    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.333ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.035ns  (logic 0.124ns (1.372%)  route 8.911ns (98.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.577ns = ( 11.577 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    19.273    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.242    11.026    c1/cycle[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I3_O)        0.100    11.126 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.577    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.454    12.030    
                         clock uncertainty           -0.035    11.995    
                         time borrowed                4.944    16.939    
  -------------------------------------------------------------------
                         required time                         16.939    
                         arrival time                         -19.273    
  -------------------------------------------------------------------
                         slack                                 -2.333    

Slack (VIOLATED) :        -1.587ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        8.912ns  (logic 0.124ns (1.391%)  route 8.788ns (98.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.200ns = ( 12.200 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.999    18.236    c1/cycle[4]
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.124    18.360 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.789    19.149    c1/selr6_reg[1]_i_1_n_0
    SLICE_X4Y60          LDCE                                         r  c1/seladd1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.703    11.487    c1/cycle[4]
    SLICE_X2Y60          LUT5 (Prop_lut5_I0_O)        0.100    11.587 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.613    12.200    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y60          LDCE                                         r  c1/seladd1_2_reg[1]/G
                         clock pessimism              0.454    12.654    
                         clock uncertainty           -0.035    12.619    
                         time borrowed                4.944    17.563    
  -------------------------------------------------------------------
                         required time                         17.563    
                         arrival time                         -19.149    
  -------------------------------------------------------------------
                         slack                                 -1.587    

Slack (VIOLATED) :        -1.554ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        12.242ns  (logic 0.124ns (1.013%)  route 12.118ns (98.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.563ns = ( 15.563 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.378    20.616    c1/cycle[4]
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.124    20.740 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.740    22.479    c1/selr8_reg[0]_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.682    14.466    c1/cycle[4]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.100    14.566 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.997    15.563    c1/enable8_reg_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.454    16.017    
                         clock uncertainty           -0.035    15.981    
                         time borrowed                4.944    20.925    
  -------------------------------------------------------------------
                         required time                         20.925    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                 -1.554    

Slack (VIOLATED) :        -1.480ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr6_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        8.612ns  (logic 0.124ns (1.440%)  route 8.488ns (98.560%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.021ns = ( 12.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.895ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.999    18.236    c1/cycle[4]
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.124    18.360 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.489    18.849    c1/selr6_reg[1]_i_1_n_0
    SLICE_X1Y60          LDCE                                         r  c1/selr6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.687    11.471    c1/cycle[4]
    SLICE_X1Y60          LUT5 (Prop_lut5_I0_O)        0.100    11.571 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.451    12.021    c1/selr6_reg[1]_i_2_n_0
    SLICE_X1Y60          LDCE                                         r  c1/selr6_reg[1]/G
                         clock pessimism              0.454    12.475    
                         clock uncertainty           -0.035    12.440    
                         time borrowed                4.930    17.370    
  -------------------------------------------------------------------
                         required time                         17.370    
                         arrival time                         -18.849    
  -------------------------------------------------------------------
                         slack                                 -1.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.045ns (2.108%)  route 2.090ns (97.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.771     3.355    c1/cycle[4]
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.045     3.400 f  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           0.319     3.719    c1/enable3_reg_i_1_n_0
    SLICE_X6Y60          LDCE                                         f  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.949     3.084    c1/cycle[4]
    SLICE_X6Y58          LUT5 (Prop_lut5_I3_O)        0.056     3.140 f  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.450     3.591    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y60          LDCE                                         f  c1/selr2_reg[1]/G
                         clock pessimism             -0.551     3.039    
                         clock uncertainty            0.035     3.075    
    SLICE_X6Y60          LDCE (Hold_ldce_G_D)         0.052     3.127    c1/selr2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.127    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.045ns (2.860%)  route 1.528ns (97.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.007     2.591    c1/cycle[4]
    SLICE_X1Y105         LUT1 (Prop_lut1_I0_O)        0.045     2.636 f  c1/seladd5_2_reg_i_1/O
                         net (fo=1, routed)           0.521     3.158    c1/seladd5_2_reg_i_1_n_0
    SLICE_X1Y105         LDCE                                         f  c1/seladd5_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.446     2.582    c1/cycle[4]
    SLICE_X1Y96          LUT5 (Prop_lut5_I1_O)        0.056     2.638 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.362     3.000    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/seladd5_2_reg/G
                         clock pessimism             -0.551     2.449    
                         clock uncertainty            0.035     2.484    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.070     2.554    c1/seladd5_2_reg
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.045ns (2.102%)  route 2.095ns (97.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.771     3.355    c1/cycle[4]
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.045     3.400 f  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           0.325     3.725    c1/enable3_reg_i_1_n_0
    SLICE_X6Y58          LDCE                                         f  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.934     3.069    c1/cycle[4]
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.056     3.125 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.452     3.578    c1/enable2_reg_i_2_n_0
    SLICE_X6Y58          LDCE                                         f  c1/enable3_reg/G
                         clock pessimism             -0.551     3.026    
                         clock uncertainty            0.035     3.062    
    SLICE_X6Y58          LDCE (Hold_ldce_G_D)         0.059     3.121    c1/enable3_reg
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.045ns (2.117%)  route 2.081ns (97.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.081     3.665    c1/cycle[4]
    SLICE_X6Y55          LUT4 (Prop_lut4_I0_O)        0.045     3.710 f  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.710    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.974     3.110    c1/cycle[4]
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.056     3.166 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.306     3.472    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.551     2.921    
                         clock uncertainty            0.035     2.956    
    SLICE_X6Y55          LDCE (Hold_ldce_G_D)         0.120     3.076    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.045ns (2.169%)  route 2.029ns (97.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.683     3.267    c1/cycle[4]
    SLICE_X5Y58          LUT5 (Prop_lut5_I0_O)        0.045     3.312 f  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.347     3.659    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X5Y61          LDCE                                         f  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.981     3.117    c1/cycle[4]
    SLICE_X2Y60          LUT5 (Prop_lut5_I0_O)        0.056     3.173 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.253     3.426    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X5Y61          LDCE                                         f  c1/seladd1_1_reg[1]/G
                         clock pessimism             -0.551     2.875    
                         clock uncertainty            0.035     2.910    
    SLICE_X5Y61          LDCE (Hold_ldce_G_D)         0.066     2.976    c1/seladd1_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.045ns (2.199%)  route 2.001ns (97.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.723     3.307    c1/cycle[4]
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.045     3.352 f  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.278     3.631    c1/enable2_reg_i_1_n_0
    SLICE_X5Y58          LDCE                                         f  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.934     3.069    c1/cycle[4]
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.056     3.125 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.267     3.392    c1/enable2_reg_i_2_n_0
    SLICE_X5Y58          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.551     2.840    
                         clock uncertainty            0.035     2.876    
    SLICE_X5Y58          LDCE (Hold_ldce_G_D)         0.070     2.946    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.403ns  (logic 0.045ns (3.207%)  route 1.358ns (96.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 7.705 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.358     7.942    c1/cycle[4]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.045     7.987 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     7.987    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.280     7.415    c1/cycle[4]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.056     7.471 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.705    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.551     7.153    
                         clock uncertainty            0.035     7.189    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     7.280    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.280    
                         arrival time                           7.987    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.572ns  (logic 0.045ns (2.862%)  route 1.527ns (97.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 7.874 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.527     8.112    c1/cycle[4]
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.045     8.157 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.157    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.448     7.584    c1/cycle[4]
    SLICE_X4Y96          LUT5 (Prop_lut5_I0_O)        0.056     7.640 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.874    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.551     7.322    
                         clock uncertainty            0.035     7.358    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.449    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.449    
                         arrival time                           8.157    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.045ns (2.608%)  route 1.680ns (97.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.680     3.265    c1/cycle[4]
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.045     3.310 f  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.310    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.446     2.582    c1/cycle[4]
    SLICE_X1Y96          LUT5 (Prop_lut5_I1_O)        0.056     2.638 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.362     3.000    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.551     2.449    
                         clock uncertainty            0.035     2.484    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.091     2.575    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.045ns (1.964%)  route 2.246ns (98.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.246     3.831    c1/cycle[4]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.045     3.876 f  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     3.876    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.005     3.140    c1/cycle[4]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.056     3.196 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     3.551    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.551     3.000    
                         clock uncertainty            0.035     3.035    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.091     3.126    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  0.750    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[4]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/FSM_sequential_cycle_reg[4]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X5Y56   c1/clr4_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X2Y80   c1/clr5_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y76   c1/clr6_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X5Y75   c1/clr9_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X5Y55   c1/enable6_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X12Y60  c1/seladd4_2_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X2Y59   c1/selr4_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X2Y59   c1/selr4_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X8Y69   c1/selr8_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y80   c1/clr10_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  clk

Setup :          605  Failing Endpoints,  Worst Slack      -11.158ns,  Total Violation    -2340.573ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.158ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.764ns  (logic 3.254ns (41.913%)  route 4.510ns (58.088%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    8.280ns = ( 13.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.986    12.223    c1/cycle[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I2_O)        0.124    12.347 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.933    13.280    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X14Y59         LDCE                                         r  c1/seladd4_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.723    18.004    
    SLICE_X14Y59                                      0.000    18.004 r  c1/seladd4_1_reg[1]/D
    SLICE_X14Y59         LDCE (DToQ_ldce_D_Q)         0.482    18.486 r  c1/seladd4_1_reg[1]/Q
                         net (fo=59, routed)          0.768    19.254    data1/mux1add4/seladd4_1[1]
    SLICE_X13Y60         LUT6 (Prop_lut6_I3_O)        0.124    19.378 r  data1/mux1add4/o[3]_i_13/O
                         net (fo=6, routed)           1.050    20.428    data1/x3/op1add4[3]
    SLICE_X13Y62         LUT4 (Prop_lut4_I0_O)        0.124    20.552 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    20.552    data1/x3/o[23]_i_46_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.102 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.102    c1/o_reg[6][0]
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.216    c1/o_reg[23]_i_22_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.330 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.015    22.345    c1/data1/add4/o1
    SLICE_X12Y64         LUT3 (Prop_lut3_I1_O)        0.146    22.491 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    22.491    c1/data1/add4/p_1_in[0]
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    22.962 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.962    c1/o_reg[3]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.079 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.079    c1/o_reg[7]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.196 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.196    c1/o_reg[11]_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.415 r  c1/o_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.713    24.128    c1/o_reg[15][0]
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.321    24.449 r  c1/o[12]_i_3/O
                         net (fo=4, routed)           0.964    25.412    data1/muxr10/add4resul[12]
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.355    25.767 r  data1/muxr10/o[12]_i_1/O
                         net (fo=1, routed)           0.000    25.767    data1/r10/D[12]
    SLICE_X14Y73         FDRE                                         r  data1/r10/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.506    14.323    data1/r10/clk_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  data1/r10/o_reg[12]/C
                         clock pessimism              0.243    14.566    
                         clock uncertainty           -0.035    14.530    
    SLICE_X14Y73         FDRE (Setup_fdre_C_D)        0.079    14.609    data1/r10/o_reg[12]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -25.767    
  -------------------------------------------------------------------
                         slack                                -11.158    

Slack (VIOLATED) :        -11.109ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.666ns  (logic 3.229ns (42.121%)  route 4.437ns (57.879%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    8.280ns = ( 13.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.986    12.223    c1/cycle[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I2_O)        0.124    12.347 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.933    13.280    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X14Y59         LDCE                                         r  c1/seladd4_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.723    18.004    
    SLICE_X14Y59                                      0.000    18.004 r  c1/seladd4_1_reg[1]/D
    SLICE_X14Y59         LDCE (DToQ_ldce_D_Q)         0.482    18.486 r  c1/seladd4_1_reg[1]/Q
                         net (fo=59, routed)          0.768    19.254    data1/mux1add4/seladd4_1[1]
    SLICE_X13Y60         LUT6 (Prop_lut6_I3_O)        0.124    19.378 r  data1/mux1add4/o[3]_i_13/O
                         net (fo=6, routed)           1.050    20.428    data1/x3/op1add4[3]
    SLICE_X13Y62         LUT4 (Prop_lut4_I0_O)        0.124    20.552 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    20.552    data1/x3/o[23]_i_46_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.102 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.102    c1/o_reg[6][0]
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.216    c1/o_reg[23]_i_22_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.330 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.015    22.345    c1/data1/add4/o1
    SLICE_X12Y64         LUT3 (Prop_lut3_I1_O)        0.146    22.491 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    22.491    c1/data1/add4/p_1_in[0]
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    22.962 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.962    c1/o_reg[3]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.079 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.079    c1/o_reg[7]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.196 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.196    c1/o_reg[11]_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.313 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.313    c1/o_reg[15]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.636 r  c1/o_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.775    24.410    c1/o_reg[19][1]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.306    24.716 r  c1/o[17]_i_3/O
                         net (fo=4, routed)           0.829    25.546    data1/muxr6/add4resul[17]
    SLICE_X13Y75         LUT5 (Prop_lut5_I0_O)        0.124    25.670 r  data1/muxr6/o[17]_i_1/O
                         net (fo=1, routed)           0.000    25.670    data1/r6/D[17]
    SLICE_X13Y75         FDRE                                         r  data1/r6/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.504    14.321    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y75         FDRE                                         r  data1/r6/o_reg[17]/C
                         clock pessimism              0.243    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X13Y75         FDRE (Setup_fdre_C_D)        0.032    14.560    data1/r6/o_reg[17]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -25.670    
  -------------------------------------------------------------------
                         slack                                -11.109    

Slack (VIOLATED) :        -11.076ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.638ns  (logic 3.254ns (42.603%)  route 4.384ns (57.397%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    8.280ns = ( 13.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.986    12.223    c1/cycle[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I2_O)        0.124    12.347 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.933    13.280    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X14Y59         LDCE                                         r  c1/seladd4_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.723    18.004    
    SLICE_X14Y59                                      0.000    18.004 r  c1/seladd4_1_reg[1]/D
    SLICE_X14Y59         LDCE (DToQ_ldce_D_Q)         0.482    18.486 r  c1/seladd4_1_reg[1]/Q
                         net (fo=59, routed)          0.768    19.254    data1/mux1add4/seladd4_1[1]
    SLICE_X13Y60         LUT6 (Prop_lut6_I3_O)        0.124    19.378 r  data1/mux1add4/o[3]_i_13/O
                         net (fo=6, routed)           1.050    20.428    data1/x3/op1add4[3]
    SLICE_X13Y62         LUT4 (Prop_lut4_I0_O)        0.124    20.552 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    20.552    data1/x3/o[23]_i_46_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.102 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.102    c1/o_reg[6][0]
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.216    c1/o_reg[23]_i_22_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.330 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.015    22.345    c1/data1/add4/o1
    SLICE_X12Y64         LUT3 (Prop_lut3_I1_O)        0.146    22.491 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    22.491    c1/data1/add4/p_1_in[0]
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    22.962 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.962    c1/o_reg[3]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.079 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.079    c1/o_reg[7]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.196 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.196    c1/o_reg[11]_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.415 r  c1/o_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.713    24.128    c1/o_reg[15][0]
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.321    24.449 r  c1/o[12]_i_3/O
                         net (fo=4, routed)           0.838    25.287    data1/muxr6/add4resul[12]
    SLICE_X13Y70         LUT6 (Prop_lut6_I0_O)        0.355    25.642 r  data1/muxr6/o[12]_i_1/O
                         net (fo=1, routed)           0.000    25.642    data1/r6/D[12]
    SLICE_X13Y70         FDRE                                         r  data1/r6/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.510    14.327    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  data1/r6/o_reg[12]/C
                         clock pessimism              0.243    14.570    
                         clock uncertainty           -0.035    14.534    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)        0.031    14.565    data1/r6/o_reg[12]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -25.642    
  -------------------------------------------------------------------
                         slack                                -11.076    

Slack (VIOLATED) :        -11.074ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r4/o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.642ns  (logic 3.105ns (40.633%)  route 4.537ns (59.367%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    8.280ns = ( 13.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.986    12.223    c1/cycle[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I2_O)        0.124    12.347 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.933    13.280    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X14Y59         LDCE                                         r  c1/seladd4_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.723    18.004    
    SLICE_X14Y59                                      0.000    18.004 r  c1/seladd4_1_reg[1]/D
    SLICE_X14Y59         LDCE (DToQ_ldce_D_Q)         0.482    18.486 r  c1/seladd4_1_reg[1]/Q
                         net (fo=59, routed)          0.768    19.254    data1/mux1add4/seladd4_1[1]
    SLICE_X13Y60         LUT6 (Prop_lut6_I3_O)        0.124    19.378 r  data1/mux1add4/o[3]_i_13/O
                         net (fo=6, routed)           1.050    20.428    data1/x3/op1add4[3]
    SLICE_X13Y62         LUT4 (Prop_lut4_I0_O)        0.124    20.552 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    20.552    data1/x3/o[23]_i_46_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.102 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.102    c1/o_reg[6][0]
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.216    c1/o_reg[23]_i_22_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.330 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.015    22.345    c1/data1/add4/o1
    SLICE_X12Y64         LUT3 (Prop_lut3_I1_O)        0.146    22.491 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    22.491    c1/data1/add4/p_1_in[0]
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    22.962 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.962    c1/o_reg[3]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.079 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.079    c1/o_reg[7]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.196 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.196    c1/o_reg[11]_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.511 r  c1/o_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.808    24.319    c1/o_reg[15][3]
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.307    24.626 r  c1/o[15]_i_3/O
                         net (fo=4, routed)           0.896    25.521    data1/muxr4/add4resul[15]
    SLICE_X11Y67         LUT5 (Prop_lut5_I0_O)        0.124    25.645 r  data1/muxr4/o[15]_i_1/O
                         net (fo=1, routed)           0.000    25.645    data1/r4/D[15]
    SLICE_X11Y67         FDRE                                         r  data1/r4/o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    14.333    data1/r4/clk_IBUF_BUFG
    SLICE_X11Y67         FDRE                                         r  data1/r4/o_reg[15]/C
                         clock pessimism              0.243    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)        0.031    14.571    data1/r4/o_reg[15]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -25.645    
  -------------------------------------------------------------------
                         slack                                -11.074    

Slack (VIOLATED) :        -10.978ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.581ns  (logic 3.112ns (41.047%)  route 4.469ns (58.953%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    8.280ns = ( 13.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.986    12.223    c1/cycle[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I2_O)        0.124    12.347 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.933    13.280    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X14Y59         LDCE                                         r  c1/seladd4_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.723    18.004    
    SLICE_X14Y59                                      0.000    18.004 r  c1/seladd4_1_reg[1]/D
    SLICE_X14Y59         LDCE (DToQ_ldce_D_Q)         0.482    18.486 r  c1/seladd4_1_reg[1]/Q
                         net (fo=59, routed)          0.768    19.254    data1/mux1add4/seladd4_1[1]
    SLICE_X13Y60         LUT6 (Prop_lut6_I3_O)        0.124    19.378 r  data1/mux1add4/o[3]_i_13/O
                         net (fo=6, routed)           1.050    20.428    data1/x3/op1add4[3]
    SLICE_X13Y62         LUT4 (Prop_lut4_I0_O)        0.124    20.552 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    20.552    data1/x3/o[23]_i_46_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.102 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.102    c1/o_reg[6][0]
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.216    c1/o_reg[23]_i_22_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.330 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.015    22.345    c1/data1/add4/o1
    SLICE_X12Y64         LUT3 (Prop_lut3_I1_O)        0.146    22.491 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    22.491    c1/data1/add4/p_1_in[0]
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    22.962 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.962    c1/o_reg[3]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.079 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.079    c1/o_reg[7]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.196 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.196    c1/o_reg[11]_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.519 r  c1/o_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.586    24.105    c1/o_reg[15][1]
    SLICE_X15Y67         LUT3 (Prop_lut3_I0_O)        0.306    24.411 r  c1/o[13]_i_3/O
                         net (fo=4, routed)           1.050    25.461    data1/muxr6/add4resul[13]
    SLICE_X12Y73         LUT6 (Prop_lut6_I0_O)        0.124    25.585 r  data1/muxr6/o[13]_i_1/O
                         net (fo=1, routed)           0.000    25.585    data1/r6/D[13]
    SLICE_X12Y73         FDRE                                         r  data1/r6/o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.506    14.323    data1/r6/clk_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  data1/r6/o_reg[13]/C
                         clock pessimism              0.243    14.566    
                         clock uncertainty           -0.035    14.530    
    SLICE_X12Y73         FDRE (Setup_fdre_C_D)        0.077    14.607    data1/r6/o_reg[13]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -25.585    
  -------------------------------------------------------------------
                         slack                                -10.978    

Slack (VIOLATED) :        -10.966ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.617ns  (logic 3.372ns (44.267%)  route 4.245ns (55.733%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    8.280ns = ( 13.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.986    12.223    c1/cycle[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I2_O)        0.124    12.347 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.933    13.280    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X14Y59         LDCE                                         r  c1/seladd4_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.723    18.004    
    SLICE_X14Y59                                      0.000    18.004 r  c1/seladd4_1_reg[1]/D
    SLICE_X14Y59         LDCE (DToQ_ldce_D_Q)         0.482    18.486 r  c1/seladd4_1_reg[1]/Q
                         net (fo=59, routed)          0.768    19.254    data1/mux1add4/seladd4_1[1]
    SLICE_X13Y60         LUT6 (Prop_lut6_I3_O)        0.124    19.378 r  data1/mux1add4/o[3]_i_13/O
                         net (fo=6, routed)           1.050    20.428    data1/x3/op1add4[3]
    SLICE_X13Y62         LUT4 (Prop_lut4_I0_O)        0.124    20.552 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    20.552    data1/x3/o[23]_i_46_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.102 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.102    c1/o_reg[6][0]
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.216    c1/o_reg[23]_i_22_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.330 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.015    22.345    c1/data1/add4/o1
    SLICE_X12Y64         LUT3 (Prop_lut3_I1_O)        0.146    22.491 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    22.491    c1/data1/add4/p_1_in[0]
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    22.962 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.962    c1/o_reg[3]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.079 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.079    c1/o_reg[7]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.196 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.196    c1/o_reg[11]_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.313 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.313    c1/o_reg[15]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.532 r  c1/o_reg[19]_i_2/O[0]
                         net (fo=2, routed)           0.585    24.116    c1/o_reg[19][0]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.324    24.440 r  c1/o[16]_i_3/O
                         net (fo=4, routed)           0.828    25.268    data1/muxr6/add4resul[16]
    SLICE_X14Y67         LUT5 (Prop_lut5_I0_O)        0.353    25.621 r  data1/muxr6/o[16]_i_1/O
                         net (fo=1, routed)           0.000    25.621    data1/r6/D[16]
    SLICE_X14Y67         FDRE                                         r  data1/r6/o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.513    14.330    data1/r6/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  data1/r6/o_reg[16]/C
                         clock pessimism              0.243    14.573    
                         clock uncertainty           -0.035    14.537    
    SLICE_X14Y67         FDRE (Setup_fdre_C_D)        0.118    14.655    data1/r6/o_reg[16]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -25.621    
  -------------------------------------------------------------------
                         slack                                -10.966    

Slack (VIOLATED) :        -10.965ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.570ns  (logic 3.140ns (41.477%)  route 4.430ns (58.523%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    8.280ns = ( 13.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.986    12.223    c1/cycle[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I2_O)        0.124    12.347 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.933    13.280    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X14Y59         LDCE                                         r  c1/seladd4_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.723    18.004    
    SLICE_X14Y59                                      0.000    18.004 r  c1/seladd4_1_reg[1]/D
    SLICE_X14Y59         LDCE (DToQ_ldce_D_Q)         0.482    18.486 r  c1/seladd4_1_reg[1]/Q
                         net (fo=59, routed)          0.768    19.254    data1/mux1add4/seladd4_1[1]
    SLICE_X13Y60         LUT6 (Prop_lut6_I3_O)        0.124    19.378 r  data1/mux1add4/o[3]_i_13/O
                         net (fo=6, routed)           1.050    20.428    data1/x3/op1add4[3]
    SLICE_X13Y62         LUT4 (Prop_lut4_I0_O)        0.124    20.552 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    20.552    data1/x3/o[23]_i_46_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.102 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.102    c1/o_reg[6][0]
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.216    c1/o_reg[23]_i_22_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.330 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.015    22.345    c1/data1/add4/o1
    SLICE_X12Y64         LUT3 (Prop_lut3_I1_O)        0.146    22.491 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    22.491    c1/data1/add4/p_1_in[0]
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    22.962 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.962    c1/o_reg[3]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.079 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.079    c1/o_reg[7]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.196 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.196    c1/o_reg[11]_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.313 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.313    c1/o_reg[15]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.552 r  c1/o_reg[19]_i_2/O[2]
                         net (fo=2, routed)           0.830    24.382    c1/o_reg[19][2]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.301    24.683 r  c1/o[18]_i_3/O
                         net (fo=4, routed)           0.767    25.450    data1/muxr6/add4resul[18]
    SLICE_X12Y73         LUT5 (Prop_lut5_I0_O)        0.124    25.574 r  data1/muxr6/o[18]_i_1/O
                         net (fo=1, routed)           0.000    25.574    data1/r6/D[18]
    SLICE_X12Y73         FDRE                                         r  data1/r6/o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.506    14.323    data1/r6/clk_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  data1/r6/o_reg[18]/C
                         clock pessimism              0.243    14.566    
                         clock uncertainty           -0.035    14.530    
    SLICE_X12Y73         FDRE (Setup_fdre_C_D)        0.079    14.609    data1/r6/o_reg[18]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -25.574    
  -------------------------------------------------------------------
                         slack                                -10.965    

Slack (VIOLATED) :        -10.944ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.503ns  (logic 3.229ns (43.037%)  route 4.274ns (56.963%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    8.280ns = ( 13.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.986    12.223    c1/cycle[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I2_O)        0.124    12.347 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.933    13.280    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X14Y59         LDCE                                         r  c1/seladd4_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.723    18.004    
    SLICE_X14Y59                                      0.000    18.004 r  c1/seladd4_1_reg[1]/D
    SLICE_X14Y59         LDCE (DToQ_ldce_D_Q)         0.482    18.486 r  c1/seladd4_1_reg[1]/Q
                         net (fo=59, routed)          0.768    19.254    data1/mux1add4/seladd4_1[1]
    SLICE_X13Y60         LUT6 (Prop_lut6_I3_O)        0.124    19.378 r  data1/mux1add4/o[3]_i_13/O
                         net (fo=6, routed)           1.050    20.428    data1/x3/op1add4[3]
    SLICE_X13Y62         LUT4 (Prop_lut4_I0_O)        0.124    20.552 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    20.552    data1/x3/o[23]_i_46_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.102 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.102    c1/o_reg[6][0]
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.216    c1/o_reg[23]_i_22_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.330 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.015    22.345    c1/data1/add4/o1
    SLICE_X12Y64         LUT3 (Prop_lut3_I1_O)        0.146    22.491 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    22.491    c1/data1/add4/p_1_in[0]
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    22.962 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.962    c1/o_reg[3]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.079 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.079    c1/o_reg[7]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.196 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.196    c1/o_reg[11]_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.313 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.313    c1/o_reg[15]_i_2_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.636 r  c1/o_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.775    24.410    c1/o_reg[19][1]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.306    24.716 r  c1/o[17]_i_3/O
                         net (fo=4, routed)           0.666    25.382    data1/muxr10/add4resul[17]
    SLICE_X13Y71         LUT6 (Prop_lut6_I0_O)        0.124    25.506 r  data1/muxr10/o[17]_i_1/O
                         net (fo=1, routed)           0.000    25.506    data1/r10/D[17]
    SLICE_X13Y71         FDRE                                         r  data1/r10/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.509    14.326    data1/r10/clk_IBUF_BUFG
    SLICE_X13Y71         FDRE                                         r  data1/r10/o_reg[17]/C
                         clock pessimism              0.243    14.569    
                         clock uncertainty           -0.035    14.533    
    SLICE_X13Y71         FDRE (Setup_fdre_C_D)        0.029    14.562    data1/r10/o_reg[17]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -25.506    
  -------------------------------------------------------------------
                         slack                                -10.944    

Slack (VIOLATED) :        -10.902ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.516ns  (logic 3.105ns (41.310%)  route 4.411ns (58.690%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    8.280ns = ( 13.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.986    12.223    c1/cycle[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I2_O)        0.124    12.347 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.933    13.280    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X14Y59         LDCE                                         r  c1/seladd4_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.723    18.004    
    SLICE_X14Y59                                      0.000    18.004 r  c1/seladd4_1_reg[1]/D
    SLICE_X14Y59         LDCE (DToQ_ldce_D_Q)         0.482    18.486 r  c1/seladd4_1_reg[1]/Q
                         net (fo=59, routed)          0.768    19.254    data1/mux1add4/seladd4_1[1]
    SLICE_X13Y60         LUT6 (Prop_lut6_I3_O)        0.124    19.378 r  data1/mux1add4/o[3]_i_13/O
                         net (fo=6, routed)           1.050    20.428    data1/x3/op1add4[3]
    SLICE_X13Y62         LUT4 (Prop_lut4_I0_O)        0.124    20.552 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    20.552    data1/x3/o[23]_i_46_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.102 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.102    c1/o_reg[6][0]
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.216    c1/o_reg[23]_i_22_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.330 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.015    22.345    c1/data1/add4/o1
    SLICE_X12Y64         LUT3 (Prop_lut3_I1_O)        0.146    22.491 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    22.491    c1/data1/add4/p_1_in[0]
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    22.962 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.962    c1/o_reg[3]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.079 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.079    c1/o_reg[7]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.196 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.196    c1/o_reg[11]_i_2_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.511 r  c1/o_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.808    24.319    c1/o_reg[15][3]
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.307    24.626 r  c1/o[15]_i_3/O
                         net (fo=4, routed)           0.770    25.396    data1/muxr10/add4resul[15]
    SLICE_X10Y69         LUT6 (Prop_lut6_I0_O)        0.124    25.520 r  data1/muxr10/o[15]_i_1/O
                         net (fo=1, routed)           0.000    25.520    data1/r10/D[15]
    SLICE_X10Y69         FDRE                                         r  data1/r10/o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.513    14.330    data1/r10/clk_IBUF_BUFG
    SLICE_X10Y69         FDRE                                         r  data1/r10/o_reg[15]/C
                         clock pessimism              0.243    14.573    
                         clock uncertainty           -0.035    14.537    
    SLICE_X10Y69         FDRE (Setup_fdre_C_D)        0.081    14.618    data1/r10/o_reg[15]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -25.520    
  -------------------------------------------------------------------
                         slack                                -10.902    

Slack (VIOLATED) :        -10.889ns  (required time - arrival time)
  Source:                 c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.452ns  (logic 3.025ns (40.595%)  route 4.427ns (59.405%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    8.280ns = ( 13.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.986    12.223    c1/cycle[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I2_O)        0.124    12.347 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.933    13.280    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X14Y59         LDCE                                         r  c1/seladd4_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.723    18.004    
    SLICE_X14Y59                                      0.000    18.004 r  c1/seladd4_1_reg[1]/D
    SLICE_X14Y59         LDCE (DToQ_ldce_D_Q)         0.482    18.486 r  c1/seladd4_1_reg[1]/Q
                         net (fo=59, routed)          0.768    19.254    data1/mux1add4/seladd4_1[1]
    SLICE_X13Y60         LUT6 (Prop_lut6_I3_O)        0.124    19.378 r  data1/mux1add4/o[3]_i_13/O
                         net (fo=6, routed)           1.050    20.428    data1/x3/op1add4[3]
    SLICE_X13Y62         LUT4 (Prop_lut4_I0_O)        0.124    20.552 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    20.552    data1/x3/o[23]_i_46_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.102 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.102    c1/o_reg[6][0]
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.216    c1/o_reg[23]_i_22_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.330 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.015    22.345    c1/data1/add4/o1
    SLICE_X12Y64         LUT3 (Prop_lut3_I1_O)        0.146    22.491 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    22.491    c1/data1/add4/p_1_in[0]
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    22.962 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.962    c1/o_reg[3]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.201 r  c1/o_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.517    23.718    c1/o_reg[7][2]
    SLICE_X13Y65         LUT3 (Prop_lut3_I0_O)        0.329    24.047 r  c1/o[6]_i_1/O
                         net (fo=5, routed)           1.077    25.123    data1/muxr6/add4resul[6]
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.332    25.455 r  data1/muxr6/o[6]_i_1/O
                         net (fo=1, routed)           0.000    25.455    data1/r6/D[6]
    SLICE_X11Y77         FDRE                                         r  data1/r6/o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.510    14.327    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  data1/r6/o_reg[6]/C
                         clock pessimism              0.243    14.570    
                         clock uncertainty           -0.035    14.534    
    SLICE_X11Y77         FDRE (Setup_fdre_C_D)        0.032    14.566    data1/r6/o_reg[6]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -25.455    
  -------------------------------------------------------------------
                         slack                                -10.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.045ns (7.410%)  route 0.562ns (92.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.562     2.147    c1/cycle[0]
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.045     2.192 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.192    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.091     1.805    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.045ns (7.398%)  route 0.563ns (92.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.563     2.148    c1/cycle[0]
    SLICE_X4Y93          LUT3 (Prop_lut3_I0_O)        0.045     2.193 r  c1/FSM_sequential_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     2.193    c1/FSM_sequential_cycle[1]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.045ns (6.135%)  route 0.688ns (93.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.688     2.273    c1/cycle[0]
    SLICE_X4Y93          LUT5 (Prop_lut5_I1_O)        0.045     2.318 r  c1/FSM_sequential_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     2.318    c1/FSM_sequential_cycle[3]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.045ns (6.127%)  route 0.689ns (93.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.689     2.274    c1/cycle[0]
    SLICE_X4Y94          LUT1 (Prop_lut1_I0_O)        0.045     2.319 f  c1/FSM_sequential_cycle[0]_i_1/O
                         net (fo=1, routed)           0.000     2.319    c1/FSM_sequential_cycle[0]_i_1_n_0
    SLICE_X4Y94          FDCE                                         f  c1/FSM_sequential_cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.091     1.805    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.045ns (6.113%)  route 0.691ns (93.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.691     2.276    c1/cycle[0]
    SLICE_X4Y93          LUT4 (Prop_lut4_I0_O)        0.045     2.321 r  c1/FSM_sequential_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     2.321    c1/FSM_sequential_cycle[2]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 c1/selr11_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.203ns (33.857%)  route 0.397ns (66.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.239     1.824    c1/cycle[0]
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.045     1.869 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.200     2.069    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          LDCE (EnToQ_ldce_G_Q)        0.158     2.227 f  c1/selr11_reg[0]/Q
                         net (fo=20, routed)          0.397     2.624    data1/muxr11/selr11[0]
    SLICE_X1Y107         LUT4 (Prop_lut4_I2_O)        0.045     2.669 r  data1/muxr11/o[4]_i_1/O
                         net (fo=2, routed)           0.000     2.669    data1/r11/D[4]
    SLICE_X1Y107         FDRE                                         r  data1/r11/o_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    data1/r11/clk_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  data1/r11/o_reg[4]_lopt_replica/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.092     1.806    data1/r11/o_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.158ns (32.643%)  route 0.326ns (67.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.311     1.895    c1/cycle[0]
    SLICE_X4Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.940 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.141    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.299 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.326     2.625    data1/r11/E[0]
    SLICE_X2Y100         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y100         FDRE (Hold_fdre_C_CE)       -0.016     1.700    data1/r11/o_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 c1/selr11_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.203ns (29.357%)  route 0.488ns (70.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.239     1.824    c1/cycle[0]
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.045     1.869 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.200     2.069    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          LDCE (EnToQ_ldce_G_Q)        0.158     2.227 r  c1/selr11_reg[1]/Q
                         net (fo=20, routed)          0.389     2.617    data1/muxr11/selr11[1]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.045     2.662 r  data1/muxr11/o[6]_i_1/O
                         net (fo=2, routed)           0.099     2.761    data1/r11/D[6]
    SLICE_X1Y107         FDRE                                         r  data1/r11/o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    data1/r11/clk_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  data1/r11/o_reg[6]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.070     1.784    data1/r11/o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 c1/selsqrt_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.206ns (45.824%)  route 0.244ns (54.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.592     2.177    c1/cycle[0]
    SLICE_X3Y72          LUT5 (Prop_lut5_I2_O)        0.045     2.222 r  c1/selsqrt_reg_i_1/O
                         net (fo=1, routed)           0.194     2.415    c1/selsqrt_reg_i_1_n_0
    SLICE_X3Y72          LDCE                                         r  c1/selsqrt_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          LDCE (EnToQ_ldce_G_Q)        0.158     2.573 r  c1/selsqrt_reg/Q
                         net (fo=22, routed)          0.244     2.817    data1/muxsqrt/selsqrt
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.048     2.865 r  data1/muxsqrt/sqrtcalc_i_7/O
                         net (fo=1, routed)           0.000     2.865    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/s_axis_cartesian_tdata[1]
    SLICE_X2Y69          FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.865     1.954    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X2Y69          FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism             -0.246     1.707    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.131     1.838    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 c1/selsqrt_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.203ns (45.460%)  route 0.244ns (54.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.592     2.177    c1/cycle[0]
    SLICE_X3Y72          LUT5 (Prop_lut5_I2_O)        0.045     2.222 r  c1/selsqrt_reg_i_1/O
                         net (fo=1, routed)           0.194     2.415    c1/selsqrt_reg_i_1_n_0
    SLICE_X3Y72          LDCE                                         r  c1/selsqrt_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          LDCE (EnToQ_ldce_G_Q)        0.158     2.573 r  c1/selsqrt_reg/Q
                         net (fo=22, routed)          0.244     2.817    data1/muxsqrt/selsqrt
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.045     2.862 r  data1/muxsqrt/sqrtcalc_i_8/O
                         net (fo=1, routed)           0.000     2.862    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/s_axis_cartesian_tdata[0]
    SLICE_X2Y69          FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.865     1.954    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X2Y69          FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism             -0.246     1.707    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.121     1.828    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  1.034    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  clk

Setup :          681  Failing Endpoints,  Worst Slack      -11.700ns,  Total Violation    -3633.237ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.700ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.158ns  (logic 3.211ns (39.361%)  route 4.947ns (60.639%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    8.172ns = ( 13.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.051    12.288    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.760    13.172    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.930    18.102    
    SLICE_X3Y60                                       0.000    18.102 r  c1/seladd1_2_reg[0]/D
    SLICE_X3Y60          LDCE (DToQ_ldce_D_Q)         0.483    18.585 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          0.799    19.384    data1/mux2add1/seladd1_2[0]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124    19.508 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296    19.804    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    19.928 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204    21.133    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124    21.257 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000    21.257    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.789 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.789    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.903 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    23.153    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    23.305 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    23.305    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    23.759 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.759    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.876 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.876    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.993 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.993    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.110 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.110    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.433 r  data1/r2/o_reg[22]_i_13/O[1]
                         net (fo=1, routed)           0.715    25.147    c1/o_reg[19]_2[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I3_O)        0.306    25.453 r  c1/o[17]_i_2__2/O
                         net (fo=4, routed)           0.683    26.136    data1/muxr6/o_reg[21][17]
    SLICE_X13Y75         LUT5 (Prop_lut5_I4_O)        0.124    26.260 r  data1/muxr6/o[17]_i_1/O
                         net (fo=1, routed)           0.000    26.260    data1/r6/D[17]
    SLICE_X13Y75         FDRE                                         r  data1/r6/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.504    14.321    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y75         FDRE                                         r  data1/r6/o_reg[17]/C
                         clock pessimism              0.243    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X13Y75         FDRE (Setup_fdre_C_D)        0.032    14.560    data1/r6/o_reg[17]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -26.260    
  -------------------------------------------------------------------
                         slack                                -11.700    

Slack (VIOLATED) :        -11.673ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.136ns  (logic 3.005ns (36.933%)  route 5.131ns (63.067%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    8.172ns = ( 13.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.051    12.288    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.760    13.172    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.930    18.102    
    SLICE_X3Y60                                       0.000    18.102 r  c1/seladd1_2_reg[0]/D
    SLICE_X3Y60          LDCE (DToQ_ldce_D_Q)         0.483    18.585 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          0.799    19.384    data1/mux2add1/seladd1_2[0]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124    19.508 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296    19.804    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    19.928 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204    21.133    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124    21.257 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000    21.257    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.789 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.789    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.903 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    23.153    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    23.305 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    23.305    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    23.759 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.759    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.876 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.876    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.993 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.993    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  data1/r2/o_reg[15]_i_21/O[2]
                         net (fo=1, routed)           0.808    25.040    c1/o_reg[15]_3[2]
    SLICE_X4Y70          LUT6 (Prop_lut6_I3_O)        0.301    25.341 r  c1/o[14]_i_2__2/O
                         net (fo=4, routed)           0.774    26.114    data1/muxr6/o_reg[21][14]
    SLICE_X11Y76         LUT6 (Prop_lut6_I5_O)        0.124    26.238 r  data1/muxr6/o[14]_i_1/O
                         net (fo=1, routed)           0.000    26.238    data1/r6/D[14]
    SLICE_X11Y76         FDRE                                         r  data1/r6/o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.509    14.326    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  data1/r6/o_reg[14]/C
                         clock pessimism              0.243    14.569    
                         clock uncertainty           -0.035    14.533    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.032    14.565    data1/r6/o_reg[14]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -26.238    
  -------------------------------------------------------------------
                         slack                                -11.673    

Slack (VIOLATED) :        -11.660ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.117ns  (logic 3.204ns (39.473%)  route 4.913ns (60.527%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    8.172ns = ( 13.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.051    12.288    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.760    13.172    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.930    18.102    
    SLICE_X3Y60                                       0.000    18.102 r  c1/seladd1_2_reg[0]/D
    SLICE_X3Y60          LDCE (DToQ_ldce_D_Q)         0.483    18.585 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          0.799    19.384    data1/mux2add1/seladd1_2[0]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124    19.508 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296    19.804    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    19.928 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204    21.133    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124    21.257 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000    21.257    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.789 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.789    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.903 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    23.153    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    23.305 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    23.305    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    23.759 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.759    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.876 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.876    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.993 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.993    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.110 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.110    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.425 r  data1/r2/o_reg[22]_i_13/O[3]
                         net (fo=1, routed)           0.628    25.053    c1/o_reg[19]_2[3]
    SLICE_X10Y73         LUT6 (Prop_lut6_I3_O)        0.307    25.360 r  c1/o[19]_i_4/O
                         net (fo=4, routed)           0.735    26.095    data1/muxr6/o_reg[21][19]
    SLICE_X15Y73         LUT5 (Prop_lut5_I4_O)        0.124    26.219 r  data1/muxr6/o[19]_i_1/O
                         net (fo=1, routed)           0.000    26.219    data1/r6/D[19]
    SLICE_X15Y73         FDRE                                         r  data1/r6/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.506    14.323    data1/r6/clk_IBUF_BUFG
    SLICE_X15Y73         FDRE                                         r  data1/r6/o_reg[19]/C
                         clock pessimism              0.243    14.566    
                         clock uncertainty           -0.035    14.530    
    SLICE_X15Y73         FDRE (Setup_fdre_C_D)        0.029    14.559    data1/r6/o_reg[19]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -26.219    
  -------------------------------------------------------------------
                         slack                                -11.660    

Slack (VIOLATED) :        -11.643ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.154ns  (logic 3.204ns (39.295%)  route 4.950ns (60.705%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    8.172ns = ( 13.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.051    12.288    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.760    13.172    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.930    18.102    
    SLICE_X3Y60                                       0.000    18.102 r  c1/seladd1_2_reg[0]/D
    SLICE_X3Y60          LDCE (DToQ_ldce_D_Q)         0.483    18.585 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          0.799    19.384    data1/mux2add1/seladd1_2[0]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124    19.508 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296    19.804    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    19.928 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204    21.133    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124    21.257 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000    21.257    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.789 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.789    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.903 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    23.153    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    23.305 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    23.305    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    23.759 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.759    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.876 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.876    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.993 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.993    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.110 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.110    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.425 r  data1/r2/o_reg[22]_i_13/O[3]
                         net (fo=1, routed)           0.628    25.053    c1/o_reg[19]_2[3]
    SLICE_X10Y73         LUT6 (Prop_lut6_I3_O)        0.307    25.360 r  c1/o[19]_i_4/O
                         net (fo=4, routed)           0.772    26.132    data1/muxr8/o_reg[21][19]
    SLICE_X8Y70          LUT5 (Prop_lut5_I1_O)        0.124    26.256 r  data1/muxr8/o[19]_i_1/O
                         net (fo=1, routed)           0.000    26.256    data1/r8/D[19]
    SLICE_X8Y70          FDRE                                         r  data1/r8/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.510    14.327    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  data1/r8/o_reg[19]/C
                         clock pessimism              0.243    14.570    
                         clock uncertainty           -0.035    14.534    
    SLICE_X8Y70          FDRE (Setup_fdre_C_D)        0.079    14.613    data1/r8/o_reg[19]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -26.256    
  -------------------------------------------------------------------
                         slack                                -11.643    

Slack (VIOLATED) :        -11.632ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.095ns  (logic 3.239ns (40.012%)  route 4.856ns (59.988%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -3.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    8.172ns = ( 13.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.051    12.288    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.760    13.172    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.930    18.102    
    SLICE_X3Y60                                       0.000    18.102 r  c1/seladd1_2_reg[0]/D
    SLICE_X3Y60          LDCE (DToQ_ldce_D_Q)         0.483    18.585 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          0.799    19.384    data1/mux2add1/seladd1_2[0]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124    19.508 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296    19.804    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    19.928 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204    21.133    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124    21.257 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000    21.257    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.789 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.789    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.903 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    23.153    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    23.305 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    23.305    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    23.759 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.759    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.876 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.876    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.993 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.993    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.110 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.110    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.227 r  data1/r2/o_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.227    data1/r2/o_reg[22]_i_13_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.466 r  data1/r2/o_reg[22]_i_5__0/O[2]
                         net (fo=2, routed)           0.672    25.138    c1/o_reg[22]_11[1]
    SLICE_X11Y70         LUT4 (Prop_lut4_I2_O)        0.301    25.439 r  c1/o[22]_i_4/O
                         net (fo=3, routed)           0.634    26.073    data1/muxr10/o_reg[22]
    SLICE_X13Y71         LUT5 (Prop_lut5_I4_O)        0.124    26.197 r  data1/muxr10/o[22]_i_2/O
                         net (fo=1, routed)           0.000    26.197    data1/r10/D[22]
    SLICE_X13Y71         FDRE                                         r  data1/r10/o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.509    14.326    data1/r10/clk_IBUF_BUFG
    SLICE_X13Y71         FDRE                                         r  data1/r10/o_reg[22]/C
                         clock pessimism              0.243    14.569    
                         clock uncertainty           -0.035    14.533    
    SLICE_X13Y71         FDRE (Setup_fdre_C_D)        0.032    14.565    data1/r10/o_reg[22]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -26.197    
  -------------------------------------------------------------------
                         slack                                -11.632    

Slack (VIOLATED) :        -11.577ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.041ns  (logic 2.970ns (36.937%)  route 5.071ns (63.063%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    8.172ns = ( 13.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.051    12.288    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.760    13.172    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.930    18.102    
    SLICE_X3Y60                                       0.000    18.102 r  c1/seladd1_2_reg[0]/D
    SLICE_X3Y60          LDCE (DToQ_ldce_D_Q)         0.483    18.585 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          0.799    19.384    data1/mux2add1/seladd1_2[0]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124    19.508 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296    19.804    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    19.928 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204    21.133    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124    21.257 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000    21.257    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.789 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.789    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.903 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    23.153    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    23.305 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    23.305    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    23.759 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.759    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.876 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.876    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.191 r  data1/r2/o_reg[11]_i_21/O[3]
                         net (fo=1, routed)           0.655    24.846    c1/o_reg[11]_8[3]
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.307    25.153 r  c1/o[11]_i_4/O
                         net (fo=4, routed)           0.866    26.019    data1/muxr6/o_reg[21][11]
    SLICE_X15Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.143 r  data1/muxr6/o[11]_i_1/O
                         net (fo=1, routed)           0.000    26.143    data1/r6/D[11]
    SLICE_X15Y67         FDRE                                         r  data1/r6/o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.513    14.330    data1/r6/clk_IBUF_BUFG
    SLICE_X15Y67         FDRE                                         r  data1/r6/o_reg[11]/C
                         clock pessimism              0.243    14.573    
                         clock uncertainty           -0.035    14.537    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)        0.029    14.566    data1/r6/o_reg[11]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -26.143    
  -------------------------------------------------------------------
                         slack                                -11.577    

Slack (VIOLATED) :        -11.571ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.083ns  (logic 3.005ns (37.175%)  route 5.078ns (62.825%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    8.172ns = ( 13.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.051    12.288    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.760    13.172    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.930    18.102    
    SLICE_X3Y60                                       0.000    18.102 r  c1/seladd1_2_reg[0]/D
    SLICE_X3Y60          LDCE (DToQ_ldce_D_Q)         0.483    18.585 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          0.799    19.384    data1/mux2add1/seladd1_2[0]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124    19.508 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296    19.804    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    19.928 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204    21.133    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124    21.257 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000    21.257    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.789 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.789    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.903 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    23.153    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    23.305 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    23.305    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    23.759 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.759    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.876 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.876    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.993 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.993    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  data1/r2/o_reg[15]_i_21/O[2]
                         net (fo=1, routed)           0.808    25.040    c1/o_reg[15]_3[2]
    SLICE_X4Y70          LUT6 (Prop_lut6_I3_O)        0.301    25.341 r  c1/o[14]_i_2__2/O
                         net (fo=4, routed)           0.721    26.061    data1/muxr10/o_reg[21]_0[14]
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124    26.185 r  data1/muxr10/o[14]_i_1/O
                         net (fo=1, routed)           0.000    26.185    data1/r10/D[14]
    SLICE_X10Y69         FDRE                                         r  data1/r10/o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.513    14.330    data1/r10/clk_IBUF_BUFG
    SLICE_X10Y69         FDRE                                         r  data1/r10/o_reg[14]/C
                         clock pessimism              0.243    14.573    
                         clock uncertainty           -0.035    14.537    
    SLICE_X10Y69         FDRE (Setup_fdre_C_D)        0.077    14.614    data1/r10/o_reg[14]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -26.185    
  -------------------------------------------------------------------
                         slack                                -11.571    

Slack (VIOLATED) :        -11.564ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.028ns  (logic 2.977ns (37.081%)  route 5.051ns (62.919%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    8.172ns = ( 13.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.051    12.288    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.760    13.172    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.930    18.102    
    SLICE_X3Y60                                       0.000    18.102 r  c1/seladd1_2_reg[0]/D
    SLICE_X3Y60          LDCE (DToQ_ldce_D_Q)         0.483    18.585 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          0.799    19.384    data1/mux2add1/seladd1_2[0]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124    19.508 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296    19.804    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    19.928 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204    21.133    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124    21.257 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000    21.257    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.789 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.789    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.903 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    23.153    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    23.305 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    23.305    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    23.759 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.759    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.876 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.876    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.199 r  data1/r2/o_reg[11]_i_21/O[1]
                         net (fo=1, routed)           0.693    24.892    c1/o_reg[11]_8[1]
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.306    25.198 r  c1/o[9]_i_2__2/O
                         net (fo=4, routed)           0.808    26.006    data1/muxr6/o_reg[21][9]
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.124    26.130 r  data1/muxr6/o[9]_i_1/O
                         net (fo=1, routed)           0.000    26.130    data1/r6/D[9]
    SLICE_X9Y68          FDRE                                         r  data1/r6/o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.511    14.328    data1/r6/clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  data1/r6/o_reg[9]/C
                         clock pessimism              0.243    14.571    
                         clock uncertainty           -0.035    14.535    
    SLICE_X9Y68          FDRE (Setup_fdre_C_D)        0.031    14.566    data1/r6/o_reg[9]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -26.130    
  -------------------------------------------------------------------
                         slack                                -11.564    

Slack (VIOLATED) :        -11.542ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.004ns  (logic 3.122ns (39.007%)  route 4.882ns (60.993%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    8.172ns = ( 13.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.051    12.288    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.760    13.172    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.930    18.102    
    SLICE_X3Y60                                       0.000    18.102 r  c1/seladd1_2_reg[0]/D
    SLICE_X3Y60          LDCE (DToQ_ldce_D_Q)         0.483    18.585 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          0.799    19.384    data1/mux2add1/seladd1_2[0]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124    19.508 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296    19.804    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    19.928 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204    21.133    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124    21.257 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000    21.257    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.789 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.789    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.903 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    23.153    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    23.305 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    23.305    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    23.759 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.759    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.876 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.876    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.993 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.993    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.110 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.110    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.349 r  data1/r2/o_reg[22]_i_13/O[2]
                         net (fo=1, routed)           0.573    24.922    c1/o_reg[19]_2[2]
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.301    25.223 r  c1/o[18]_i_2__2/O
                         net (fo=4, routed)           0.759    25.982    data1/muxr10/o_reg[21]_0[18]
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.124    26.106 r  data1/muxr10/o[18]_i_1/O
                         net (fo=1, routed)           0.000    26.106    data1/r10/D[18]
    SLICE_X13Y71         FDRE                                         r  data1/r10/o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.509    14.326    data1/r10/clk_IBUF_BUFG
    SLICE_X13Y71         FDRE                                         r  data1/r10/o_reg[18]/C
                         clock pessimism              0.243    14.569    
                         clock uncertainty           -0.035    14.533    
    SLICE_X13Y71         FDRE (Setup_fdre_C_D)        0.031    14.564    data1/r10/o_reg[18]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -26.106    
  -------------------------------------------------------------------
                         slack                                -11.542    

Slack (VIOLATED) :        -11.541ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r1/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.134ns  (logic 2.979ns (36.622%)  route 5.155ns (63.378%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 14.411 - 10.000 ) 
    Source Clock Delay      (SCD):    8.172ns = ( 13.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.051    12.288    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.760    13.172    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.930    18.102    
    SLICE_X3Y60                                       0.000    18.102 r  c1/seladd1_2_reg[0]/D
    SLICE_X3Y60          LDCE (DToQ_ldce_D_Q)         0.483    18.585 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          0.799    19.384    data1/mux2add1/seladd1_2[0]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124    19.508 r  data1/mux2add1/o[9]_i_13/O
                         net (fo=1, routed)           0.296    19.804    data1/mux2add1/o[9]_i_13_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    19.928 r  data1/mux2add1/o[9]_i_6/O
                         net (fo=7, routed)           1.204    21.133    data1/r2/o_reg[9]_1
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124    21.257 r  data1/r2/o[22]_i_55__0/O
                         net (fo=1, routed)           0.000    21.257    data1/r2/o[22]_i_55__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.789 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.789    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.903 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.250    23.153    data1/r2/add1/o1
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.152    23.305 r  data1/r2/o[3]_i_29/O
                         net (fo=1, routed)           0.000    23.305    data1/r2/add1/p_1_in[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    23.759 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.759    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.876 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.876    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.993 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.993    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.212 r  data1/r2/o_reg[15]_i_21/O[0]
                         net (fo=1, routed)           0.664    24.876    c1/o_reg[15]_3[0]
    SLICE_X14Y70         LUT6 (Prop_lut6_I3_O)        0.295    25.171 r  c1/o[12]_i_2__2/O
                         net (fo=4, routed)           0.942    26.113    data1/muxr1/o_reg[21][12]
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.124    26.237 r  data1/muxr1/o[12]_i_1/O
                         net (fo=1, routed)           0.000    26.237    data1/r1/D[12]
    SLICE_X2Y67          FDRE                                         r  data1/r1/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.594    14.411    data1/r1/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  data1/r1/o_reg[12]/C
                         clock pessimism              0.243    14.654    
                         clock uncertainty           -0.035    14.618    
    SLICE_X2Y67          FDRE (Setup_fdre_C_D)        0.077    14.695    data1/r1/o_reg[12]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -26.237    
  -------------------------------------------------------------------
                         slack                                -11.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.045ns (10.062%)  route 0.402ns (89.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.402     1.987    c1/cycle[1]
    SLICE_X4Y93          LUT4 (Prop_lut4_I1_O)        0.045     2.032 r  c1/FSM_sequential_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     2.032    c1/FSM_sequential_cycle[2]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.045ns (10.036%)  route 0.403ns (89.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.403     1.988    c1/cycle[1]
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.045     2.033 r  c1/FSM_sequential_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     2.033    c1/FSM_sequential_cycle[3]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.045ns (8.410%)  route 0.490ns (91.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.490     2.074    c1/cycle[1]
    SLICE_X4Y93          LUT5 (Prop_lut5_I2_O)        0.045     2.119 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.119    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.091     1.805    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.045ns (7.357%)  route 0.567ns (92.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.567     2.151    c1/cycle[1]
    SLICE_X4Y93          LUT3 (Prop_lut3_I1_O)        0.045     2.196 r  c1/FSM_sequential_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     2.196    c1/FSM_sequential_cycle[1]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.090ns (12.992%)  route 0.603ns (87.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.341     1.925    c1/cycle[1]
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.045     1.970 r  c1/FSM_sequential_cycle[4]_i_4/O
                         net (fo=1, routed)           0.135     2.105    c1/FSM_sequential_cycle[4]_i_4_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.045     2.150 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.127     2.277    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y94          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y94          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.090ns (12.054%)  route 0.657ns (87.946%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.341     1.925    c1/cycle[1]
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.045     1.970 r  c1/FSM_sequential_cycle[4]_i_4/O
                         net (fo=1, routed)           0.135     2.105    c1/FSM_sequential_cycle[4]_i_4_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.045     2.150 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.331    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.090ns (12.054%)  route 0.657ns (87.946%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.341     1.925    c1/cycle[1]
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.045     1.970 r  c1/FSM_sequential_cycle[4]_i_4/O
                         net (fo=1, routed)           0.135     2.105    c1/FSM_sequential_cycle[4]_i_4_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.045     2.150 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.331    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.090ns (12.054%)  route 0.657ns (87.946%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.341     1.925    c1/cycle[1]
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.045     1.970 r  c1/FSM_sequential_cycle[4]_i_4/O
                         net (fo=1, routed)           0.135     2.105    c1/FSM_sequential_cycle[4]_i_4_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.045     2.150 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.331    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.090ns (12.054%)  route 0.657ns (87.946%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.341     1.925    c1/cycle[1]
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.045     1.970 r  c1/FSM_sequential_cycle[4]_i_4/O
                         net (fo=1, routed)           0.135     2.105    c1/FSM_sequential_cycle[4]_i_4_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.045     2.150 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.331    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.158ns (32.643%)  route 0.326ns (67.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.326     1.910    c1/cycle[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.045     1.955 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.156    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.314 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.326     2.640    data1/r11/E[0]
    SLICE_X2Y100         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y100         FDRE (Hold_fdre_C_CE)       -0.016     1.700    data1/r11/o_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.940    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  clk

Setup :          645  Failing Endpoints,  Worst Slack      -11.207ns,  Total Violation    -2271.025ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.207ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.344ns  (logic 3.441ns (41.239%)  route 4.903ns (58.761%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    8.112ns = ( 13.112 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.993    12.231    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.124    12.355 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.757    13.112    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y56         LDCE                                         r  c1/seladd2_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.319    17.431    
    SLICE_X10Y56                                      0.000    17.431 f  c1/seladd2_1_reg[1]/D
    SLICE_X10Y56         LDCE (DToQ_ldce_D_Q)         0.482    17.913 f  c1/seladd2_1_reg[1]/Q
                         net (fo=34, routed)          0.729    18.642    data1/r1/seladd2_1[1]
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124    18.766 r  data1/r1/o[15]_i_15/O
                         net (fo=6, routed)           0.694    19.460    data1/r1/o_reg[15]_2
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.584 f  data1/r1/o[22]_i_71/O
                         net (fo=1, routed)           0.704    20.288    data1/r1/o[22]_i_71_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.124    20.412 r  data1/r1/o[22]_i_56/O
                         net (fo=1, routed)           0.000    20.412    data1/r1/o[22]_i_56_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.810 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.810    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.924 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.148    22.072    data1/r9/CO[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.152    22.224 r  data1/r9/o[3]_i_6__2/O
                         net (fo=1, routed)           0.000    22.224    data1/r9/add2/p_1_in[1]
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    22.694 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.694    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.808    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    22.922    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.036    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.150 r  data1/r9/o_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.150    data1/r9/o_reg[22]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.484 r  data1/r9/o_reg[22]_i_3/O[1]
                         net (fo=1, routed)           0.800    24.284    c1/o_reg[22]_14[1]
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    24.615 r  c1/o[21]_i_2__0/O
                         net (fo=3, routed)           0.828    25.443    data1/muxr6/add2resul[21]
    SLICE_X11Y70         LUT5 (Prop_lut5_I1_O)        0.332    25.775 r  data1/muxr6/o[21]_i_1/O
                         net (fo=1, routed)           0.000    25.775    data1/r6/D[21]
    SLICE_X11Y70         FDRE                                         r  data1/r6/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.513    14.330    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y70         FDRE                                         r  data1/r6/o_reg[21]/C
                         clock pessimism              0.243    14.573    
                         clock uncertainty           -0.035    14.537    
    SLICE_X11Y70         FDRE (Setup_fdre_C_D)        0.031    14.568    data1/r6/o_reg[21]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -25.775    
  -------------------------------------------------------------------
                         slack                                -11.207    

Slack (VIOLATED) :        -11.137ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.318ns  (logic 3.441ns (41.369%)  route 4.877ns (58.631%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    8.112ns = ( 13.112 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.993    12.231    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.124    12.355 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.757    13.112    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y56         LDCE                                         r  c1/seladd2_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.319    17.431    
    SLICE_X10Y56                                      0.000    17.431 f  c1/seladd2_1_reg[1]/D
    SLICE_X10Y56         LDCE (DToQ_ldce_D_Q)         0.482    17.913 f  c1/seladd2_1_reg[1]/Q
                         net (fo=34, routed)          0.729    18.642    data1/r1/seladd2_1[1]
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124    18.766 r  data1/r1/o[15]_i_15/O
                         net (fo=6, routed)           0.694    19.460    data1/r1/o_reg[15]_2
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.584 f  data1/r1/o[22]_i_71/O
                         net (fo=1, routed)           0.704    20.288    data1/r1/o[22]_i_71_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.124    20.412 r  data1/r1/o[22]_i_56/O
                         net (fo=1, routed)           0.000    20.412    data1/r1/o[22]_i_56_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.810 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.810    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.924 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.148    22.072    data1/r9/CO[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.152    22.224 r  data1/r9/o[3]_i_6__2/O
                         net (fo=1, routed)           0.000    22.224    data1/r9/add2/p_1_in[1]
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    22.694 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.694    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.808    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    22.922    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.036    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.150 r  data1/r9/o_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.150    data1/r9/o_reg[22]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.484 r  data1/r9/o_reg[22]_i_3/O[1]
                         net (fo=1, routed)           0.800    24.284    c1/o_reg[22]_14[1]
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    24.615 r  c1/o[21]_i_2__0/O
                         net (fo=3, routed)           0.802    25.417    data1/muxr8/add2resul[21]
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.332    25.749 r  data1/muxr8/o[21]_i_1/O
                         net (fo=1, routed)           0.000    25.749    data1/r8/D[21]
    SLICE_X8Y71          FDRE                                         r  data1/r8/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.509    14.326    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  data1/r8/o_reg[21]/C
                         clock pessimism              0.243    14.569    
                         clock uncertainty           -0.035    14.533    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.079    14.612    data1/r8/o_reg[21]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -25.749    
  -------------------------------------------------------------------
                         slack                                -11.137    

Slack (VIOLATED) :        -10.979ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r2/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.163ns  (logic 3.441ns (42.155%)  route 4.722ns (57.845%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    8.112ns = ( 13.112 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.993    12.231    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.124    12.355 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.757    13.112    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y56         LDCE                                         r  c1/seladd2_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.319    17.431    
    SLICE_X10Y56                                      0.000    17.431 f  c1/seladd2_1_reg[1]/D
    SLICE_X10Y56         LDCE (DToQ_ldce_D_Q)         0.482    17.913 f  c1/seladd2_1_reg[1]/Q
                         net (fo=34, routed)          0.729    18.642    data1/r1/seladd2_1[1]
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124    18.766 r  data1/r1/o[15]_i_15/O
                         net (fo=6, routed)           0.694    19.460    data1/r1/o_reg[15]_2
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.584 f  data1/r1/o[22]_i_71/O
                         net (fo=1, routed)           0.704    20.288    data1/r1/o[22]_i_71_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.124    20.412 r  data1/r1/o[22]_i_56/O
                         net (fo=1, routed)           0.000    20.412    data1/r1/o[22]_i_56_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.810 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.810    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.924 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.148    22.072    data1/r9/CO[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.152    22.224 r  data1/r9/o[3]_i_6__2/O
                         net (fo=1, routed)           0.000    22.224    data1/r9/add2/p_1_in[1]
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    22.694 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.694    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.808    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    22.922    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.036    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.150 r  data1/r9/o_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.150    data1/r9/o_reg[22]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.484 r  data1/r9/o_reg[22]_i_3/O[1]
                         net (fo=1, routed)           0.800    24.284    c1/o_reg[22]_14[1]
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    24.615 r  c1/o[21]_i_2__0/O
                         net (fo=3, routed)           0.647    25.262    data1/muxr2/add2resul[21]
    SLICE_X10Y73         LUT5 (Prop_lut5_I1_O)        0.332    25.594 r  data1/muxr2/o[21]_i_1/O
                         net (fo=1, routed)           0.000    25.594    data1/r2/D[21]
    SLICE_X10Y73         FDRE                                         r  data1/r2/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.509    14.326    data1/r2/clk_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  data1/r2/o_reg[21]/C
                         clock pessimism              0.243    14.569    
                         clock uncertainty           -0.035    14.533    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)        0.081    14.614    data1/r2/o_reg[21]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -25.594    
  -------------------------------------------------------------------
                         slack                                -10.979    

Slack (VIOLATED) :        -10.928ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.057ns  (logic 3.306ns (41.035%)  route 4.751ns (58.965%))
  Logic Levels:           13  (CARRY4=7 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    8.112ns = ( 13.112 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.993    12.231    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.124    12.355 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.757    13.112    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y56         LDCE                                         r  c1/seladd2_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.319    17.431    
    SLICE_X10Y56                                      0.000    17.431 f  c1/seladd2_1_reg[1]/D
    SLICE_X10Y56         LDCE (DToQ_ldce_D_Q)         0.482    17.913 f  c1/seladd2_1_reg[1]/Q
                         net (fo=34, routed)          0.729    18.642    data1/r1/seladd2_1[1]
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124    18.766 r  data1/r1/o[15]_i_15/O
                         net (fo=6, routed)           0.694    19.460    data1/r1/o_reg[15]_2
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.584 f  data1/r1/o[22]_i_71/O
                         net (fo=1, routed)           0.704    20.288    data1/r1/o[22]_i_71_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.124    20.412 r  data1/r1/o[22]_i_56/O
                         net (fo=1, routed)           0.000    20.412    data1/r1/o[22]_i_56_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.810 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.810    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.924 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.148    22.072    data1/r9/CO[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.152    22.224 r  data1/r9/o[3]_i_6__2/O
                         net (fo=1, routed)           0.000    22.224    data1/r9/add2/p_1_in[1]
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    22.694 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.694    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.808    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    22.922    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.036    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.349 r  data1/r9/o_reg[22]_i_5/O[3]
                         net (fo=1, routed)           0.835    24.184    c1/o_reg[19]_6[3]
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.331    24.515 r  c1/o[19]_i_2__0/O
                         net (fo=3, routed)           0.640    25.155    data1/muxr6/add2resul[19]
    SLICE_X15Y73         LUT5 (Prop_lut5_I1_O)        0.332    25.487 r  data1/muxr6/o[19]_i_1/O
                         net (fo=1, routed)           0.000    25.487    data1/r6/D[19]
    SLICE_X15Y73         FDRE                                         r  data1/r6/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.506    14.323    data1/r6/clk_IBUF_BUFG
    SLICE_X15Y73         FDRE                                         r  data1/r6/o_reg[19]/C
                         clock pessimism              0.243    14.566    
                         clock uncertainty           -0.035    14.530    
    SLICE_X15Y73         FDRE (Setup_fdre_C_D)        0.029    14.559    data1/r6/o_reg[19]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -25.487    
  -------------------------------------------------------------------
                         slack                                -10.928    

Slack (VIOLATED) :        -10.791ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.925ns  (logic 3.187ns (40.216%)  route 4.738ns (59.784%))
  Logic Levels:           12  (CARRY4=6 LUT3=3 LUT6=3)
  Clock Path Skew:        -3.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    8.112ns = ( 13.112 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.993    12.231    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.124    12.355 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.757    13.112    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y56         LDCE                                         r  c1/seladd2_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.319    17.431    
    SLICE_X10Y56                                      0.000    17.431 f  c1/seladd2_1_reg[1]/D
    SLICE_X10Y56         LDCE (DToQ_ldce_D_Q)         0.482    17.913 f  c1/seladd2_1_reg[1]/Q
                         net (fo=34, routed)          0.729    18.642    data1/r1/seladd2_1[1]
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124    18.766 r  data1/r1/o[15]_i_15/O
                         net (fo=6, routed)           0.694    19.460    data1/r1/o_reg[15]_2
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.584 f  data1/r1/o[22]_i_71/O
                         net (fo=1, routed)           0.704    20.288    data1/r1/o[22]_i_71_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.124    20.412 r  data1/r1/o[22]_i_56/O
                         net (fo=1, routed)           0.000    20.412    data1/r1/o[22]_i_56_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.810 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.810    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.924 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.148    22.072    data1/r9/CO[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.152    22.224 r  data1/r9/o[3]_i_6__2/O
                         net (fo=1, routed)           0.000    22.224    data1/r9/add2/p_1_in[1]
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    22.694 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.694    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.808    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    22.922    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.235 r  data1/r9/o_reg[15]_i_3__1/O[3]
                         net (fo=1, routed)           0.833    24.068    c1/o_reg[15]_5[3]
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.332    24.400 r  c1/o[15]_i_2__1/O
                         net (fo=3, routed)           0.630    25.029    data1/muxr6/add2resul[15]
    SLICE_X11Y73         LUT6 (Prop_lut6_I2_O)        0.326    25.355 r  data1/muxr6/o[15]_i_1/O
                         net (fo=1, routed)           0.000    25.355    data1/r6/D[15]
    SLICE_X11Y73         FDRE                                         r  data1/r6/o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.509    14.326    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  data1/r6/o_reg[15]/C
                         clock pessimism              0.243    14.569    
                         clock uncertainty           -0.035    14.533    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)        0.031    14.564    data1/r6/o_reg[15]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -25.355    
  -------------------------------------------------------------------
                         slack                                -10.791    

Slack (VIOLATED) :        -10.752ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.886ns  (logic 2.881ns (36.533%)  route 5.005ns (63.467%))
  Logic Levels:           12  (CARRY4=6 LUT3=3 LUT6=3)
  Clock Path Skew:        -3.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    8.112ns = ( 13.112 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.993    12.231    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.124    12.355 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.757    13.112    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y56         LDCE                                         r  c1/seladd2_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.319    17.431    
    SLICE_X10Y56                                      0.000    17.431 f  c1/seladd2_1_reg[1]/D
    SLICE_X10Y56         LDCE (DToQ_ldce_D_Q)         0.482    17.913 f  c1/seladd2_1_reg[1]/Q
                         net (fo=34, routed)          0.729    18.642    data1/r1/seladd2_1[1]
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124    18.766 r  data1/r1/o[15]_i_15/O
                         net (fo=6, routed)           0.694    19.460    data1/r1/o_reg[15]_2
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.584 f  data1/r1/o[22]_i_71/O
                         net (fo=1, routed)           0.704    20.288    data1/r1/o[22]_i_71_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.124    20.412 r  data1/r1/o[22]_i_56/O
                         net (fo=1, routed)           0.000    20.412    data1/r1/o[22]_i_56_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.810 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.810    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.924 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.148    22.072    data1/r9/CO[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.152    22.224 r  data1/r9/o[3]_i_6__2/O
                         net (fo=1, routed)           0.000    22.224    data1/r9/add2/p_1_in[1]
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    22.694 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.694    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.808    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    22.922    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.161 r  data1/r9/o_reg[15]_i_3__1/O[2]
                         net (fo=1, routed)           0.879    24.040    c1/o_reg[15]_5[2]
    SLICE_X15Y73         LUT3 (Prop_lut3_I0_O)        0.302    24.342 r  c1/o[14]_i_2__1/O
                         net (fo=3, routed)           0.851    25.193    data1/muxr6/add2resul[14]
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.124    25.317 r  data1/muxr6/o[14]_i_1/O
                         net (fo=1, routed)           0.000    25.317    data1/r6/D[14]
    SLICE_X11Y76         FDRE                                         r  data1/r6/o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.509    14.326    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  data1/r6/o_reg[14]/C
                         clock pessimism              0.243    14.569    
                         clock uncertainty           -0.035    14.533    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.032    14.565    data1/r6/o_reg[14]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -25.317    
  -------------------------------------------------------------------
                         slack                                -10.752    

Slack (VIOLATED) :        -10.744ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.925ns  (logic 3.089ns (38.977%)  route 4.836ns (61.023%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    8.112ns = ( 13.112 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.993    12.231    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.124    12.355 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.757    13.112    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y56         LDCE                                         r  c1/seladd2_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.319    17.431    
    SLICE_X10Y56                                      0.000    17.431 f  c1/seladd2_1_reg[1]/D
    SLICE_X10Y56         LDCE (DToQ_ldce_D_Q)         0.482    17.913 f  c1/seladd2_1_reg[1]/Q
                         net (fo=34, routed)          0.729    18.642    data1/r1/seladd2_1[1]
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124    18.766 r  data1/r1/o[15]_i_15/O
                         net (fo=6, routed)           0.694    19.460    data1/r1/o_reg[15]_2
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.584 f  data1/r1/o[22]_i_71/O
                         net (fo=1, routed)           0.704    20.288    data1/r1/o[22]_i_71_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.124    20.412 r  data1/r1/o[22]_i_56/O
                         net (fo=1, routed)           0.000    20.412    data1/r1/o[22]_i_56_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.810 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.810    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.924 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.148    22.072    data1/r9/CO[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.152    22.224 r  data1/r9/o[3]_i_6__2/O
                         net (fo=1, routed)           0.000    22.224    data1/r9/add2/p_1_in[1]
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    22.694 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.694    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.808    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    22.922    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.036    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.150 r  data1/r9/o_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.150    data1/r9/o_reg[22]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.372 r  data1/r9/o_reg[22]_i_3/O[0]
                         net (fo=1, routed)           1.020    24.392    c1/o_reg[22]_14[0]
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.299    24.691 r  c1/o[20]_i_2__0/O
                         net (fo=3, routed)           0.541    25.232    data1/muxr8/add2resul[20]
    SLICE_X8Y72          LUT5 (Prop_lut5_I0_O)        0.124    25.356 r  data1/muxr8/o[20]_i_1/O
                         net (fo=1, routed)           0.000    25.356    data1/r8/D[20]
    SLICE_X8Y72          FDRE                                         r  data1/r8/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.507    14.324    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  data1/r8/o_reg[20]/C
                         clock pessimism              0.243    14.567    
                         clock uncertainty           -0.035    14.531    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.081    14.612    data1/r8/o_reg[20]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -25.356    
  -------------------------------------------------------------------
                         slack                                -10.744    

Slack (VIOLATED) :        -10.729ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r2/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.909ns  (logic 3.306ns (41.802%)  route 4.603ns (58.198%))
  Logic Levels:           13  (CARRY4=7 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    8.112ns = ( 13.112 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.993    12.231    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.124    12.355 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.757    13.112    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y56         LDCE                                         r  c1/seladd2_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.319    17.431    
    SLICE_X10Y56                                      0.000    17.431 f  c1/seladd2_1_reg[1]/D
    SLICE_X10Y56         LDCE (DToQ_ldce_D_Q)         0.482    17.913 f  c1/seladd2_1_reg[1]/Q
                         net (fo=34, routed)          0.729    18.642    data1/r1/seladd2_1[1]
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124    18.766 r  data1/r1/o[15]_i_15/O
                         net (fo=6, routed)           0.694    19.460    data1/r1/o_reg[15]_2
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.584 f  data1/r1/o[22]_i_71/O
                         net (fo=1, routed)           0.704    20.288    data1/r1/o[22]_i_71_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.124    20.412 r  data1/r1/o[22]_i_56/O
                         net (fo=1, routed)           0.000    20.412    data1/r1/o[22]_i_56_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.810 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.810    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.924 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.148    22.072    data1/r9/CO[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.152    22.224 r  data1/r9/o[3]_i_6__2/O
                         net (fo=1, routed)           0.000    22.224    data1/r9/add2/p_1_in[1]
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    22.694 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.694    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.808    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    22.922    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.036    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.349 r  data1/r9/o_reg[22]_i_5/O[3]
                         net (fo=1, routed)           0.835    24.184    c1/o_reg[19]_6[3]
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.331    24.515 r  c1/o[19]_i_2__0/O
                         net (fo=3, routed)           0.493    25.007    data1/muxr2/add2resul[19]
    SLICE_X10Y74         LUT5 (Prop_lut5_I1_O)        0.332    25.339 r  data1/muxr2/o[19]_i_1/O
                         net (fo=1, routed)           0.000    25.339    data1/r2/D[19]
    SLICE_X10Y74         FDRE                                         r  data1/r2/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.507    14.324    data1/r2/clk_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  data1/r2/o_reg[19]/C
                         clock pessimism              0.243    14.567    
                         clock uncertainty           -0.035    14.531    
    SLICE_X10Y74         FDRE (Setup_fdre_C_D)        0.079    14.610    data1/r2/o_reg[19]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -25.339    
  -------------------------------------------------------------------
                         slack                                -10.729    

Slack (VIOLATED) :        -10.724ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.905ns  (logic 3.091ns (39.103%)  route 4.814ns (60.897%))
  Logic Levels:           13  (CARRY4=7 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    8.112ns = ( 13.112 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.993    12.231    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.124    12.355 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.757    13.112    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y56         LDCE                                         r  c1/seladd2_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.319    17.431    
    SLICE_X10Y56                                      0.000    17.431 f  c1/seladd2_1_reg[1]/D
    SLICE_X10Y56         LDCE (DToQ_ldce_D_Q)         0.482    17.913 f  c1/seladd2_1_reg[1]/Q
                         net (fo=34, routed)          0.729    18.642    data1/r1/seladd2_1[1]
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124    18.766 r  data1/r1/o[15]_i_15/O
                         net (fo=6, routed)           0.694    19.460    data1/r1/o_reg[15]_2
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.584 f  data1/r1/o[22]_i_71/O
                         net (fo=1, routed)           0.704    20.288    data1/r1/o[22]_i_71_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.124    20.412 r  data1/r1/o[22]_i_56/O
                         net (fo=1, routed)           0.000    20.412    data1/r1/o[22]_i_56_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.810 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.810    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.924 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.148    22.072    data1/r9/CO[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.152    22.224 r  data1/r9/o[3]_i_6__2/O
                         net (fo=1, routed)           0.000    22.224    data1/r9/add2/p_1_in[1]
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    22.694 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.694    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.808    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    22.922    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.036    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.370 r  data1/r9/o_reg[22]_i_5/O[1]
                         net (fo=1, routed)           0.775    24.145    c1/o_reg[19]_6[1]
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.303    24.448 r  c1/o[17]_i_2__1/O
                         net (fo=3, routed)           0.764    25.212    data1/muxr8/add2resul[17]
    SLICE_X8Y73          LUT5 (Prop_lut5_I0_O)        0.124    25.336 r  data1/muxr8/o[17]_i_1/O
                         net (fo=1, routed)           0.000    25.336    data1/r8/D[17]
    SLICE_X8Y73          FDRE                                         r  data1/r8/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.506    14.323    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  data1/r8/o_reg[17]/C
                         clock pessimism              0.243    14.566    
                         clock uncertainty           -0.035    14.530    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.081    14.611    data1/r8/o_reg[17]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -25.336    
  -------------------------------------------------------------------
                         slack                                -10.724    

Slack (VIOLATED) :        -10.714ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.852ns  (logic 3.089ns (39.340%)  route 4.763ns (60.660%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    8.112ns = ( 13.112 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.993    12.231    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.124    12.355 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.757    13.112    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y56         LDCE                                         r  c1/seladd2_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.319    17.431    
    SLICE_X10Y56                                      0.000    17.431 f  c1/seladd2_1_reg[1]/D
    SLICE_X10Y56         LDCE (DToQ_ldce_D_Q)         0.482    17.913 f  c1/seladd2_1_reg[1]/Q
                         net (fo=34, routed)          0.729    18.642    data1/r1/seladd2_1[1]
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124    18.766 r  data1/r1/o[15]_i_15/O
                         net (fo=6, routed)           0.694    19.460    data1/r1/o_reg[15]_2
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.584 f  data1/r1/o[22]_i_71/O
                         net (fo=1, routed)           0.704    20.288    data1/r1/o[22]_i_71_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.124    20.412 r  data1/r1/o[22]_i_56/O
                         net (fo=1, routed)           0.000    20.412    data1/r1/o[22]_i_56_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.810 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.810    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.924 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.148    22.072    data1/r9/CO[0]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.152    22.224 r  data1/r9/o[3]_i_6__2/O
                         net (fo=1, routed)           0.000    22.224    data1/r9/add2/p_1_in[1]
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    22.694 r  data1/r9/o_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.694    data1/r9/o_reg[3]_i_2__0_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.808    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    22.922    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.036    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.150 r  data1/r9/o_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.150    data1/r9/o_reg[22]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.372 r  data1/r9/o_reg[22]_i_3/O[0]
                         net (fo=1, routed)           1.020    24.392    c1/o_reg[22]_14[0]
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.299    24.691 r  c1/o[20]_i_2__0/O
                         net (fo=3, routed)           0.468    25.159    data1/muxr6/add2resul[20]
    SLICE_X11Y70         LUT5 (Prop_lut5_I1_O)        0.124    25.283 r  data1/muxr6/o[20]_i_1/O
                         net (fo=1, routed)           0.000    25.283    data1/r6/D[20]
    SLICE_X11Y70         FDRE                                         r  data1/r6/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.513    14.330    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y70         FDRE                                         r  data1/r6/o_reg[20]/C
                         clock pessimism              0.243    14.573    
                         clock uncertainty           -0.035    14.537    
    SLICE_X11Y70         FDRE (Setup_fdre_C_D)        0.032    14.569    data1/r6/o_reg[20]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -25.283    
  -------------------------------------------------------------------
                         slack                                -10.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.045ns (5.837%)  route 0.726ns (94.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.726     2.310    c1/cycle[2]
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.045     2.355 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.355    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.091     1.805    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.045ns (6.975%)  route 0.600ns (93.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.473     2.057    c1/cycle[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.045     2.102 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.127     2.230    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y94          FDCE                                         f  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y94          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.045ns (6.437%)  route 0.654ns (93.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.473     2.057    c1/cycle[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.045     2.102 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.283    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         f  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.045ns (6.437%)  route 0.654ns (93.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.473     2.057    c1/cycle[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.045     2.102 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.283    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         f  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.045ns (6.437%)  route 0.654ns (93.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.473     2.057    c1/cycle[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.045     2.102 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.283    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         f  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.045ns (6.437%)  route 0.654ns (93.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.473     2.057    c1/cycle[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.045     2.102 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.283    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         f  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.045ns (5.297%)  route 0.805ns (94.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.805     2.389    c1/cycle[2]
    SLICE_X4Y93          LUT5 (Prop_lut5_I2_O)        0.045     2.434 r  c1/FSM_sequential_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     2.434    c1/FSM_sequential_cycle[3]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.045ns (5.257%)  route 0.811ns (94.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.811     2.395    c1/cycle[2]
    SLICE_X4Y93          LUT4 (Prop_lut4_I2_O)        0.045     2.440 r  c1/FSM_sequential_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     2.440    c1/FSM_sequential_cycle[2]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.158ns (32.643%)  route 0.326ns (67.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.208     1.792    c1/cycle[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.045     1.837 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.038    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.196 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.326     2.522    data1/r11/E[0]
    SLICE_X2Y100         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y100         FDRE (Hold_fdre_C_CE)       -0.016     1.700    data1/r11/o_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 c1/selr11_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.203ns (33.857%)  route 0.397ns (66.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.263     1.847    c1/cycle[2]
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.045     1.892 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.200     2.093    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          LDCE (EnToQ_ldce_G_Q)        0.158     2.251 f  c1/selr11_reg[0]/Q
                         net (fo=20, routed)          0.397     2.647    data1/muxr11/selr11[0]
    SLICE_X1Y107         LUT4 (Prop_lut4_I2_O)        0.045     2.692 r  data1/muxr11/o[4]_i_1/O
                         net (fo=2, routed)           0.000     2.692    data1/r11/D[4]
    SLICE_X1Y107         FDRE                                         r  data1/r11/o_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    data1/r11/clk_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  data1/r11/o_reg[4]_lopt_replica/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.092     1.806    data1/r11/o_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.886    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  clk

Setup :          710  Failing Endpoints,  Worst Slack      -11.367ns,  Total Violation    -3279.898ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.367ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r7/o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        8.060ns  (logic 3.110ns (38.585%)  route 4.950ns (61.415%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    7.664ns = ( 12.664 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.963    12.201    c1/cycle[3]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.124    12.325 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.339    12.664    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.953    17.617    
    SLICE_X3Y61                                       0.000    17.617 r  c1/seladd3_2_reg[1]/D
    SLICE_X3Y61          LDCE (DToQ_ldce_D_Q)         0.460    18.077 r  c1/seladd3_2_reg[1]/Q
                         net (fo=35, routed)          0.741    18.818    data1/mux2add3/seladd3_2[1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I2_O)        0.124    18.942 r  data1/mux2add3/o[1]_i_14/O
                         net (fo=1, routed)           0.492    19.435    data1/mux2add3/o[1]_i_14_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124    19.559 r  data1/mux2add3/o[1]_i_6/O
                         net (fo=7, routed)           0.807    20.366    c1/op2add3[1]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124    20.490 r  c1/o[23]_i_47__0/O
                         net (fo=1, routed)           0.000    20.490    c1/o[23]_i_47__0_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.022 r  c1/o_reg[23]_i_31__0/CO[3]
                         net (fo=1, routed)           0.000    21.022    data1/r6/o_reg[6]_0[0]
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.136 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    21.136    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.250 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          0.976    22.225    data1/r4/o_reg[22]_1[0]
    SLICE_X7Y66          LUT3 (Prop_lut3_I1_O)        0.150    22.375 r  data1/r4/o[3]_i_8__1/O
                         net (fo=1, routed)           0.000    22.375    data1/r4/add3/p_1_in[0]
    SLICE_X7Y66          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    22.858 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    22.858    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.972 r  data1/r4/o_reg[7]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    22.972    data1/r4/o_reg[7]_i_3__1_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.285 r  data1/r4/o_reg[11]_i_4__0/O[3]
                         net (fo=1, routed)           0.555    23.840    c1/o_reg[11]_3[3]
    SLICE_X10Y68         LUT6 (Prop_lut6_I3_O)        0.306    24.146 r  c1/o[11]_i_2__0/O
                         net (fo=5, routed)           1.052    25.199    c1/add3resul[11]
    SLICE_X15Y64         LUT5 (Prop_lut5_I3_O)        0.152    25.351 r  c1/muxr7/o[11]_i_2/O
                         net (fo=1, routed)           0.327    25.677    data1/r7/D[11]
    SLICE_X12Y64         FDRE                                         r  data1/r7/o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    14.333    data1/r7/clk_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  data1/r7/o_reg[11]/C
                         clock pessimism              0.243    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X12Y64         FDRE (Setup_fdre_C_D)       -0.230    14.310    data1/r7/o_reg[11]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -25.677    
  -------------------------------------------------------------------
                         slack                                -11.367    

Slack (VIOLATED) :        -11.175ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        7.478ns  (logic 4.558ns (60.955%)  route 2.920ns (39.045%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    8.365ns = ( 13.365 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.080    12.317    c1/cycle[3]
    SLICE_X7Y59          LUT5 (Prop_lut5_I1_O)        0.124    12.441 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.924    13.365    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y61         LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.309    
    SLICE_X11Y61                                      0.000    18.309 r  c1/selmul1_1_reg[0]/D
    SLICE_X11Y61         LDCE (DToQ_ldce_D_Q)         0.469    18.778 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.842    19.620    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y59         LUT5 (Prop_lut5_I4_O)        0.124    19.744 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.748    20.492    data1/mul1/A[1]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[1]_P[21])
                                                      3.841    24.333 r  data1/mul1/mul/P[21]
                         net (fo=3, routed)           1.330    25.663    data1/muxr8/P[21]
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.124    25.787 r  data1/muxr8/o[21]_i_1/O
                         net (fo=1, routed)           0.000    25.787    data1/r8/D[21]
    SLICE_X8Y71          FDRE                                         r  data1/r8/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.509    14.326    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  data1/r8/o_reg[21]/C
                         clock pessimism              0.243    14.569    
                         clock uncertainty           -0.035    14.533    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.079    14.612    data1/r8/o_reg[21]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -25.787    
  -------------------------------------------------------------------
                         slack                                -11.175    

Slack (VIOLATED) :        -11.162ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r4/o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        7.419ns  (logic 4.558ns (61.436%)  route 2.861ns (38.564%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    8.365ns = ( 13.365 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.080    12.317    c1/cycle[3]
    SLICE_X7Y59          LUT5 (Prop_lut5_I1_O)        0.124    12.441 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.924    13.365    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y61         LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.309    
    SLICE_X11Y61                                      0.000    18.309 r  c1/selmul1_1_reg[0]/D
    SLICE_X11Y61         LDCE (DToQ_ldce_D_Q)         0.469    18.778 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.842    19.620    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y59         LUT5 (Prop_lut5_I4_O)        0.124    19.744 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.748    20.492    data1/mul1/A[1]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[1]_P[9])
                                                      3.841    24.333 r  data1/mul1/mul/P[9]
                         net (fo=3, routed)           1.271    25.604    data1/muxr4/mul[9]
    SLICE_X15Y70         LUT5 (Prop_lut5_I2_O)        0.124    25.728 r  data1/muxr4/o[9]_i_1/O
                         net (fo=1, routed)           0.000    25.728    data1/r4/D[9]
    SLICE_X15Y70         FDRE                                         r  data1/r4/o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.510    14.327    data1/r4/clk_IBUF_BUFG
    SLICE_X15Y70         FDRE                                         r  data1/r4/o_reg[9]/C
                         clock pessimism              0.243    14.570    
                         clock uncertainty           -0.035    14.534    
    SLICE_X15Y70         FDRE (Setup_fdre_C_D)        0.032    14.566    data1/r4/o_reg[9]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -25.728    
  -------------------------------------------------------------------
                         slack                                -11.162    

Slack (VIOLATED) :        -11.160ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r7/o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        8.026ns  (logic 2.986ns (37.205%)  route 5.040ns (62.795%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 14.334 - 10.000 ) 
    Source Clock Delay      (SCD):    7.664ns = ( 12.664 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.963    12.201    c1/cycle[3]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.124    12.325 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.339    12.664    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.953    17.617    
    SLICE_X3Y61                                       0.000    17.617 r  c1/seladd3_2_reg[1]/D
    SLICE_X3Y61          LDCE (DToQ_ldce_D_Q)         0.460    18.077 r  c1/seladd3_2_reg[1]/Q
                         net (fo=35, routed)          0.741    18.818    data1/mux2add3/seladd3_2[1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I2_O)        0.124    18.942 r  data1/mux2add3/o[1]_i_14/O
                         net (fo=1, routed)           0.492    19.435    data1/mux2add3/o[1]_i_14_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124    19.559 r  data1/mux2add3/o[1]_i_6/O
                         net (fo=7, routed)           0.807    20.366    c1/op2add3[1]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124    20.490 r  c1/o[23]_i_47__0/O
                         net (fo=1, routed)           0.000    20.490    c1/o[23]_i_47__0_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.022 r  c1/o_reg[23]_i_31__0/CO[3]
                         net (fo=1, routed)           0.000    21.022    data1/r6/o_reg[6]_0[0]
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.136 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    21.136    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.250 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          0.976    22.225    data1/r4/o_reg[22]_1[0]
    SLICE_X7Y66          LUT3 (Prop_lut3_I1_O)        0.150    22.375 r  data1/r4/o[3]_i_8__1/O
                         net (fo=1, routed)           0.000    22.375    data1/r4/add3/p_1_in[0]
    SLICE_X7Y66          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    22.858 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    22.858    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.192 r  data1/r4/o_reg[7]_i_3__1/O[1]
                         net (fo=1, routed)           0.671    23.864    c1/o_reg[7]_2[1]
    SLICE_X10Y68         LUT6 (Prop_lut6_I3_O)        0.303    24.167 r  c1/o[5]_i_2__0/O
                         net (fo=5, routed)           0.823    24.990    c1/add3resul[5]
    SLICE_X8Y63          LUT5 (Prop_lut5_I3_O)        0.124    25.114 r  c1/muxr7/o[5]_i_1/O
                         net (fo=1, routed)           0.529    25.643    data1/r7/D[5]
    SLICE_X9Y62          FDRE                                         r  data1/r7/o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.517    14.334    data1/r7/clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  data1/r7/o_reg[5]/C
                         clock pessimism              0.243    14.577    
                         clock uncertainty           -0.035    14.541    
    SLICE_X9Y62          FDRE (Setup_fdre_C_D)       -0.058    14.483    data1/r7/o_reg[5]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -25.643    
  -------------------------------------------------------------------
                         slack                                -11.160    

Slack (VIOLATED) :        -11.155ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        7.456ns  (logic 4.558ns (61.130%)  route 2.898ns (38.870%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    8.365ns = ( 13.365 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.080    12.317    c1/cycle[3]
    SLICE_X7Y59          LUT5 (Prop_lut5_I1_O)        0.124    12.441 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.924    13.365    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y61         LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.309    
    SLICE_X11Y61                                      0.000    18.309 r  c1/selmul1_1_reg[0]/D
    SLICE_X11Y61         LDCE (DToQ_ldce_D_Q)         0.469    18.778 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.842    19.620    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y59         LUT5 (Prop_lut5_I4_O)        0.124    19.744 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.748    20.492    data1/mul1/A[1]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[1]_P[5])
                                                      3.841    24.333 r  data1/mul1/mul/P[5]
                         net (fo=3, routed)           1.308    25.642    data1/muxr8/P[5]
    SLICE_X8Y72          LUT5 (Prop_lut5_I4_O)        0.124    25.766 r  data1/muxr8/o[5]_i_1/O
                         net (fo=1, routed)           0.000    25.766    data1/r8/D[5]
    SLICE_X8Y72          FDRE                                         r  data1/r8/o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.507    14.324    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  data1/r8/o_reg[5]/C
                         clock pessimism              0.243    14.567    
                         clock uncertainty           -0.035    14.531    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.079    14.610    data1/r8/o_reg[5]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -25.766    
  -------------------------------------------------------------------
                         slack                                -11.155    

Slack (VIOLATED) :        -11.150ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r7/o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        7.769ns  (logic 2.737ns (35.228%)  route 5.032ns (64.772%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 14.334 - 10.000 ) 
    Source Clock Delay      (SCD):    7.664ns = ( 12.664 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.963    12.201    c1/cycle[3]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.124    12.325 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.339    12.664    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.953    17.617    
    SLICE_X3Y61                                       0.000    17.617 r  c1/seladd3_2_reg[1]/D
    SLICE_X3Y61          LDCE (DToQ_ldce_D_Q)         0.460    18.077 r  c1/seladd3_2_reg[1]/Q
                         net (fo=35, routed)          0.741    18.818    data1/mux2add3/seladd3_2[1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I2_O)        0.124    18.942 r  data1/mux2add3/o[1]_i_14/O
                         net (fo=1, routed)           0.492    19.435    data1/mux2add3/o[1]_i_14_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124    19.559 r  data1/mux2add3/o[1]_i_6/O
                         net (fo=7, routed)           0.807    20.366    c1/op2add3[1]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124    20.490 r  c1/o[23]_i_47__0/O
                         net (fo=1, routed)           0.000    20.490    c1/o[23]_i_47__0_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.022 r  c1/o_reg[23]_i_31__0/CO[3]
                         net (fo=1, routed)           0.000    21.022    data1/r6/o_reg[6]_0[0]
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.136 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    21.136    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.250 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          0.976    22.225    data1/r4/o_reg[22]_1[0]
    SLICE_X7Y66          LUT3 (Prop_lut3_I1_O)        0.150    22.375 r  data1/r4/o[3]_i_8__1/O
                         net (fo=1, routed)           0.000    22.375    data1/r4/add3/p_1_in[0]
    SLICE_X7Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    22.947 r  data1/r4/o_reg[3]_i_3__1/O[3]
                         net (fo=1, routed)           0.494    23.441    c1/o_reg[3]_0[3]
    SLICE_X6Y66          LUT6 (Prop_lut6_I3_O)        0.306    23.747 r  c1/o[3]_i_2__0/O
                         net (fo=5, routed)           1.139    24.887    c1/add3resul[3]
    SLICE_X8Y62          LUT5 (Prop_lut5_I3_O)        0.117    25.004 r  c1/muxr7/o[3]_i_1/O
                         net (fo=1, routed)           0.383    25.386    data1/r7/D[3]
    SLICE_X9Y62          FDRE                                         r  data1/r7/o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.517    14.334    data1/r7/clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  data1/r7/o_reg[3]/C
                         clock pessimism              0.243    14.577    
                         clock uncertainty           -0.035    14.541    
    SLICE_X9Y62          FDRE (Setup_fdre_C_D)       -0.305    14.236    data1/r7/o_reg[3]
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                         -25.386    
  -------------------------------------------------------------------
                         slack                                -11.150    

Slack (VIOLATED) :        -11.141ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r7/o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        7.796ns  (logic 2.919ns (37.442%)  route 4.877ns (62.558%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    7.664ns = ( 12.664 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.963    12.201    c1/cycle[3]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.124    12.325 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.339    12.664    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.953    17.617    
    SLICE_X3Y61                                       0.000    17.617 r  c1/seladd3_2_reg[1]/D
    SLICE_X3Y61          LDCE (DToQ_ldce_D_Q)         0.460    18.077 r  c1/seladd3_2_reg[1]/Q
                         net (fo=35, routed)          0.741    18.818    data1/mux2add3/seladd3_2[1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I2_O)        0.124    18.942 r  data1/mux2add3/o[1]_i_14/O
                         net (fo=1, routed)           0.492    19.435    data1/mux2add3/o[1]_i_14_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124    19.559 r  data1/mux2add3/o[1]_i_6/O
                         net (fo=7, routed)           0.807    20.366    c1/op2add3[1]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124    20.490 r  c1/o[23]_i_47__0/O
                         net (fo=1, routed)           0.000    20.490    c1/o[23]_i_47__0_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.022 r  c1/o_reg[23]_i_31__0/CO[3]
                         net (fo=1, routed)           0.000    21.022    data1/r6/o_reg[6]_0[0]
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.136 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    21.136    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.250 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          0.976    22.225    data1/r4/o_reg[22]_1[0]
    SLICE_X7Y66          LUT3 (Prop_lut3_I1_O)        0.150    22.375 r  data1/r4/o[3]_i_8__1/O
                         net (fo=1, routed)           0.000    22.375    data1/r4/add3/p_1_in[0]
    SLICE_X7Y66          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    22.858 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    22.858    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.097 r  data1/r4/o_reg[7]_i_3__1/O[2]
                         net (fo=1, routed)           0.435    23.533    c1/o_reg[7]_2[2]
    SLICE_X7Y65          LUT6 (Prop_lut6_I3_O)        0.302    23.835 r  c1/o[6]_i_2__0/O
                         net (fo=5, routed)           0.854    24.689    c1/add3resul[6]
    SLICE_X8Y63          LUT5 (Prop_lut5_I3_O)        0.153    24.842 r  c1/muxr7/o[6]_i_1/O
                         net (fo=1, routed)           0.572    25.413    data1/r7/D[6]
    SLICE_X9Y63          FDRE                                         r  data1/r7/o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    14.333    data1/r7/clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  data1/r7/o_reg[6]/C
                         clock pessimism              0.243    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X9Y63          FDRE (Setup_fdre_C_D)       -0.268    14.272    data1/r7/o_reg[6]
  -------------------------------------------------------------------
                         required time                         14.272    
                         arrival time                         -25.413    
  -------------------------------------------------------------------
                         slack                                -11.141    

Slack (VIOLATED) :        -11.127ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r4/o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        7.431ns  (logic 4.558ns (61.342%)  route 2.873ns (38.658%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    8.365ns = ( 13.365 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.080    12.317    c1/cycle[3]
    SLICE_X7Y59          LUT5 (Prop_lut5_I1_O)        0.124    12.441 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.924    13.365    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y61         LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.309    
    SLICE_X11Y61                                      0.000    18.309 r  c1/selmul1_1_reg[0]/D
    SLICE_X11Y61         LDCE (DToQ_ldce_D_Q)         0.469    18.778 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.842    19.620    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y59         LUT5 (Prop_lut5_I4_O)        0.124    19.744 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.748    20.492    data1/mul1/A[1]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[1]_P[1])
                                                      3.841    24.333 r  data1/mul1/mul/P[1]
                         net (fo=3, routed)           1.283    25.616    data1/muxr4/mul[1]
    SLICE_X12Y70         LUT5 (Prop_lut5_I2_O)        0.124    25.740 r  data1/muxr4/o[1]_i_1/O
                         net (fo=1, routed)           0.000    25.740    data1/r4/D[1]
    SLICE_X12Y70         FDRE                                         r  data1/r4/o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.510    14.327    data1/r4/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  data1/r4/o_reg[1]/C
                         clock pessimism              0.243    14.570    
                         clock uncertainty           -0.035    14.534    
    SLICE_X12Y70         FDRE (Setup_fdre_C_D)        0.079    14.613    data1/r4/o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -25.740    
  -------------------------------------------------------------------
                         slack                                -11.127    

Slack (VIOLATED) :        -11.126ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r2/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        7.381ns  (logic 4.558ns (61.749%)  route 2.823ns (38.251%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    8.365ns = ( 13.365 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.080    12.317    c1/cycle[3]
    SLICE_X7Y59          LUT5 (Prop_lut5_I1_O)        0.124    12.441 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.924    13.365    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y61         LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.309    
    SLICE_X11Y61                                      0.000    18.309 r  c1/selmul1_1_reg[0]/D
    SLICE_X11Y61         LDCE (DToQ_ldce_D_Q)         0.469    18.778 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.842    19.620    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y59         LUT5 (Prop_lut5_I4_O)        0.124    19.744 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.748    20.492    data1/mul1/A[1]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    24.333 r  data1/mul1/mul/P[20]
                         net (fo=3, routed)           1.234    25.567    data1/muxr2/P[20]
    SLICE_X11Y72         LUT5 (Prop_lut5_I4_O)        0.124    25.691 r  data1/muxr2/o[20]_i_1/O
                         net (fo=1, routed)           0.000    25.691    data1/r2/D[20]
    SLICE_X11Y72         FDRE                                         r  data1/r2/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.510    14.327    data1/r2/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  data1/r2/o_reg[20]/C
                         clock pessimism              0.243    14.570    
                         clock uncertainty           -0.035    14.534    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.031    14.565    data1/r2/o_reg[20]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -25.691    
  -------------------------------------------------------------------
                         slack                                -11.126    

Slack (VIOLATED) :        -11.111ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r2/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        7.414ns  (logic 4.558ns (61.482%)  route 2.856ns (38.518%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    8.365ns = ( 13.365 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.080    12.317    c1/cycle[3]
    SLICE_X7Y59          LUT5 (Prop_lut5_I1_O)        0.124    12.441 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.924    13.365    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y61         LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.309    
    SLICE_X11Y61                                      0.000    18.309 r  c1/selmul1_1_reg[0]/D
    SLICE_X11Y61         LDCE (DToQ_ldce_D_Q)         0.469    18.778 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.842    19.620    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y59         LUT5 (Prop_lut5_I4_O)        0.124    19.744 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.748    20.492    data1/mul1/A[1]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[1]_P[17])
                                                      3.841    24.333 r  data1/mul1/mul/P[17]
                         net (fo=3, routed)           1.266    25.599    data1/muxr2/P[17]
    SLICE_X10Y74         LUT5 (Prop_lut5_I4_O)        0.124    25.723 r  data1/muxr2/o[17]_i_1/O
                         net (fo=1, routed)           0.000    25.723    data1/r2/D[17]
    SLICE_X10Y74         FDRE                                         r  data1/r2/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.507    14.324    data1/r2/clk_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  data1/r2/o_reg[17]/C
                         clock pessimism              0.243    14.567    
                         clock uncertainty           -0.035    14.531    
    SLICE_X10Y74         FDRE (Setup_fdre_C_D)        0.081    14.612    data1/r2/o_reg[17]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -25.723    
  -------------------------------------------------------------------
                         slack                                -11.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.045ns (6.845%)  route 0.612ns (93.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.612     2.197    c1/cycle[3]
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.045     2.242 r  c1/FSM_sequential_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     2.242    c1/FSM_sequential_cycle[3]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.045ns (5.379%)  route 0.792ns (94.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.792     2.376    c1/cycle[3]
    SLICE_X4Y93          LUT5 (Prop_lut5_I1_O)        0.045     2.421 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.421    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.091     1.805    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.045ns (4.879%)  route 0.877ns (95.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.750     2.334    c1/cycle[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.045     2.379 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.127     2.507    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y94          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y94          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.045ns (4.610%)  route 0.931ns (95.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.750     2.334    c1/cycle[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.045     2.379 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.560    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.045ns (4.610%)  route 0.931ns (95.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.750     2.334    c1/cycle[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.045     2.379 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.560    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.045ns (4.610%)  route 0.931ns (95.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.750     2.334    c1/cycle[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.045     2.379 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.560    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.045ns (4.610%)  route 0.931ns (95.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.750     2.334    c1/cycle[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.045     2.379 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.560    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 c1/selr11_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.203ns (33.857%)  route 0.397ns (66.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.365     1.950    c1/cycle[3]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.045     1.995 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.200     2.195    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          LDCE (EnToQ_ldce_G_Q)        0.158     2.353 f  c1/selr11_reg[0]/Q
                         net (fo=20, routed)          0.397     2.750    data1/muxr11/selr11[0]
    SLICE_X1Y107         LUT4 (Prop_lut4_I2_O)        0.045     2.795 r  data1/muxr11/o[4]_i_1/O
                         net (fo=2, routed)           0.000     2.795    data1/r11/D[4]
    SLICE_X1Y107         FDRE                                         r  data1/r11/o_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.961    data1/r11/clk_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  data1/r11/o_reg[4]_lopt_replica/C
                         clock pessimism             -0.246     1.714    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.092     1.806    data1/r11/o_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.158ns (32.643%)  route 0.326ns (67.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.383     1.967    c1/cycle[3]
    SLICE_X4Y95          LUT5 (Prop_lut5_I1_O)        0.045     2.012 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.213    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.371 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.326     2.697    data1/r11/E[0]
    SLICE_X2Y100         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y100         FDRE (Hold_fdre_C_CE)       -0.016     1.700    data1/r11/o_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 c1/clr11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.203ns (30.353%)  route 0.466ns (69.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.317     1.902    c1/cycle[3]
    SLICE_X3Y92          LUT5 (Prop_lut5_I2_O)        0.045     1.947 r  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.194     2.140    c1/clr11_reg_i_1_n_0
    SLICE_X3Y92          LDCE                                         r  c1/clr11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          LDCE (EnToQ_ldce_G_Q)        0.158     2.298 r  c1/clr11_reg/Q
                         net (fo=1, routed)           0.233     2.531    c1/clr11
    SLICE_X2Y100         LUT2 (Prop_lut2_I1_O)        0.045     2.576 r  c1/o[19]_i_1/O
                         net (fo=40, routed)          0.233     2.809    data1/r11/SR[0]
    SLICE_X2Y100         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y100         FDRE (Hold_fdre_C_R)         0.009     1.725    data1/r11/o_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  1.084    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  clk

Setup :          712  Failing Endpoints,  Worst Slack       -9.952ns,  Total Violation    -2932.843ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.952ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.504ns  (logic 0.606ns (24.204%)  route 1.898ns (75.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    12.085ns = ( 17.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          5.453    15.691    c1/cycle[4]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.124    15.815 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.270    17.085    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.973    22.058    
    SLICE_X8Y69                                       0.000    22.058 r  c1/selr8_reg[1]/D
    SLICE_X8Y69          LDCE (DToQ_ldce_D_Q)         0.482    22.540 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          1.898    24.438    data1/muxr8/selr8[1]
    SLICE_X8Y72          LUT5 (Prop_lut5_I2_O)        0.124    24.562 r  data1/muxr8/o[9]_i_1/O
                         net (fo=1, routed)           0.000    24.562    data1/r8/D[9]
    SLICE_X8Y72          FDRE                                         r  data1/r8/o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.507    14.324    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  data1/r8/o_reg[9]/C
                         clock pessimism              0.243    14.567    
                         clock uncertainty           -0.035    14.531    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.079    14.610    data1/r8/o_reg[9]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -24.562    
  -------------------------------------------------------------------
                         slack                                 -9.952    

Slack (VIOLATED) :        -9.951ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.505ns  (logic 0.606ns (24.194%)  route 1.899ns (75.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    12.085ns = ( 17.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          5.453    15.691    c1/cycle[4]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.124    15.815 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.270    17.085    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.973    22.058    
    SLICE_X8Y69                                       0.000    22.058 r  c1/selr8_reg[1]/D
    SLICE_X8Y69          LDCE (DToQ_ldce_D_Q)         0.482    22.540 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          1.899    24.439    data1/muxr8/selr8[1]
    SLICE_X8Y72          LUT5 (Prop_lut5_I2_O)        0.124    24.563 r  data1/muxr8/o[20]_i_1/O
                         net (fo=1, routed)           0.000    24.563    data1/r8/D[20]
    SLICE_X8Y72          FDRE                                         r  data1/r8/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.507    14.324    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  data1/r8/o_reg[20]/C
                         clock pessimism              0.243    14.567    
                         clock uncertainty           -0.035    14.531    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.081    14.612    data1/r8/o_reg[20]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -24.563    
  -------------------------------------------------------------------
                         slack                                 -9.951    

Slack (VIOLATED) :        -9.938ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.490ns  (logic 0.606ns (24.340%)  route 1.884ns (75.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    12.085ns = ( 17.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          5.453    15.691    c1/cycle[4]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.124    15.815 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.270    17.085    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.973    22.058    
    SLICE_X8Y69                                       0.000    22.058 r  c1/selr8_reg[1]/D
    SLICE_X8Y69          LDCE (DToQ_ldce_D_Q)         0.482    22.540 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          1.884    24.424    data1/muxr8/selr8[1]
    SLICE_X8Y72          LUT5 (Prop_lut5_I2_O)        0.124    24.548 r  data1/muxr8/o[5]_i_1/O
                         net (fo=1, routed)           0.000    24.548    data1/r8/D[5]
    SLICE_X8Y72          FDRE                                         r  data1/r8/o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.507    14.324    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  data1/r8/o_reg[5]/C
                         clock pessimism              0.243    14.567    
                         clock uncertainty           -0.035    14.531    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.079    14.610    data1/r8/o_reg[5]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -24.548    
  -------------------------------------------------------------------
                         slack                                 -9.938    

Slack (VIOLATED) :        -9.571ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.124ns  (logic 0.606ns (28.526%)  route 1.518ns (71.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    12.085ns = ( 17.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          5.453    15.691    c1/cycle[4]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.124    15.815 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.270    17.085    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.973    22.058    
    SLICE_X8Y69                                       0.000    22.058 r  c1/selr8_reg[1]/D
    SLICE_X8Y69          LDCE (DToQ_ldce_D_Q)         0.482    22.540 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          1.518    24.058    data1/muxr8/selr8[1]
    SLICE_X8Y73          LUT5 (Prop_lut5_I2_O)        0.124    24.182 r  data1/muxr8/o[17]_i_1/O
                         net (fo=1, routed)           0.000    24.182    data1/r8/D[17]
    SLICE_X8Y73          FDRE                                         r  data1/r8/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.506    14.323    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  data1/r8/o_reg[17]/C
                         clock pessimism              0.243    14.566    
                         clock uncertainty           -0.035    14.530    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.081    14.611    data1/r8/o_reg[17]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -24.182    
  -------------------------------------------------------------------
                         slack                                 -9.571    

Slack (VIOLATED) :        -9.549ns  (required time - arrival time)
  Source:                 c1/selr4_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r4/o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        4.426ns  (logic 0.606ns (13.692%)  route 3.820ns (86.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    9.763ns = ( 14.763 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          3.874    14.111    c1/cycle[4]
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.124    14.235 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.528    14.763    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.973    19.736    
    SLICE_X2Y59                                       0.000    19.736 r  c1/selr4_reg[0]/D
    SLICE_X2Y59          LDCE (DToQ_ldce_D_Q)         0.482    20.218 r  c1/selr4_reg[0]/Q
                         net (fo=23, routed)          3.820    24.038    data1/muxr4/selr4[0]
    SLICE_X10Y71         LUT5 (Prop_lut5_I3_O)        0.124    24.162 r  data1/muxr4/o[7]_i_1/O
                         net (fo=1, routed)           0.000    24.162    data1/r4/D[7]
    SLICE_X10Y71         FDRE                                         r  data1/r4/o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.512    14.329    data1/r4/clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  data1/r4/o_reg[7]/C
                         clock pessimism              0.243    14.572    
                         clock uncertainty           -0.035    14.536    
    SLICE_X10Y71         FDRE (Setup_fdre_C_D)        0.077    14.613    data1/r4/o_reg[7]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -24.162    
  -------------------------------------------------------------------
                         slack                                 -9.549    

Slack (VIOLATED) :        -9.535ns  (required time - arrival time)
  Source:                 c1/selr4_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r4/o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        4.416ns  (logic 0.606ns (13.723%)  route 3.810ns (86.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    9.763ns = ( 14.763 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          3.874    14.111    c1/cycle[4]
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.124    14.235 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.528    14.763    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.973    19.736    
    SLICE_X2Y59                                       0.000    19.736 r  c1/selr4_reg[0]/D
    SLICE_X2Y59          LDCE (DToQ_ldce_D_Q)         0.482    20.218 r  c1/selr4_reg[0]/Q
                         net (fo=23, routed)          3.810    24.028    data1/muxr4/selr4[0]
    SLICE_X10Y71         LUT5 (Prop_lut5_I3_O)        0.124    24.152 r  data1/muxr4/o[8]_i_1/O
                         net (fo=1, routed)           0.000    24.152    data1/r4/D[8]
    SLICE_X10Y71         FDRE                                         r  data1/r4/o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.512    14.329    data1/r4/clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  data1/r4/o_reg[8]/C
                         clock pessimism              0.243    14.572    
                         clock uncertainty           -0.035    14.536    
    SLICE_X10Y71         FDRE (Setup_fdre_C_D)        0.081    14.617    data1/r4/o_reg[8]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -24.152    
  -------------------------------------------------------------------
                         slack                                 -9.535    

Slack (VIOLATED) :        -9.524ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.074ns  (logic 0.606ns (29.215%)  route 1.468ns (70.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    12.085ns = ( 17.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          5.453    15.691    c1/cycle[4]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.124    15.815 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.270    17.085    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.973    22.058    
    SLICE_X8Y69                                       0.000    22.058 r  c1/selr8_reg[1]/D
    SLICE_X8Y69          LDCE (DToQ_ldce_D_Q)         0.482    22.540 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          1.468    24.008    data1/muxr8/selr8[1]
    SLICE_X8Y72          LUT5 (Prop_lut5_I2_O)        0.124    24.132 r  data1/muxr8/o[18]_i_1/O
                         net (fo=1, routed)           0.000    24.132    data1/r8/D[18]
    SLICE_X8Y72          FDRE                                         r  data1/r8/o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.507    14.324    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  data1/r8/o_reg[18]/C
                         clock pessimism              0.243    14.567    
                         clock uncertainty           -0.035    14.531    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.077    14.608    data1/r8/o_reg[18]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -24.132    
  -------------------------------------------------------------------
                         slack                                 -9.524    

Slack (VIOLATED) :        -9.508ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.061ns  (logic 0.606ns (29.410%)  route 1.455ns (70.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    12.085ns = ( 17.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          5.453    15.691    c1/cycle[4]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.124    15.815 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.270    17.085    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.973    22.058    
    SLICE_X8Y69                                       0.000    22.058 r  c1/selr8_reg[1]/D
    SLICE_X8Y69          LDCE (DToQ_ldce_D_Q)         0.482    22.540 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          1.455    23.995    data1/muxr8/selr8[1]
    SLICE_X8Y71          LUT5 (Prop_lut5_I2_O)        0.124    24.119 r  data1/muxr8/o[12]_i_1/O
                         net (fo=1, routed)           0.000    24.119    data1/r8/D[12]
    SLICE_X8Y71          FDRE                                         r  data1/r8/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.509    14.326    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  data1/r8/o_reg[12]/C
                         clock pessimism              0.243    14.569    
                         clock uncertainty           -0.035    14.533    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.077    14.610    data1/r8/o_reg[12]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -24.119    
  -------------------------------------------------------------------
                         slack                                 -9.508    

Slack (VIOLATED) :        -9.489ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.997ns  (logic 0.606ns (30.341%)  route 1.391ns (69.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    12.085ns = ( 17.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          5.453    15.691    c1/cycle[4]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.124    15.815 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.270    17.085    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.973    22.058    
    SLICE_X8Y69                                       0.000    22.058 r  c1/selr8_reg[1]/D
    SLICE_X8Y69          LDCE (DToQ_ldce_D_Q)         0.482    22.540 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          1.391    23.931    data1/muxr8/selr8[1]
    SLICE_X13Y69         LUT5 (Prop_lut5_I2_O)        0.124    24.055 r  data1/muxr8/o[11]_i_1/O
                         net (fo=1, routed)           0.000    24.055    data1/r8/D[11]
    SLICE_X13Y69         FDRE                                         r  data1/r8/o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.510    14.327    data1/r8/clk_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  data1/r8/o_reg[11]/C
                         clock pessimism              0.243    14.570    
                         clock uncertainty           -0.035    14.534    
    SLICE_X13Y69         FDRE (Setup_fdre_C_D)        0.032    14.566    data1/r8/o_reg[11]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -24.055    
  -------------------------------------------------------------------
                         slack                                 -9.489    

Slack (VIOLATED) :        -9.404ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.955ns  (logic 0.606ns (30.999%)  route 1.349ns (69.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    12.085ns = ( 17.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          5.453    15.691    c1/cycle[4]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.124    15.815 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.270    17.085    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.973    22.058    
    SLICE_X8Y69                                       0.000    22.058 r  c1/selr8_reg[1]/D
    SLICE_X8Y69          LDCE (DToQ_ldce_D_Q)         0.482    22.540 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          1.349    23.889    data1/muxr8/selr8[1]
    SLICE_X8Y73          LUT5 (Prop_lut5_I2_O)        0.124    24.013 r  data1/muxr8/o[1]_i_1/O
                         net (fo=1, routed)           0.000    24.013    data1/r8/D[1]
    SLICE_X8Y73          FDRE                                         r  data1/r8/o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.506    14.323    data1/r8/clk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  data1/r8/o_reg[1]/C
                         clock pessimism              0.243    14.566    
                         clock uncertainty           -0.035    14.530    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.079    14.609    data1/r8/o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -24.013    
  -------------------------------------------------------------------
                         slack                                 -9.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.045ns (5.978%)  route 0.708ns (94.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.708     2.292    c1/cycle[4]
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.045     2.337 f  c1/FSM_sequential_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     2.337    c1/FSM_sequential_cycle[3]_i_1_n_0
    SLICE_X4Y93          FDCE                                         f  c1/FSM_sequential_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.045ns (5.955%)  route 0.711ns (94.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.711     2.295    c1/cycle[4]
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.045     2.340 f  c1/FSM_sequential_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     2.340    c1/FSM_sequential_cycle[2]_i_1_n_0
    SLICE_X4Y93          FDCE                                         f  c1/FSM_sequential_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.045ns (5.523%)  route 0.770ns (94.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.770     2.354    c1/cycle[4]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.045     2.399 f  c1/FSM_sequential_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     2.399    c1/FSM_sequential_cycle[1]_i_1_n_0
    SLICE_X4Y93          FDCE                                         f  c1/FSM_sequential_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.092     1.806    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.045ns (5.454%)  route 0.780ns (94.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.780     2.364    c1/cycle[4]
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.045     2.409 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.409    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.091     1.805    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.045ns (5.004%)  route 0.854ns (94.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.727     2.311    c1/cycle[4]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.045     2.356 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.127     2.484    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y94          FDCE                                         f  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y94          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.045ns (4.721%)  route 0.908ns (95.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.727     2.311    c1/cycle[4]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.045     2.356 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.538    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         f  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.045ns (4.721%)  route 0.908ns (95.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.727     2.311    c1/cycle[4]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.045     2.356 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.538    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         f  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.045ns (4.721%)  route 0.908ns (95.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.727     2.311    c1/cycle[4]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.045     2.356 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.538    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         f  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.045ns (4.721%)  route 0.908ns (95.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.727     2.311    c1/cycle[4]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.045     2.356 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.181     2.538    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X4Y93          FDCE                                         f  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.675    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.158ns (32.643%)  route 0.326ns (67.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.252     1.836    c1/cycle[4]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     1.881 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.081    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.239 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.326     2.565    data1/r11/E[0]
    SLICE_X2Y100         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y100         FDRE (Hold_fdre_C_CE)       -0.016     1.700    data1/r11/o_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.865    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[0]

Setup :            8  Failing Endpoints,  Worst Slack       -4.323ns,  Total Violation      -19.914ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.323ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.124ns (1.112%)  route 11.023ns (98.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.845ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.259    15.497    c1/cycle[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.124    15.621 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.764    16.385    c1/selr6_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.510     6.294    c1/cycle[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.100     6.394 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452     6.845    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[0]/G
                         clock pessimism              0.243     7.088    
                         time borrowed                4.973    12.061    
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                         -16.385    
  -------------------------------------------------------------------
                         slack                                 -4.323    

Slack (VIOLATED) :        -4.248ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        11.172ns  (logic 0.124ns (1.110%)  route 11.048ns (98.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.975ns = ( 11.975 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.259    20.497    c1/cycle[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.124    20.621 f  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.789    21.410    c1/selr6_reg[1]_i_1_n_0
    SLICE_X4Y60          LDCE                                         f  c1/seladd1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.478    11.262    c1/cycle[0]
    SLICE_X2Y60          LUT5 (Prop_lut5_I3_O)        0.100    11.362 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.613    11.975    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y60          LDCE                                         r  c1/seladd1_2_reg[1]/G
                         clock pessimism              0.243    12.218    
                         time borrowed                4.944    17.162    
  -------------------------------------------------------------------
                         required time                         17.162    
                         arrival time                         -21.410    
  -------------------------------------------------------------------
                         slack                                 -4.248    

Slack (VIOLATED) :        -4.139ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr6_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        10.872ns  (logic 0.124ns (1.141%)  route 10.748ns (98.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.798ns = ( 11.798 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.259    20.497    c1/cycle[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.124    20.621 f  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.489    21.110    c1/selr6_reg[1]_i_1_n_0
    SLICE_X1Y60          LDCE                                         f  c1/selr6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.464    11.247    c1/cycle[0]
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.100    11.347 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.451    11.798    c1/selr6_reg[1]_i_2_n_0
    SLICE_X1Y60          LDCE                                         r  c1/selr6_reg[1]/G
                         clock pessimism              0.243    12.041    
                         time borrowed                4.930    16.971    
  -------------------------------------------------------------------
                         required time                         16.971    
                         arrival time                         -21.110    
  -------------------------------------------------------------------
                         slack                                 -4.139    

Slack (VIOLATED) :        -1.673ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.553ns  (logic 0.124ns (1.450%)  route 8.429ns (98.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.931ns = ( 11.931 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    18.791    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.543    11.326    c1/cycle[0]
    SLICE_X5Y56          LUT5 (Prop_lut5_I4_O)        0.100    11.426 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    11.931    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    12.174    
                         time borrowed                4.944    17.118    
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                         -18.791    
  -------------------------------------------------------------------
                         slack                                 -1.673    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 0.124ns (1.467%)  route 8.327ns (98.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.885ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    11.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    11.883 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    13.689    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.550     6.334    c1/cycle[0]
    SLICE_X6Y56          LUT5 (Prop_lut5_I0_O)        0.100     6.434 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452     6.885    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     7.128    
                         time borrowed                4.973    12.101    
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -13.689    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.501ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        8.454ns  (logic 0.124ns (1.467%)  route 8.330ns (98.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.975ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    11.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    11.883 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    13.691    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.639     6.423    c1/cycle[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.100     6.523 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     6.975    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     7.218    
                         time borrowed                4.973    12.191    
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                 -1.501    

Slack (VIOLATED) :        -1.340ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.780ns  (logic 0.124ns (1.594%)  route 7.656ns (98.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.490ns = ( 11.490 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    18.017    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.156    10.940    c1/cycle[0]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.100    11.040 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.490    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.733    
                         time borrowed                4.944    16.677    
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -18.017    
  -------------------------------------------------------------------
                         slack                                 -1.340    

Slack (VIOLATED) :        -1.102ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.912ns  (logic 0.124ns (1.567%)  route 7.788ns (98.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.845ns = ( 11.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Time given to startpoint:         4.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.994    17.231    c1/cycle[1]
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.124    17.355 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           0.794    18.150    c1/selr4_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.510    11.294    c1/cycle[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.100    11.394 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    11.845    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243    12.088    
                         time borrowed                4.959    17.047    
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -18.150    
  -------------------------------------------------------------------
                         slack                                 -1.102    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.631ns  (logic 0.124ns (1.625%)  route 7.507ns (98.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.831ns
    Time given to startpoint:         4.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    11.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    11.883 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.985    12.868    c1/clr1_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.826     6.610    c1/cycle[0]
    SLICE_X3Y92          LUT4 (Prop_lut4_I2_O)        0.100     6.710 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.084     7.794    c1/clr7_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243     8.037    
                         time borrowed                4.831    12.868    
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        6.537ns  (logic 0.124ns (1.897%)  route 6.413ns (98.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.748ns = ( 11.748 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.784ns
    Time given to startpoint:         4.784ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.753    15.990    c1/cycle[1]
    SLICE_X2Y60          LUT4 (Prop_lut4_I0_O)        0.124    16.114 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.660    16.774    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.568    11.351    c1/cycle[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I3_O)        0.100    11.451 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.296    11.748    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/G
                         clock pessimism              0.243    11.990    
                         time borrowed                4.784    16.774    
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -16.774    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.045ns (2.626%)  route 1.669ns (97.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.141     3.298    c1/clr5_reg_i_1_n_0
    SLICE_X5Y75          LDCE                                         f  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.788     2.923    c1/cycle[0]
    SLICE_X5Y75          LUT5 (Prop_lut5_I1_O)        0.056     2.979 f  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.227     3.206    c1/clr9_reg_i_1_n_0
    SLICE_X5Y75          LDCE                                         f  c1/clr9_reg/G
                         clock pessimism             -0.246     2.960    
    SLICE_X5Y75          LDCE (Hold_ldce_G_D)         0.070     3.030    c1/clr9_reg
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.045ns (2.887%)  route 1.514ns (97.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.986     3.143    c1/clr5_reg_i_1_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.495     2.630    c1/cycle[0]
    SLICE_X1Y96          LUT5 (Prop_lut5_I3_O)        0.056     2.686 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.362     3.048    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[1]/G
                         clock pessimism             -0.246     2.802    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.066     2.868    c1/opadd5_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.868    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.045ns (2.810%)  route 1.556ns (97.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.029     3.186    c1/clr5_reg_i_1_n_0
    SLICE_X6Y80          LDCE                                         f  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.573     2.708    c1/cycle[0]
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.056     2.764 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.228     2.992    c1/clr10_reg_i_1_n_0
    SLICE_X6Y80          LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     2.746    
    SLICE_X6Y80          LDCE (Hold_ldce_G_D)         0.059     2.805    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.653ns  (logic 0.045ns (2.723%)  route 1.608ns (97.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 8.025 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     7.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     7.157 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.080     8.237    c1/clr5_reg_i_1_n_0
    SLICE_X2Y80          LDCE                                         r  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.605     7.741    c1/cycle[0]
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.056     7.797 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.228     8.025    c1/clr5_reg_i_2_n_0
    SLICE_X2Y80          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.246     7.778    
    SLICE_X2Y80          LDCE (Hold_ldce_G_D)         0.059     7.837    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -7.837    
                         arrival time                           8.237    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.045ns (2.135%)  route 2.063ns (97.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.534     3.118    c1/cycle[1]
    SLICE_X7Y57          LUT4 (Prop_lut4_I3_O)        0.045     3.163 r  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.529     3.692    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X9Y56          LDCE                                         r  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.889     3.024    c1/cycle[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.056     3.080 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.392     3.473    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y56          LDCE                                         f  c1/seladd2_1_reg[0]/G
                         clock pessimism             -0.246     3.226    
    SLICE_X9Y56          LDCE (Hold_ldce_G_D)         0.066     3.292    c1/seladd2_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.367ns  (logic 0.045ns (3.291%)  route 1.322ns (96.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 7.692 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.322     7.907    c1/cycle[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.045     7.952 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.952    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.267     7.403    c1/cycle[0]
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.056     7.459 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.692    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.446    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.537    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.537    
                         arrival time                           7.952    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.659ns  (logic 0.045ns (2.712%)  route 1.614ns (97.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 8.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     7.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     7.157 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.087     8.243    c1/clr5_reg_i_1_n_0
    SLICE_X4Y81          LDCE                                         r  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.582     7.717    c1/cycle[0]
    SLICE_X4Y81          LUT5 (Prop_lut5_I2_O)        0.056     7.773 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.227     8.000    c1/enable7_reg_i_1_n_0
    SLICE_X4Y81          LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.246     7.754    
    SLICE_X4Y81          LDCE (Hold_ldce_G_D)         0.070     7.824    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -7.824    
                         arrival time                           8.243    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.045ns (2.564%)  route 1.710ns (97.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.096ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.182     3.339    c1/clr5_reg_i_1_n_0
    SLICE_X6Y76          LDCE                                         f  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.677     2.812    c1/cycle[0]
    SLICE_X6Y76          LUT5 (Prop_lut5_I1_O)        0.056     2.868 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.228     3.096    c1/clr6_reg_i_1_n_0
    SLICE_X6Y76          LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.246     2.850    
    SLICE_X6Y76          LDCE (Hold_ldce_G_D)         0.059     2.909    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.045ns (2.155%)  route 2.043ns (97.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.512     3.097    c1/cycle[1]
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.045     3.142 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.531     3.673    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.889     3.024    c1/cycle[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.056     3.080 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.328     3.409    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y57          LDCE                                         f  c1/seladd2_2_reg[1]/G
                         clock pessimism             -0.246     3.163    
    SLICE_X9Y57          LDCE (Hold_ldce_G_D)         0.070     3.233    c1/seladd2_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.525ns  (logic 0.045ns (2.951%)  route 1.480ns (97.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 7.782 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.480     8.064    c1/cycle[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I2_O)        0.045     8.109 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     8.109    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.357     7.493    c1/cycle[0]
    SLICE_X4Y95          LUT5 (Prop_lut5_I2_O)        0.056     7.549 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.782    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     7.536    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     7.627    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.627    
                         arrival time                           8.109    
  -------------------------------------------------------------------
                         slack                                  0.483    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[0]

Setup :            6  Failing Endpoints,  Worst Slack       -2.198ns,  Total Violation      -10.745ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.198ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        9.078ns  (logic 0.124ns (1.366%)  route 8.954ns (98.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.931ns = ( 11.931 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    19.316    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.543    11.326    c1/cycle[0]
    SLICE_X5Y56          LUT5 (Prop_lut5_I4_O)        0.100    11.426 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    11.931    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    12.174    
                         time borrowed                4.944    17.118    
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                         -19.316    
  -------------------------------------------------------------------
                         slack                                 -2.198    

Slack (VIOLATED) :        -2.131ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.941ns  (logic 0.124ns (1.387%)  route 8.817ns (98.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.845ns = ( 11.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Time given to startpoint:         4.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          8.023    18.260    c1/cycle[2]
    SLICE_X2Y59          LUT3 (Prop_lut3_I2_O)        0.124    18.384 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           0.794    19.178    c1/selr4_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.510    11.294    c1/cycle[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.100    11.394 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    11.845    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243    12.088    
                         time borrowed                4.959    17.047    
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -19.178    
  -------------------------------------------------------------------
                         slack                                 -2.131    

Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 0.124ns (1.381%)  route 8.852ns (98.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.885ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    12.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    12.408 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    14.214    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.550     6.334    c1/cycle[0]
    SLICE_X6Y56          LUT5 (Prop_lut5_I0_O)        0.100     6.434 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452     6.885    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     7.128    
                         time borrowed                4.973    12.101    
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -14.214    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -2.026ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 0.124ns (1.381%)  route 8.855ns (98.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.975ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    12.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    12.408 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    14.216    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.639     6.423    c1/cycle[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.100     6.523 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     6.975    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     7.218    
                         time borrowed                4.973    12.191    
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -14.216    
  -------------------------------------------------------------------
                         slack                                 -2.026    

Slack (VIOLATED) :        -1.865ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.305ns  (logic 0.124ns (1.493%)  route 8.181ns (98.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.490ns = ( 11.490 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    18.542    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.156    10.940    c1/cycle[0]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.100    11.040 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.490    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.733    
                         time borrowed                4.944    16.677    
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -18.542    
  -------------------------------------------------------------------
                         slack                                 -1.865    

Slack (VIOLATED) :        -0.412ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        8.156ns  (logic 0.124ns (1.520%)  route 8.032ns (98.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    12.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    12.408 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.985    13.393    c1/clr1_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.826     6.610    c1/cycle[0]
    SLICE_X3Y92          LUT4 (Prop_lut4_I2_O)        0.100     6.710 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.084     7.794    c1/clr7_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243     8.037    
                         time borrowed                4.944    12.981    
  -------------------------------------------------------------------
                         required time                         12.981    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.124ns (1.767%)  route 6.895ns (98.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      4.688ns
    Time given to startpoint:         4.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.895    12.133    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    12.257 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000    12.257    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.773     6.557    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.100     6.657 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669     7.325    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/G
                         clock pessimism              0.243     7.568    
                         time borrowed                4.688    12.257    
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.124ns (1.771%)  route 6.877ns (98.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      4.671ns
    Time given to startpoint:         4.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.877    12.115    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.124    12.239 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000    12.239    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.773     6.557    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.100     6.657 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669     7.325    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/G
                         clock pessimism              0.243     7.568    
                         time borrowed                4.671    12.239    
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                         -12.239    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 0.124ns (2.191%)  route 5.536ns (97.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.214ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.441ns
    Time given to startpoint:         4.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.138     8.375    c1/cycle[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.124     8.499 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           2.399    10.898    c1/clr5_reg_i_1_n_0
    SLICE_X4Y79          LDCE                                         f  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.880     5.664    c1/cycle[0]
    SLICE_X4Y79          LUT5 (Prop_lut5_I2_O)        0.100     5.764 r  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.451     6.214    c1/clr8_reg_i_1_n_0
    SLICE_X4Y79          LDCE                                         r  c1/clr8_reg/G
                         clock pessimism              0.243     6.457    
                         time borrowed                4.441    10.898    
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr9_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 0.124ns (2.028%)  route 5.990ns (97.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.769ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.340ns
    Time given to startpoint:         4.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.223    10.460    c1/cycle[2]
    SLICE_X2Y58          LUT3 (Prop_lut3_I0_O)        0.124    10.584 r  c1/selr9_reg[0]_i_1/O
                         net (fo=1, routed)           0.767    11.352    c1/selr9_reg[0]_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  c1/selr9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.421     6.205    c1/cycle[0]
    SLICE_X2Y58          LUT5 (Prop_lut5_I3_O)        0.100     6.305 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.464     6.769    c1/selr9_reg[1]_i_2_n_0
    SLICE_X2Y58          LDCE                                         r  c1/selr9_reg[0]/G
                         clock pessimism              0.243     7.012    
                         time borrowed                4.340    11.352    
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.045ns (1.979%)  route 2.229ns (98.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.548     3.133    c1/cycle[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.045     3.178 f  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.681     3.858    c1/selr9_reg[1]_i_1_n_0
    SLICE_X13Y63         LDCE                                         f  c1/seladd4_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.924     3.059    c1/cycle[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I2_O)        0.056     3.115 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.641     3.757    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X13Y63         LDCE                                         f  c1/seladd4_2_reg[2]/G
                         clock pessimism             -0.246     3.510    
    SLICE_X13Y63         LDCE (Hold_ldce_G_D)         0.070     3.580    c1/seladd4_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.045ns (2.279%)  route 1.930ns (97.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.548     3.133    c1/cycle[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.045     3.178 f  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.381     3.559    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         f  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.881     3.016    c1/cycle[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I3_O)        0.056     3.072 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.331     3.404    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         f  c1/opadd3_reg[0]/G
                         clock pessimism             -0.246     3.157    
    SLICE_X2Y63          LDCE (Hold_ldce_G_D)         0.059     3.216    c1/opadd3_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.216    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.045ns (2.471%)  route 1.776ns (97.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.552     3.136    c1/cycle[2]
    SLICE_X2Y60          LUT4 (Prop_lut4_I2_O)        0.045     3.181 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.224     3.405    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.881     3.016    c1/cycle[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I3_O)        0.056     3.072 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.155     3.228    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/seladd3_2_reg[1]/G
                         clock pessimism             -0.246     2.981    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.072     3.053    c1/seladd3_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.045ns (3.091%)  route 1.411ns (96.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.411     2.995    c1/cycle[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I1_O)        0.045     3.040 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.040    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.357     2.493    c1/cycle[0]
    SLICE_X4Y95          LUT5 (Prop_lut5_I2_O)        0.056     2.549 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     2.782    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.536    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     2.627    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        1.867ns  (logic 0.045ns (2.411%)  route 1.822ns (97.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 8.216 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.845     7.430    c1/cycle[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     7.475 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.976     8.451    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X5Y73          LDCE                                         r  c1/selr3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.732     7.867    c1/cycle[0]
    SLICE_X5Y73          LUT5 (Prop_lut5_I2_O)        0.056     7.923 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.292     8.216    c1/selr3_reg[1]_i_1_n_0
    SLICE_X5Y73          LDCE                                         f  c1/selr3_reg[1]/G
                         clock pessimism             -0.246     7.970    
    SLICE_X5Y73          LDCE (Hold_ldce_G_D)         0.066     8.036    c1/selr3_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.036    
                         arrival time                           8.451    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr9_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        1.984ns  (logic 0.045ns (2.268%)  route 1.939ns (97.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 8.299 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.548     8.133    c1/cycle[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.045     8.178 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.391     8.568    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y60          LDCE                                         r  c1/selr9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.803     7.938    c1/cycle[0]
    SLICE_X2Y58          LUT5 (Prop_lut5_I3_O)        0.056     7.994 f  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.305     8.299    c1/selr9_reg[1]_i_2_n_0
    SLICE_X2Y60          LDCE                                         f  c1/selr9_reg[1]/G
                         clock pessimism             -0.246     8.053    
    SLICE_X2Y60          LDCE (Hold_ldce_G_D)         0.059     8.112    c1/selr9_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.112    
                         arrival time                           8.568    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.045ns (3.102%)  route 1.406ns (96.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.406     2.990    c1/cycle[2]
    SLICE_X4Y96          LUT5 (Prop_lut5_I2_O)        0.045     3.035 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.035    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.267     2.403    c1/cycle[0]
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.056     2.459 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.692    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.446    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     2.537    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        1.921ns  (logic 0.045ns (2.342%)  route 1.876ns (97.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 8.165 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.845     7.430    c1/cycle[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     7.475 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.031     8.506    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y73          LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.747     7.882    c1/cycle[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.056     7.938 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     8.165    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X4Y73          LDCE                                         f  c1/seldiv_2_reg[1]/G
                         clock pessimism             -0.246     7.919    
    SLICE_X4Y73          LDCE (Hold_ldce_G_D)         0.066     7.985    c1/seldiv_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.985    
                         arrival time                           8.506    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.261ns  (logic 0.045ns (1.990%)  route 2.216ns (98.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 8.387 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.216     8.800    c1/cycle[2]
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.045     8.845 f  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.845    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.889     8.024    c1/cycle[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.056     8.080 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.306     8.387    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246     8.140    
    SLICE_X6Y55          LDCE (Hold_ldce_G_D)         0.120     8.260    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.260    
                         arrival time                           8.845    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.045ns (1.989%)  route 2.218ns (98.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.218     3.802    c1/cycle[2]
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.045     3.847 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.847    c1/enable9_reg_i_1_n_0
    SLICE_X3Y58          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.861     2.996    c1/cycle[0]
    SLICE_X3Y58          LUT5 (Prop_lut5_I4_O)        0.056     3.052 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.363     3.415    c1/enable9_reg_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     3.169    
    SLICE_X3Y58          LDCE (Hold_ldce_G_D)         0.091     3.260    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.847    
  -------------------------------------------------------------------
                         slack                                  0.587    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[0]

Setup :            9  Failing Endpoints,  Worst Slack       -4.590ns,  Total Violation      -21.494ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.590ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 0.124ns (1.075%)  route 11.408ns (98.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.007ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.458    15.695    c1/cycle[3]
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.124    15.819 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.950    16.769    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         f  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.478     6.262    c1/cycle[0]
    SLICE_X2Y60          LUT5 (Prop_lut5_I3_O)        0.100     6.362 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.645     7.007    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243     7.249    
                         time borrowed                4.930    12.179    
  -------------------------------------------------------------------
                         required time                         12.179    
                         arrival time                         -16.769    
  -------------------------------------------------------------------
                         slack                                 -4.590    

Slack (VIOLATED) :        -4.582ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        11.591ns  (logic 0.124ns (1.070%)  route 11.467ns (98.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.028ns = ( 12.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.458    20.695    c1/cycle[3]
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.124    20.819 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.010    21.829    c1/selr8_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.568    11.351    c1/cycle[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I3_O)        0.100    11.451 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    12.028    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.271    
                         time borrowed                4.976    17.247    
  -------------------------------------------------------------------
                         required time                         17.247    
                         arrival time                         -21.829    
  -------------------------------------------------------------------
                         slack                                 -4.582    

Slack (VIOLATED) :        -2.736ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 0.124ns (1.289%)  route 9.493ns (98.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.931ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    12.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    12.947 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    14.854    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.543     6.326    c1/cycle[0]
    SLICE_X5Y56          LUT5 (Prop_lut5_I4_O)        0.100     6.426 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505     6.931    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     7.174    
                         time borrowed                4.944    12.118    
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                 -2.736    

Slack (VIOLATED) :        -2.651ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.515ns  (logic 0.124ns (1.303%)  route 9.391ns (98.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.885ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    12.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    12.947 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    14.752    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.550     6.334    c1/cycle[0]
    SLICE_X6Y56          LUT5 (Prop_lut5_I0_O)        0.100     6.434 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452     6.885    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     7.128    
                         time borrowed                4.973    12.101    
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -14.752    
  -------------------------------------------------------------------
                         slack                                 -2.651    

Slack (VIOLATED) :        -2.564ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.124ns (1.303%)  route 9.393ns (98.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.975ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    12.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    12.947 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    14.755    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.639     6.423    c1/cycle[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.100     6.523 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     6.975    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     7.218    
                         time borrowed                4.973    12.191    
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -14.755    
  -------------------------------------------------------------------
                         slack                                 -2.564    

Slack (VIOLATED) :        -2.404ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 0.124ns (1.402%)  route 8.719ns (98.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.490ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    12.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    12.947 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    14.081    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.156     5.940    c1/cycle[0]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.100     6.040 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451     6.490    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.733    
                         time borrowed                4.944    11.677    
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                 -2.404    

Slack (VIOLATED) :        -0.951ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 0.124ns (1.426%)  route 8.570ns (98.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    12.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    12.947 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.985    13.932    c1/clr1_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.826     6.610    c1/cycle[0]
    SLICE_X3Y92          LUT4 (Prop_lut4_I2_O)        0.100     6.710 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.084     7.794    c1/clr7_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243     8.037    
                         time borrowed                4.944    12.981    
  -------------------------------------------------------------------
                         required time                         12.981    
                         arrival time                         -13.932    
  -------------------------------------------------------------------
                         slack                                 -0.951    

Slack (VIOLATED) :        -0.595ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 0.124ns (1.557%)  route 7.842ns (98.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      5.040ns
    Time given to startpoint:         5.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.842    13.080    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.124    13.204 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000    13.204    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.773     6.557    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.100     6.657 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669     7.325    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/G
                         clock pessimism              0.243     7.568    
                         time borrowed                5.040    12.608    
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -13.204    
  -------------------------------------------------------------------
                         slack                                 -0.595    

Slack (VIOLATED) :        -0.420ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 0.124ns (1.591%)  route 7.668ns (98.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      5.042ns
    Time given to startpoint:         5.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.668    12.906    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.124    13.030 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000    13.030    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.773     6.557    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.100     6.657 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669     7.325    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/G
                         clock pessimism              0.243     7.568    
                         time borrowed                5.042    12.610    
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                         -13.030    
  -------------------------------------------------------------------
                         slack                                 -0.420    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 0.124ns (2.107%)  route 5.760ns (97.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.855ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.024ns
    Time given to startpoint:         4.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          4.654     9.892    c1/cycle[3]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.124    10.016 r  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           1.106    11.122    c1/selr6_reg[0]_i_1_n_0
    SLICE_X6Y60          LDCE                                         r  c1/selr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.255     6.039    c1/cycle[0]
    SLICE_X6Y58          LUT5 (Prop_lut5_I0_O)        0.100     6.139 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.716     6.855    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y60          LDCE                                         r  c1/selr2_reg[0]/G
                         clock pessimism              0.243     7.098    
                         time borrowed                4.024    11.122    
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.309ns  (logic 0.045ns (3.438%)  route 1.264ns (96.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 7.782 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.264     7.848    c1/cycle[3]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.045     7.893 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     7.893    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.357     7.493    c1/cycle[0]
    SLICE_X4Y95          LUT5 (Prop_lut5_I2_O)        0.056     7.549 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.782    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     7.536    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     7.627    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.627    
                         arrival time                           7.893    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.024ns  (logic 0.045ns (2.224%)  route 1.979ns (97.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns = ( 8.356 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.610     8.194    c1/cycle[3]
    SLICE_X3Y59          LUT5 (Prop_lut5_I4_O)        0.045     8.239 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.369     8.608    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.822     7.958    c1/cycle[0]
    SLICE_X2Y60          LUT5 (Prop_lut5_I3_O)        0.056     8.014 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.342     8.356    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.246     8.109    
    SLICE_X3Y60          LDCE (Hold_ldce_G_D)         0.070     8.179    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.179    
                         arrival time                           8.608    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.038ns  (logic 0.045ns (2.208%)  route 1.993ns (97.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 8.375 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.718     8.302    c1/cycle[3]
    SLICE_X2Y57          LUT3 (Prop_lut3_I1_O)        0.045     8.347 r  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           0.275     8.622    c1/selr1_reg[1]_i_1_n_0
    SLICE_X2Y57          LDCE                                         r  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.892     8.028    c1/cycle[0]
    SLICE_X2Y57          LUT5 (Prop_lut5_I4_O)        0.056     8.084 f  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.291     8.375    c1/selr1_reg[1]_i_2_n_0
    SLICE_X2Y57          LDCE                                         f  c1/selr1_reg[1]/G
                         clock pessimism             -0.246     8.129    
    SLICE_X2Y57          LDCE (Hold_ldce_G_D)         0.059     8.188    c1/selr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.188    
                         arrival time                           8.622    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.559ns  (logic 0.045ns (2.886%)  route 1.514ns (97.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 7.850 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.945     7.530    c1/cycle[3]
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.045     7.575 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.569     8.144    c1/clr7_reg_i_1_n_0
    SLICE_X3Y92          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.432     7.567    c1/cycle[0]
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.056     7.623 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     7.850    c1/clr11_reg_i_1_n_0
    SLICE_X3Y92          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     7.604    
    SLICE_X3Y92          LDCE (Hold_ldce_G_D)         0.070     7.674    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -7.674    
                         arrival time                           8.144    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.045ns (2.316%)  route 1.898ns (97.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.661     3.245    c1/cycle[3]
    SLICE_X0Y61          LUT4 (Prop_lut4_I2_O)        0.045     3.290 r  c1/seladd3_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.237     3.528    c1/seladd3_1_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.881     3.016    c1/cycle[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I3_O)        0.056     3.072 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.155     3.228    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/seladd3_1_reg[1]/G
                         clock pessimism             -0.246     2.981    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     3.051    c1/seladd3_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.528    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.183ns  (logic 0.045ns (2.062%)  route 2.138ns (97.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 8.387 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.138     8.722    c1/cycle[3]
    SLICE_X6Y55          LUT4 (Prop_lut4_I1_O)        0.045     8.767 f  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.767    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.889     8.024    c1/cycle[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.056     8.080 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.306     8.387    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246     8.140    
    SLICE_X6Y55          LDCE (Hold_ldce_G_D)         0.120     8.260    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.260    
                         arrival time                           8.767    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.460ns  (logic 0.045ns (3.082%)  route 1.415ns (96.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 7.692 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.415     7.999    c1/cycle[3]
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.045     8.044 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.044    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.267     7.403    c1/cycle[0]
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.056     7.459 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.692    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.446    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.537    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.537    
                         arrival time                           8.044    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.045ns (2.111%)  route 2.087ns (97.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.719     3.303    c1/cycle[3]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.045     3.348 f  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           0.368     3.716    c1/selr10_reg[1]_i_1_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.864     2.999    c1/cycle[0]
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.056     3.055 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.292     3.347    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[1]/G
                         clock pessimism             -0.246     3.101    
    SLICE_X3Y57          LDCE (Hold_ldce_G_D)         0.066     3.167    c1/selr10_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.225ns  (logic 0.045ns (2.022%)  route 2.180ns (97.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns = ( 8.415 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.180     8.764    c1/cycle[3]
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.045     8.809 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     8.809    c1/enable9_reg_i_1_n_0
    SLICE_X3Y58          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.861     7.996    c1/cycle[0]
    SLICE_X3Y58          LUT5 (Prop_lut5_I4_O)        0.056     8.052 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.363     8.415    c1/enable9_reg_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     8.169    
    SLICE_X3Y58          LDCE (Hold_ldce_G_D)         0.091     8.260    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -8.260    
                         arrival time                           8.809    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.139ns  (logic 0.045ns (2.104%)  route 2.094ns (97.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 8.347 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.816     8.400    c1/cycle[3]
    SLICE_X3Y57          LUT4 (Prop_lut4_I2_O)        0.045     8.445 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.278     8.723    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y57          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.864     7.999    c1/cycle[0]
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.056     8.055 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.292     8.347    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     8.101    
    SLICE_X3Y57          LDCE (Hold_ldce_G_D)         0.070     8.171    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.171    
                         arrival time                           8.723    
  -------------------------------------------------------------------
                         slack                                  0.552    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[0]

Setup :           15  Failing Endpoints,  Worst Slack       -6.274ns,  Total Violation      -33.585ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.274ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        13.216ns  (logic 0.124ns (0.938%)  route 13.092ns (99.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.007ns = ( 12.007 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         12.142    22.380    c1/cycle[4]
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124    22.504 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.950    23.454    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.478    11.262    c1/cycle[0]
    SLICE_X2Y60          LUT5 (Prop_lut5_I3_O)        0.100    11.362 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.645    12.007    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.249    
                         time borrowed                4.930    17.179    
  -------------------------------------------------------------------
                         required time                         17.179    
                         arrival time                         -23.454    
  -------------------------------------------------------------------
                         slack                                 -6.274    

Slack (VIOLATED) :        -6.267ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        13.276ns  (logic 0.124ns (0.934%)  route 13.152ns (99.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.028ns = ( 12.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         12.142    22.380    c1/cycle[4]
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124    22.504 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.010    23.513    c1/selr8_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.568    11.351    c1/cycle[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I3_O)        0.100    11.451 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    12.028    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.271    
                         time borrowed                4.976    17.247    
  -------------------------------------------------------------------
                         required time                         17.247    
                         arrival time                         -23.513    
  -------------------------------------------------------------------
                         slack                                 -6.267    

Slack (VIOLATED) :        -2.928ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.808ns  (logic 0.124ns (1.264%)  route 9.684ns (98.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.931ns = ( 11.931 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    20.046    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.543    11.326    c1/cycle[0]
    SLICE_X5Y56          LUT5 (Prop_lut5_I4_O)        0.100    11.426 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    11.931    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    12.174    
                         time borrowed                4.944    17.118    
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                         -20.046    
  -------------------------------------------------------------------
                         slack                                 -2.928    

Slack (VIOLATED) :        -2.843ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.707ns  (logic 0.124ns (1.277%)  route 9.583ns (98.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.885ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    13.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    13.139 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    14.944    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.550     6.334    c1/cycle[0]
    SLICE_X6Y56          LUT5 (Prop_lut5_I0_O)        0.100     6.434 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452     6.885    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     7.128    
                         time borrowed                4.973    12.101    
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -14.944    
  -------------------------------------------------------------------
                         slack                                 -2.843    

Slack (VIOLATED) :        -2.756ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.709ns  (logic 0.124ns (1.277%)  route 9.585ns (98.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.975ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    13.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    13.139 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    14.947    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.639     6.423    c1/cycle[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.100     6.523 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     6.975    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     7.218    
                         time borrowed                4.973    12.191    
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -14.947    
  -------------------------------------------------------------------
                         slack                                 -2.756    

Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.035ns  (logic 0.124ns (1.372%)  route 8.911ns (98.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.490ns = ( 11.490 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    19.273    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.156    10.940    c1/cycle[0]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.100    11.040 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.490    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.733    
                         time borrowed                4.944    16.677    
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -19.273    
  -------------------------------------------------------------------
                         slack                                 -2.595    

Slack (VIOLATED) :        -2.196ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.005ns  (logic 0.124ns (1.377%)  route 8.881ns (98.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.845ns = ( 11.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Time given to startpoint:         4.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.087    18.325    c1/cycle[4]
    SLICE_X2Y59          LUT3 (Prop_lut3_I1_O)        0.124    18.449 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           0.794    19.243    c1/selr4_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.510    11.294    c1/cycle[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.100    11.394 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    11.845    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243    12.088    
                         time borrowed                4.959    17.047    
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -19.243    
  -------------------------------------------------------------------
                         slack                                 -2.196    

Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 0.124ns (1.395%)  route 8.763ns (98.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.845ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.999    13.236    c1/cycle[4]
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.124    13.360 f  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.764    14.124    c1/selr6_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         f  c1/selr4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.510     6.294    c1/cycle[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.100     6.394 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452     6.845    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[0]/G
                         clock pessimism              0.243     7.088    
                         time borrowed                4.973    12.061    
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                 -2.063    

Slack (VIOLATED) :        -1.987ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        8.912ns  (logic 0.124ns (1.391%)  route 8.788ns (98.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.975ns = ( 11.975 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.999    18.236    c1/cycle[4]
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.124    18.360 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.789    19.149    c1/selr6_reg[1]_i_1_n_0
    SLICE_X4Y60          LDCE                                         r  c1/seladd1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.478    11.262    c1/cycle[0]
    SLICE_X2Y60          LUT5 (Prop_lut5_I3_O)        0.100    11.362 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.613    11.975    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y60          LDCE                                         r  c1/seladd1_2_reg[1]/G
                         clock pessimism              0.243    12.218    
                         time borrowed                4.944    17.162    
  -------------------------------------------------------------------
                         required time                         17.162    
                         arrival time                         -19.149    
  -------------------------------------------------------------------
                         slack                                 -1.987    

Slack (VIOLATED) :        -1.879ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr6_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 0.124ns (1.440%)  route 8.488ns (98.560%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.798ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.999    13.236    c1/cycle[4]
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.124    13.360 f  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.489    13.849    c1/selr6_reg[1]_i_1_n_0
    SLICE_X1Y60          LDCE                                         f  c1/selr6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.464     6.247    c1/cycle[0]
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.100     6.347 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.451     6.798    c1/selr6_reg[1]_i_2_n_0
    SLICE_X1Y60          LDCE                                         r  c1/selr6_reg[1]/G
                         clock pessimism              0.243     7.041    
                         time borrowed                4.930    11.971    
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -13.849    
  -------------------------------------------------------------------
                         slack                                 -1.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.045ns (2.860%)  route 1.528ns (97.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.007     2.591    c1/cycle[4]
    SLICE_X1Y105         LUT1 (Prop_lut1_I0_O)        0.045     2.636 f  c1/seladd5_2_reg_i_1/O
                         net (fo=1, routed)           0.521     3.158    c1/seladd5_2_reg_i_1_n_0
    SLICE_X1Y105         LDCE                                         f  c1/seladd5_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.495     2.630    c1/cycle[0]
    SLICE_X1Y96          LUT5 (Prop_lut5_I3_O)        0.056     2.686 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.362     3.048    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/seladd5_2_reg/G
                         clock pessimism             -0.246     2.802    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.070     2.872    c1/seladd5_2_reg
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.403ns  (logic 0.045ns (3.207%)  route 1.358ns (96.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 7.782 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.358     7.942    c1/cycle[4]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.045     7.987 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     7.987    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.357     7.493    c1/cycle[0]
    SLICE_X4Y95          LUT5 (Prop_lut5_I2_O)        0.056     7.549 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.782    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     7.536    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     7.627    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.627    
                         arrival time                           7.987    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.045ns (2.608%)  route 1.680ns (97.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.680     3.265    c1/cycle[4]
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.045     3.310 f  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.310    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.495     2.630    c1/cycle[0]
    SLICE_X1Y96          LUT5 (Prop_lut5_I3_O)        0.056     2.686 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.362     3.048    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246     2.802    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.091     2.893    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.126ns  (logic 0.045ns (2.117%)  route 2.081ns (97.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 8.387 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.081     8.665    c1/cycle[4]
    SLICE_X6Y55          LUT4 (Prop_lut4_I0_O)        0.045     8.710 r  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.710    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X6Y55          LDCE                                         r  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.889     8.024    c1/cycle[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.056     8.080 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.306     8.387    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246     8.140    
    SLICE_X6Y55          LDCE (Hold_ldce_G_D)         0.120     8.260    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.260    
                         arrival time                           8.710    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.045ns (1.964%)  route 2.246ns (98.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 8.574 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.246     8.831    c1/cycle[4]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.045     8.876 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.876    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.028     8.164    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.056     8.220 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     8.574    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     8.328    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.091     8.419    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -8.419    
                         arrival time                           8.876    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.292ns  (logic 0.045ns (1.963%)  route 2.247ns (98.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 8.574 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.247     8.832    c1/cycle[4]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.045     8.877 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.877    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.028     8.164    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.056     8.220 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     8.574    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     8.328    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.092     8.420    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -8.420    
                         arrival time                           8.877    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.140ns  (logic 0.045ns (2.102%)  route 2.095ns (97.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 8.414 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.771     8.355    c1/cycle[4]
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.045     8.400 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           0.325     8.725    c1/enable3_reg_i_1_n_0
    SLICE_X6Y58          LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.770     7.906    c1/cycle[0]
    SLICE_X5Y57          LUT5 (Prop_lut5_I3_O)        0.056     7.962 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.452     8.414    c1/enable2_reg_i_2_n_0
    SLICE_X6Y58          LDCE                                         f  c1/enable3_reg/G
                         clock pessimism             -0.246     8.168    
    SLICE_X6Y58          LDCE (Hold_ldce_G_D)         0.059     8.227    c1/enable3_reg
  -------------------------------------------------------------------
                         required time                         -8.227    
                         arrival time                           8.725    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.044ns (2.286%)  route 1.881ns (97.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.743     3.327    c1/cycle[4]
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.044     3.371 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.138     3.509    c1/selr7_reg_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/opadd3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.881     3.016    c1/cycle[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I3_O)        0.056     3.072 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.155     3.228    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/opadd3_reg[1]/G
                         clock pessimism             -0.246     2.981    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.000     2.981    c1/opadd3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.045ns (2.108%)  route 2.090ns (97.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.771     3.355    c1/cycle[4]
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.045     3.400 f  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           0.319     3.719    c1/enable3_reg_i_1_n_0
    SLICE_X6Y60          LDCE                                         f  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.725     2.861    c1/cycle[0]
    SLICE_X6Y58          LUT5 (Prop_lut5_I0_O)        0.056     2.917 f  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.450     3.367    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y60          LDCE                                         f  c1/selr2_reg[1]/G
                         clock pessimism             -0.246     3.121    
    SLICE_X6Y60          LDCE (Hold_ldce_G_D)         0.052     3.173    c1/selr2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.074ns  (logic 0.045ns (2.169%)  route 2.029ns (97.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 8.267 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.683     8.267    c1/cycle[4]
    SLICE_X5Y58          LUT5 (Prop_lut5_I0_O)        0.045     8.312 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.347     8.659    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X5Y61          LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.822     7.958    c1/cycle[0]
    SLICE_X2Y60          LUT5 (Prop_lut5_I3_O)        0.056     8.014 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.253     8.267    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X5Y61          LDCE                                         f  c1/seladd1_1_reg[1]/G
                         clock pessimism             -0.246     8.021    
    SLICE_X5Y61          LDCE (Hold_ldce_G_D)         0.066     8.087    c1/seladd1_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.087    
                         arrival time                           8.659    
  -------------------------------------------------------------------
                         slack                                  0.572    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[1]

Setup :            4  Failing Endpoints,  Worst Slack       -6.557ns,  Total Violation      -18.571ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.557ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.514ns  (logic 0.124ns (0.918%)  route 13.390ns (99.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.976ns = ( 11.976 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.381    22.618    c1/cycle[0]
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.124    22.742 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.010    23.752    c1/selr8_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.516    11.300    c1/cycle[1]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.100    11.400 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    11.976    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.219    
                         time borrowed                4.976    17.195    
  -------------------------------------------------------------------
                         required time                         17.195    
                         arrival time                         -23.752    
  -------------------------------------------------------------------
                         slack                                 -6.557    

Slack (VIOLATED) :        -6.232ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.455ns  (logic 0.124ns (0.922%)  route 13.331ns (99.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.287ns = ( 12.287 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.381    22.618    c1/cycle[0]
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.124    22.742 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.950    23.692    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.759    11.542    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.100    11.642 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.645    12.287    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.530    
                         time borrowed                4.930    17.460    
  -------------------------------------------------------------------
                         required time                         17.460    
                         arrival time                         -23.692    
  -------------------------------------------------------------------
                         slack                                 -6.232    

Slack (VIOLATED) :        -3.662ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.996ns  (logic 0.124ns (0.886%)  route 13.872ns (99.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.355ns = ( 15.355 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.381    22.618    c1/cycle[0]
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.124    22.742 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.492    24.234    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.374    14.157    c1/cycle[1]
    SLICE_X1Y60          LUT4 (Prop_lut4_I1_O)        0.100    14.257 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.098    15.355    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    15.598    
                         time borrowed                4.973    20.571    
  -------------------------------------------------------------------
                         required time                         20.571    
                         arrival time                         -24.234    
  -------------------------------------------------------------------
                         slack                                 -3.662    

Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        12.323ns  (logic 0.124ns (1.006%)  route 12.199ns (98.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.254ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         10.459    15.697    c1/cycle[0]
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.124    15.821 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.740    17.560    c1/selr8_reg[0]_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.374     9.157    c1/cycle[1]
    SLICE_X1Y60          LUT4 (Prop_lut4_I1_O)        0.100     9.257 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.997    10.254    c1/enable8_reg_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    10.497    
                         time borrowed                4.944    15.441    
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                         -17.560    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 0.124ns (1.948%)  route 6.240ns (98.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.976ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.383ns
    Time given to startpoint:         4.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.272    10.509    c1/cycle[0]
    SLICE_X2Y59          LUT4 (Prop_lut4_I3_O)        0.124    10.633 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.968    11.602    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.516     6.300    c1/cycle[1]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.100     6.400 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576     6.976    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[0]/G
                         clock pessimism              0.243     7.219    
                         time borrowed                4.383    11.602    
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                         -11.602    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.603ns  (logic 0.124ns (1.878%)  route 6.479ns (98.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.373ns = ( 12.373 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.225ns
    Time given to startpoint:         4.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.125    15.363    c1/cycle[0]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.124    15.487 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.354    16.841    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X13Y62         LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.621    11.404    c1/cycle[1]
    SLICE_X4Y57          LUT5 (Prop_lut5_I3_O)        0.100    11.504 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.869    12.373    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X13Y62         LDCE                                         r  c1/seladd4_2_reg[0]/G
                         clock pessimism              0.243    12.616    
                         time borrowed                4.225    16.841    
  -------------------------------------------------------------------
                         required time                         16.841    
                         arrival time                         -16.841    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 0.124ns (2.109%)  route 5.756ns (97.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.696ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.178ns
    Time given to startpoint:         4.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.096    10.333    c1/cycle[0]
    SLICE_X2Y60          LUT4 (Prop_lut4_I1_O)        0.124    10.457 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.660    11.117    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.516     6.300    c1/cycle[1]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.100     6.400 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.296     6.696    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/G
                         clock pessimism              0.243     6.939    
                         time borrowed                4.178    11.117    
  -------------------------------------------------------------------
                         required time                         11.117    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 0.124ns (1.963%)  route 6.194ns (98.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.263ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.050ns
    Time given to startpoint:         4.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.453     9.690    c1/cycle[0]
    SLICE_X5Y73          LUT2 (Prop_lut2_I0_O)        0.124     9.814 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           1.741    11.556    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X11Y61         LDCE                                         f  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.575     6.359    c1/cycle[1]
    SLICE_X7Y59          LUT5 (Prop_lut5_I2_O)        0.100     6.459 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.804     7.263    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y61         LDCE                                         r  c1/selmul1_1_reg[0]/G
                         clock pessimism              0.243     7.506    
                         time borrowed                4.050    11.556    
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        5.869ns  (logic 0.124ns (2.113%)  route 5.745ns (97.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.976ns = ( 11.976 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      3.888ns
    Time given to startpoint:         3.888ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.691    14.929    c1/cycle[0]
    SLICE_X3Y59          LUT4 (Prop_lut4_I3_O)        0.124    15.053 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.054    16.107    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X3Y63          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.516    11.300    c1/cycle[1]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.100    11.400 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    11.976    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y63          LDCE                                         r  c1/seladd3_1_reg[0]/G
                         clock pessimism              0.243    12.219    
                         time borrowed                3.888    16.107    
  -------------------------------------------------------------------
                         required time                         16.107    
                         arrival time                         -16.107    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 0.124ns (2.031%)  route 5.982ns (97.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.236ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      3.864ns
    Time given to startpoint:         3.864ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.952    10.190    c1/cycle[0]
    SLICE_X7Y57          LUT4 (Prop_lut4_I1_O)        0.124    10.314 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           1.030    11.344    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.823     6.607    c1/cycle[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.100     6.707 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.529     7.236    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243     7.479    
                         time borrowed                3.864    11.344    
  -------------------------------------------------------------------
                         required time                         11.344    
                         arrival time                         -11.344    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.045ns (3.268%)  route 1.332ns (96.732%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.332     2.916    c1/cycle[0]
    SLICE_X4Y96          LUT5 (Prop_lut5_I0_O)        0.045     2.961 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.961    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.542     2.678    c1/cycle[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I2_O)        0.056     2.734 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.967    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.721    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     2.812    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.045ns (2.916%)  route 1.498ns (97.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.083ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.498     3.083    c1/cycle[0]
    SLICE_X1Y105         LUT2 (Prop_lut2_I0_O)        0.045     3.128 r  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.128    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X1Y105         LDCE                                         r  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.530     2.665    c1/cycle[1]
    SLICE_X1Y96          LUT5 (Prop_lut5_I4_O)        0.056     2.721 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.362     3.083    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246     2.837    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.091     2.928    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.045ns (3.406%)  route 1.276ns (96.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.276     2.860    c1/cycle[0]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     2.905 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     2.905    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.376     2.512    c1/cycle[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.056     2.568 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     2.801    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.555    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     2.646    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.359ns  (logic 0.045ns (1.907%)  route 2.314ns (98.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 8.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.314     8.899    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.045     8.944 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.944    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.139     8.274    c1/cycle[1]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.056     8.330 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     8.685    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     8.438    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.091     8.529    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -8.529    
                         arrival time                           8.944    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.348ns  (logic 0.045ns (1.916%)  route 2.303ns (98.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 8.603 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.935     8.519    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.045     8.564 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.369     8.933    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.070     8.205    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.056     8.261 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.342     8.603    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.246     8.357    
    SLICE_X3Y60          LDCE (Hold_ldce_G_D)         0.070     8.427    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.427    
                         arrival time                           8.933    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.045ns (2.797%)  route 1.564ns (97.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.995     2.580    c1/cycle[0]
    SLICE_X3Y92          LUT4 (Prop_lut4_I2_O)        0.045     2.625 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.569     3.193    c1/clr7_reg_i_1_n_0
    SLICE_X3Y92          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.414     2.550    c1/cycle[1]
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.056     2.606 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     2.832    c1/clr11_reg_i_1_n_0
    SLICE_X3Y92          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.586    
    SLICE_X3Y92          LDCE (Hold_ldce_G_D)         0.070     2.656    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.045ns (1.838%)  route 2.403ns (98.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.403     3.988    c1/cycle[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I1_O)        0.045     4.033 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     4.033    c1/enable6_reg_i_1_n_0
    SLICE_X5Y55          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.069     3.205    c1/cycle[1]
    SLICE_X5Y55          LUT5 (Prop_lut5_I2_O)        0.056     3.261 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.328     3.589    c1/enable6_reg_i_2_n_0
    SLICE_X5Y55          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     3.343    
    SLICE_X5Y55          LDCE (Hold_ldce_G_D)         0.091     3.434    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.434    
                         arrival time                           4.033    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.610ns  (logic 0.045ns (1.724%)  route 2.565ns (98.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 8.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.565     9.150    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.045     9.195 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     9.195    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.139     8.274    c1/cycle[1]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.056     8.330 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     8.685    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     8.438    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.092     8.530    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -8.530    
                         arrival time                           9.195    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.726ns  (logic 0.045ns (1.651%)  route 2.681ns (98.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns = ( 8.769 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.254     8.839    c1/cycle[0]
    SLICE_X12Y58         LUT4 (Prop_lut4_I3_O)        0.045     8.884 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.427     9.310    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.029     8.164    c1/cycle[1]
    SLICE_X4Y57          LUT5 (Prop_lut5_I3_O)        0.056     8.220 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.549     8.769    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X13Y59         LDCE                                         f  c1/seladd4_1_reg[0]/G
                         clock pessimism             -0.246     8.523    
    SLICE_X13Y59         LDCE (Hold_ldce_G_D)         0.070     8.593    c1/seladd4_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.593    
                         arrival time                           9.310    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.045ns (1.660%)  route 2.665ns (98.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.306     3.891    c1/cycle[0]
    SLICE_X12Y58         LUT4 (Prop_lut4_I2_O)        0.045     3.936 r  c1/seladd4_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.359     4.295    c1/seladd4_2_reg[1]_i_1_n_0
    SLICE_X12Y60         LDCE                                         r  c1/seladd4_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.029     3.164    c1/cycle[1]
    SLICE_X4Y57          LUT5 (Prop_lut5_I3_O)        0.056     3.220 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.520     3.741    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X12Y60         LDCE                                         f  c1/seladd4_2_reg[1]/G
                         clock pessimism             -0.246     3.495    
    SLICE_X12Y60         LDCE (Hold_ldce_G_D)         0.052     3.547    c1/seladd4_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.547    
                         arrival time                           4.295    
  -------------------------------------------------------------------
                         slack                                  0.748    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[1]

Setup :            6  Failing Endpoints,  Worst Slack       -2.155ns,  Total Violation       -8.292ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.155ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        9.078ns  (logic 0.124ns (1.366%)  route 8.954ns (98.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.974ns = ( 11.974 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    19.316    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.586    11.369    c1/cycle[1]
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.100    11.469 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    11.974    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    12.217    
                         time borrowed                4.944    17.161    
  -------------------------------------------------------------------
                         required time                         17.161    
                         arrival time                         -19.316    
  -------------------------------------------------------------------
                         slack                                 -2.155    

Slack (VIOLATED) :        -1.835ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.979ns  (logic 0.124ns (1.381%)  route 8.855ns (98.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.166ns = ( 12.166 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    19.216    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.830    11.614    c1/cycle[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.100    11.714 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452    12.166    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    12.409    
                         time borrowed                4.973    17.382    
  -------------------------------------------------------------------
                         required time                         17.382    
                         arrival time                         -19.216    
  -------------------------------------------------------------------
                         slack                                 -1.835    

Slack (VIOLATED) :        -1.828ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.976ns  (logic 0.124ns (1.381%)  route 8.852ns (98.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.170ns = ( 12.170 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    19.214    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.834    11.618    c1/cycle[1]
    SLICE_X6Y56          LUT5 (Prop_lut5_I2_O)        0.100    11.718 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    12.170    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    12.413    
                         time borrowed                4.973    17.386    
  -------------------------------------------------------------------
                         required time                         17.386    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                 -1.828    

Slack (VIOLATED) :        -1.807ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.305ns  (logic 0.124ns (1.493%)  route 8.181ns (98.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.548ns = ( 11.548 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    18.542    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.214    10.998    c1/cycle[1]
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.100    11.098 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.548    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.791    
                         time borrowed                4.944    16.735    
  -------------------------------------------------------------------
                         required time                         16.735    
                         arrival time                         -18.542    
  -------------------------------------------------------------------
                         slack                                 -1.807    

Slack (VIOLATED) :        -0.485ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.941ns  (logic 0.124ns (1.387%)  route 8.817ns (98.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.491ns = ( 13.491 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Time given to startpoint:         4.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          8.023    18.260    c1/cycle[2]
    SLICE_X2Y59          LUT3 (Prop_lut3_I2_O)        0.124    18.384 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           0.794    19.178    c1/selr4_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.156    12.939    c1/cycle[1]
    SLICE_X2Y59          LUT5 (Prop_lut5_I3_O)        0.100    13.039 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    13.491    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243    13.734    
                         time borrowed                4.959    18.693    
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -19.178    
  -------------------------------------------------------------------
                         slack                                 -0.485    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.156ns  (logic 0.124ns (1.520%)  route 8.032ns (98.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.025ns = ( 13.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.985    18.393    c1/clr1_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.057    11.841    c1/cycle[1]
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.100    11.941 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.084    13.025    c1/clr7_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    13.268    
                         time borrowed                4.944    18.212    
  -------------------------------------------------------------------
                         required time                         18.212    
                         arrival time                         -18.393    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.124ns (1.767%)  route 6.895ns (98.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.389ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      4.625ns
    Time given to startpoint:         4.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.895    12.133    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    12.257 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000    12.257    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.837     6.620    c1/cycle[1]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.100     6.720 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669     7.389    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/G
                         clock pessimism              0.243     7.632    
                         time borrowed                4.625    12.257    
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.124ns (1.771%)  route 6.877ns (98.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.389ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      4.607ns
    Time given to startpoint:         4.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.877    12.115    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.124    12.239 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000    12.239    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.837     6.620    c1/cycle[1]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.100     6.720 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669     7.389    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/G
                         clock pessimism              0.243     7.632    
                         time borrowed                4.607    12.239    
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                         -12.239    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        5.536ns  (logic 0.124ns (2.240%)  route 5.412ns (97.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 11.097 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.434ns
    Time given to startpoint:         4.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.138    13.375    c1/cycle[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.124    13.499 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           2.275    15.774    c1/clr5_reg_i_1_n_0
    SLICE_X4Y81          LDCE                                         r  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.763    10.546    c1/cycle[1]
    SLICE_X4Y81          LUT5 (Prop_lut5_I1_O)        0.100    10.646 r  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.451    11.097    c1/enable7_reg_i_1_n_0
    SLICE_X4Y81          LDCE                                         r  c1/enable7_reg/G
                         clock pessimism              0.243    11.340    
                         time borrowed                4.434    15.774    
  -------------------------------------------------------------------
                         required time                         15.774    
                         arrival time                         -15.774    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        5.731ns  (logic 0.124ns (2.164%)  route 5.607ns (97.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.360ns = ( 11.360 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.366ns
    Time given to startpoint:         4.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.138    13.375    c1/cycle[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.124    13.499 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           2.469    15.968    c1/clr5_reg_i_1_n_0
    SLICE_X6Y76          LDCE                                         r  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.024    10.808    c1/cycle[1]
    SLICE_X6Y76          LUT5 (Prop_lut5_I0_O)        0.100    10.908 r  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.452    11.360    c1/clr6_reg_i_1_n_0
    SLICE_X6Y76          LDCE                                         r  c1/clr6_reg/G
                         clock pessimism              0.243    11.603    
                         time borrowed                4.366    15.968    
  -------------------------------------------------------------------
                         required time                         15.968    
                         arrival time                         -15.968    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.045ns (1.979%)  route 2.229ns (98.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.548     3.133    c1/cycle[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.045     3.178 f  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.681     3.858    c1/selr9_reg[1]_i_1_n_0
    SLICE_X13Y63         LDCE                                         f  c1/seladd4_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.029     3.164    c1/cycle[1]
    SLICE_X4Y57          LUT5 (Prop_lut5_I3_O)        0.056     3.220 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.641     3.862    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X13Y63         LDCE                                         f  c1/seladd4_2_reg[2]/G
                         clock pessimism             -0.246     3.615    
    SLICE_X13Y63         LDCE (Hold_ldce_G_D)         0.070     3.685    c1/seladd4_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.686    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.045ns (3.102%)  route 1.406ns (96.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.406     2.990    c1/cycle[2]
    SLICE_X4Y96          LUT5 (Prop_lut5_I2_O)        0.045     3.035 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.035    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.542     2.678    c1/cycle[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I2_O)        0.056     2.734 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.967    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.721    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     2.812    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.045ns (2.279%)  route 1.930ns (97.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.548     3.133    c1/cycle[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.045     3.178 f  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.381     3.559    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         f  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.956     3.092    c1/cycle[1]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.056     3.148 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.331     3.479    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         f  c1/opadd3_reg[0]/G
                         clock pessimism             -0.246     3.233    
    SLICE_X2Y63          LDCE (Hold_ldce_G_D)         0.059     3.292    c1/opadd3_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr9_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        1.984ns  (logic 0.045ns (2.268%)  route 1.939ns (97.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns = ( 8.487 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.548     8.133    c1/cycle[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.045     8.178 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.391     8.568    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y60          LDCE                                         r  c1/selr9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.990     8.126    c1/cycle[1]
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.056     8.182 f  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.305     8.487    c1/selr9_reg[1]_i_2_n_0
    SLICE_X2Y60          LDCE                                         f  c1/selr9_reg[1]/G
                         clock pessimism             -0.246     8.241    
    SLICE_X2Y60          LDCE (Hold_ldce_G_D)         0.059     8.300    c1/selr9_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.300    
                         arrival time                           8.568    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.045ns (2.411%)  route 1.822ns (97.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.845     2.430    c1/cycle[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     2.475 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.976     3.451    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X5Y73          LDCE                                         f  c1/selr3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.871     3.006    c1/cycle[1]
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.056     3.062 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.292     3.355    c1/selr3_reg[1]_i_1_n_0
    SLICE_X5Y73          LDCE                                         f  c1/selr3_reg[1]/G
                         clock pessimism             -0.246     3.108    
    SLICE_X5Y73          LDCE (Hold_ldce_G_D)         0.066     3.174    c1/selr3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.045ns (2.471%)  route 1.776ns (97.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.303ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.552     3.136    c1/cycle[2]
    SLICE_X2Y60          LUT4 (Prop_lut4_I2_O)        0.045     3.181 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.224     3.405    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.956     3.092    c1/cycle[1]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.056     3.148 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.155     3.303    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/seladd3_2_reg[1]/G
                         clock pessimism             -0.246     3.057    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.072     3.129    c1/seladd3_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.045ns (3.091%)  route 1.411ns (96.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.411     2.995    c1/cycle[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I1_O)        0.045     3.040 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.040    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.376     2.512    c1/cycle[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.056     2.568 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     2.801    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.555    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     2.646    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.261ns  (logic 0.045ns (1.990%)  route 2.216ns (98.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 8.552 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.216     8.800    c1/cycle[2]
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.045     8.845 f  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.845    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.054     8.190    c1/cycle[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.056     8.246 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.306     8.552    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246     8.306    
    SLICE_X6Y55          LDCE (Hold_ldce_G_D)         0.120     8.426    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.426    
                         arrival time                           8.845    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.045ns (2.754%)  route 1.589ns (97.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.845     2.430    c1/cycle[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     2.475 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.744     3.219    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.542     2.678    c1/cycle[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I2_O)        0.056     2.734 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.967    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.246     2.721    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.066     2.787    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        1.921ns  (logic 0.045ns (2.342%)  route 1.876ns (97.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 8.195 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.845     7.430    c1/cycle[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     7.475 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.031     8.506    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y73          LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.777     7.912    c1/cycle[1]
    SLICE_X4Y73          LUT5 (Prop_lut5_I3_O)        0.056     7.968 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     8.195    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X4Y73          LDCE                                         f  c1/seldiv_2_reg[1]/G
                         clock pessimism             -0.246     7.949    
    SLICE_X4Y73          LDCE (Hold_ldce_G_D)         0.066     8.015    c1/seldiv_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.015    
                         arrival time                           8.506    
  -------------------------------------------------------------------
                         slack                                  0.491    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[1]

Setup :           10  Failing Endpoints,  Worst Slack       -4.634ns,  Total Violation      -22.071ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.634ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 0.124ns (1.070%)  route 11.467ns (98.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.976ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.458    15.695    c1/cycle[3]
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.124    15.819 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.010    16.829    c1/selr8_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         f  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.516     6.300    c1/cycle[1]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.100     6.400 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576     6.976    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243     7.219    
                         time borrowed                4.976    12.195    
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                 -4.634    

Slack (VIOLATED) :        -4.309ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        11.532ns  (logic 0.124ns (1.075%)  route 11.408ns (98.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.287ns = ( 12.287 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.458    20.695    c1/cycle[3]
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.124    20.819 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.950    21.769    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.759    11.542    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.100    11.642 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.645    12.287    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.530    
                         time borrowed                4.930    17.460    
  -------------------------------------------------------------------
                         required time                         17.460    
                         arrival time                         -21.769    
  -------------------------------------------------------------------
                         slack                                 -4.309    

Slack (VIOLATED) :        -2.694ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        9.617ns  (logic 0.124ns (1.289%)  route 9.493ns (98.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.974ns = ( 11.974 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    17.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    17.947 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    19.854    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.586    11.369    c1/cycle[1]
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.100    11.469 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    11.974    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    12.217    
                         time borrowed                4.944    17.161    
  -------------------------------------------------------------------
                         required time                         17.161    
                         arrival time                         -19.854    
  -------------------------------------------------------------------
                         slack                                 -2.694    

Slack (VIOLATED) :        -2.373ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        9.517ns  (logic 0.124ns (1.303%)  route 9.393ns (98.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.166ns = ( 12.166 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    17.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    17.947 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    19.755    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.830    11.614    c1/cycle[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.100    11.714 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452    12.166    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    12.409    
                         time borrowed                4.973    17.382    
  -------------------------------------------------------------------
                         required time                         17.382    
                         arrival time                         -19.755    
  -------------------------------------------------------------------
                         slack                                 -2.373    

Slack (VIOLATED) :        -2.367ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        9.515ns  (logic 0.124ns (1.303%)  route 9.391ns (98.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.170ns = ( 12.170 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    17.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    17.947 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    19.752    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.834    11.618    c1/cycle[1]
    SLICE_X6Y56          LUT5 (Prop_lut5_I2_O)        0.100    11.718 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    12.170    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    12.413    
                         time borrowed                4.973    17.386    
  -------------------------------------------------------------------
                         required time                         17.386    
                         arrival time                         -19.752    
  -------------------------------------------------------------------
                         slack                                 -2.367    

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        8.843ns  (logic 0.124ns (1.402%)  route 8.719ns (98.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.548ns = ( 11.548 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    17.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    17.947 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    19.081    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.214    10.998    c1/cycle[1]
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.100    11.098 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.548    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.791    
                         time borrowed                4.944    16.735    
  -------------------------------------------------------------------
                         required time                         16.735    
                         arrival time                         -19.081    
  -------------------------------------------------------------------
                         slack                                 -2.346    

Slack (VIOLATED) :        -1.740ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        12.073ns  (logic 0.124ns (1.027%)  route 11.949ns (98.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.355ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.458    15.695    c1/cycle[3]
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.124    15.819 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.492    17.311    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y69          LDCE                                         f  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.374     9.157    c1/cycle[1]
    SLICE_X1Y60          LUT4 (Prop_lut4_I1_O)        0.100     9.257 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.098    10.355    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    10.598    
                         time borrowed                4.973    15.571    
  -------------------------------------------------------------------
                         required time                         15.571    
                         arrival time                         -17.311    
  -------------------------------------------------------------------
                         slack                                 -1.740    

Slack (VIOLATED) :        -0.720ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        8.694ns  (logic 0.124ns (1.426%)  route 8.570ns (98.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.025ns = ( 13.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    17.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    17.947 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.985    18.932    c1/clr1_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.057    11.841    c1/cycle[1]
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.100    11.941 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.084    13.025    c1/clr7_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    13.268    
                         time borrowed                4.944    18.212    
  -------------------------------------------------------------------
                         required time                         18.212    
                         arrival time                         -18.932    
  -------------------------------------------------------------------
                         slack                                 -0.720    

Slack (VIOLATED) :        -0.532ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 0.124ns (1.557%)  route 7.842ns (98.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.389ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      5.040ns
    Time given to startpoint:         5.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.842    13.080    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.124    13.204 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000    13.204    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.837     6.620    c1/cycle[1]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.100     6.720 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669     7.389    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/G
                         clock pessimism              0.243     7.632    
                         time borrowed                5.040    12.672    
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -13.204    
  -------------------------------------------------------------------
                         slack                                 -0.532    

Slack (VIOLATED) :        -0.356ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 0.124ns (1.591%)  route 7.668ns (98.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.389ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      5.042ns
    Time given to startpoint:         5.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.668    12.906    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.124    13.030 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000    13.030    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.837     6.620    c1/cycle[1]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.100     6.720 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669     7.389    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/G
                         clock pessimism              0.243     7.632    
                         time borrowed                5.042    12.674    
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -13.030    
  -------------------------------------------------------------------
                         slack                                 -0.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.024ns  (logic 0.045ns (2.224%)  route 1.979ns (97.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 8.603 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.610     8.194    c1/cycle[3]
    SLICE_X3Y59          LUT5 (Prop_lut5_I4_O)        0.045     8.239 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.369     8.608    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.070     8.205    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.056     8.261 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.342     8.603    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.246     8.357    
    SLICE_X3Y60          LDCE (Hold_ldce_G_D)         0.070     8.427    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.427    
                         arrival time                           8.608    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.460ns  (logic 0.045ns (3.082%)  route 1.415ns (96.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 7.967 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.415     7.999    c1/cycle[3]
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.045     8.044 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.044    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.542     7.678    c1/cycle[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I2_O)        0.056     7.734 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.967    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.721    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.812    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.812    
                         arrival time                           8.044    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.045ns (3.438%)  route 1.264ns (96.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.264     2.848    c1/cycle[3]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.045     2.893 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     2.893    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.376     2.512    c1/cycle[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.056     2.568 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     2.801    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.555    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     2.646    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.045ns (2.060%)  route 2.140ns (97.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.140     3.724    c1/cycle[3]
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.045     3.769 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     3.769    c1/enable6_reg_i_1_n_0
    SLICE_X5Y55          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.069     3.205    c1/cycle[1]
    SLICE_X5Y55          LUT5 (Prop_lut5_I2_O)        0.056     3.261 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.328     3.589    c1/enable6_reg_i_2_n_0
    SLICE_X5Y55          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     3.343    
    SLICE_X5Y55          LDCE (Hold_ldce_G_D)         0.091     3.434    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.434    
                         arrival time                           3.769    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.183ns  (logic 0.045ns (2.062%)  route 2.138ns (97.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 8.552 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.138     8.722    c1/cycle[3]
    SLICE_X6Y55          LUT4 (Prop_lut4_I1_O)        0.045     8.767 f  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.767    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.054     8.190    c1/cycle[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.056     8.246 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.306     8.552    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246     8.306    
    SLICE_X6Y55          LDCE (Hold_ldce_G_D)         0.120     8.426    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.426    
                         arrival time                           8.767    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.045ns (2.111%)  route 2.087ns (97.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.719     3.303    c1/cycle[3]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.045     3.348 f  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           0.368     3.716    c1/selr10_reg[1]_i_1_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.042     3.178    c1/cycle[1]
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.056     3.234 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.292     3.526    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[1]/G
                         clock pessimism             -0.246     3.279    
    SLICE_X3Y57          LDCE (Hold_ldce_G_D)         0.066     3.345    c1/selr10_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.045ns (2.104%)  route 2.094ns (97.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.816     3.400    c1/cycle[3]
    SLICE_X3Y57          LUT4 (Prop_lut4_I2_O)        0.045     3.445 f  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.278     3.723    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.042     3.178    c1/cycle[1]
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.056     3.234 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.292     3.526    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     3.279    
    SLICE_X3Y57          LDCE (Hold_ldce_G_D)         0.070     3.349    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.349    
                         arrival time                           3.723    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.943ns  (logic 0.045ns (2.316%)  route 1.898ns (97.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.303ns = ( 8.303 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.661     8.245    c1/cycle[3]
    SLICE_X0Y61          LUT4 (Prop_lut4_I2_O)        0.045     8.290 f  c1/seladd3_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.237     8.528    c1/seladd3_1_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/seladd3_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.956     8.092    c1/cycle[1]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.056     8.148 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.155     8.303    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/seladd3_1_reg[1]/G
                         clock pessimism             -0.246     8.057    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     8.127    c1/seladd3_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.127    
                         arrival time                           8.528    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.186ns  (logic 0.045ns (2.059%)  route 2.141ns (97.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 8.515 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.794     8.379    c1/cycle[3]
    SLICE_X5Y58          LUT5 (Prop_lut5_I1_O)        0.045     8.424 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.347     8.770    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X5Y61          LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.070     8.205    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.056     8.261 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.253     8.515    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X5Y61          LDCE                                         f  c1/seladd1_1_reg[1]/G
                         clock pessimism             -0.246     8.269    
    SLICE_X5Y61          LDCE (Hold_ldce_G_D)         0.066     8.335    c1/seladd1_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.335    
                         arrival time                           8.770    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.038ns  (logic 0.045ns (2.208%)  route 1.993ns (97.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 8.355 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.718     8.302    c1/cycle[3]
    SLICE_X2Y57          LUT3 (Prop_lut3_I1_O)        0.045     8.347 r  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           0.275     8.622    c1/selr1_reg[1]_i_1_n_0
    SLICE_X2Y57          LDCE                                         r  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.872     8.008    c1/cycle[1]
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.056     8.064 f  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.291     8.355    c1/selr1_reg[1]_i_2_n_0
    SLICE_X2Y57          LDCE                                         f  c1/selr1_reg[1]/G
                         clock pessimism             -0.246     8.109    
    SLICE_X2Y57          LDCE (Hold_ldce_G_D)         0.059     8.168    c1/selr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.168    
                         arrival time                           8.622    
  -------------------------------------------------------------------
                         slack                                  0.455    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[1]

Setup :           16  Failing Endpoints,  Worst Slack       -6.318ns,  Total Violation      -34.159ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.318ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        13.276ns  (logic 0.124ns (0.934%)  route 13.152ns (99.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.976ns = ( 11.976 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         12.142    22.380    c1/cycle[4]
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124    22.504 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.010    23.513    c1/selr8_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.516    11.300    c1/cycle[1]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.100    11.400 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    11.976    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.219    
                         time borrowed                4.976    17.195    
  -------------------------------------------------------------------
                         required time                         17.195    
                         arrival time                         -23.513    
  -------------------------------------------------------------------
                         slack                                 -6.318    

Slack (VIOLATED) :        -5.994ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        13.216ns  (logic 0.124ns (0.938%)  route 13.092ns (99.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.287ns = ( 12.287 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         12.142    22.380    c1/cycle[4]
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124    22.504 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.950    23.454    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.759    11.542    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.100    11.642 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.645    12.287    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.530    
                         time borrowed                4.930    17.460    
  -------------------------------------------------------------------
                         required time                         17.460    
                         arrival time                         -23.454    
  -------------------------------------------------------------------
                         slack                                 -5.994    

Slack (VIOLATED) :        -3.424ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        13.758ns  (logic 0.124ns (0.901%)  route 13.634ns (99.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.355ns = ( 15.355 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         12.142    22.380    c1/cycle[4]
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124    22.504 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.492    23.995    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.374    14.157    c1/cycle[1]
    SLICE_X1Y60          LUT4 (Prop_lut4_I1_O)        0.100    14.257 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.098    15.355    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    15.598    
                         time borrowed                4.973    20.571    
  -------------------------------------------------------------------
                         required time                         20.571    
                         arrival time                         -23.995    
  -------------------------------------------------------------------
                         slack                                 -3.424    

Slack (VIOLATED) :        -2.885ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.808ns  (logic 0.124ns (1.264%)  route 9.684ns (98.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.974ns = ( 11.974 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    20.046    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.586    11.369    c1/cycle[1]
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.100    11.469 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    11.974    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    12.217    
                         time borrowed                4.944    17.161    
  -------------------------------------------------------------------
                         required time                         17.161    
                         arrival time                         -20.046    
  -------------------------------------------------------------------
                         slack                                 -2.885    

Slack (VIOLATED) :        -2.565ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.709ns  (logic 0.124ns (1.277%)  route 9.585ns (98.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.166ns = ( 12.166 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    19.947    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.830    11.614    c1/cycle[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.100    11.714 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452    12.166    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    12.409    
                         time borrowed                4.973    17.382    
  -------------------------------------------------------------------
                         required time                         17.382    
                         arrival time                         -19.947    
  -------------------------------------------------------------------
                         slack                                 -2.565    

Slack (VIOLATED) :        -2.558ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.707ns  (logic 0.124ns (1.277%)  route 9.583ns (98.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.170ns = ( 12.170 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    19.944    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.834    11.618    c1/cycle[1]
    SLICE_X6Y56          LUT5 (Prop_lut5_I2_O)        0.100    11.718 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    12.170    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    12.413    
                         time borrowed                4.973    17.386    
  -------------------------------------------------------------------
                         required time                         17.386    
                         arrival time                         -19.944    
  -------------------------------------------------------------------
                         slack                                 -2.558    

Slack (VIOLATED) :        -2.538ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.035ns  (logic 0.124ns (1.372%)  route 8.911ns (98.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.548ns = ( 11.548 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    19.273    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.214    10.998    c1/cycle[1]
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.100    11.098 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.548    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.791    
                         time borrowed                4.944    16.735    
  -------------------------------------------------------------------
                         required time                         16.735    
                         arrival time                         -19.273    
  -------------------------------------------------------------------
                         slack                                 -2.538    

Slack (VIOLATED) :        -2.038ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        12.242ns  (logic 0.124ns (1.013%)  route 12.118ns (98.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.254ns = ( 15.254 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.378    20.616    c1/cycle[4]
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.124    20.740 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.740    22.479    c1/selr8_reg[0]_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.374    14.157    c1/cycle[1]
    SLICE_X1Y60          LUT4 (Prop_lut4_I1_O)        0.100    14.257 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.997    15.254    c1/enable8_reg_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    15.497    
                         time borrowed                4.944    20.441    
  -------------------------------------------------------------------
                         required time                         20.441    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                 -2.038    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr6_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 0.124ns (1.440%)  route 8.488ns (98.560%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.968ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.999    13.236    c1/cycle[4]
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.124    13.360 f  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.489    13.849    c1/selr6_reg[1]_i_1_n_0
    SLICE_X1Y60          LDCE                                         f  c1/selr6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.634     6.417    c1/cycle[1]
    SLICE_X1Y60          LUT5 (Prop_lut5_I4_O)        0.100     6.517 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.451     6.968    c1/selr6_reg[1]_i_2_n_0
    SLICE_X1Y60          LDCE                                         r  c1/selr6_reg[1]/G
                         clock pessimism              0.243     7.211    
                         time borrowed                4.930    12.141    
  -------------------------------------------------------------------
                         required time                         12.141    
                         arrival time                         -13.849    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.707ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        8.912ns  (logic 0.124ns (1.391%)  route 8.788ns (98.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.256ns = ( 12.256 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.999    18.236    c1/cycle[4]
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.124    18.360 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.789    19.149    c1/selr6_reg[1]_i_1_n_0
    SLICE_X4Y60          LDCE                                         r  c1/seladd1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.759    11.542    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.100    11.642 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.613    12.256    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y60          LDCE                                         r  c1/seladd1_2_reg[1]/G
                         clock pessimism              0.243    12.499    
                         time borrowed                4.944    17.443    
  -------------------------------------------------------------------
                         required time                         17.443    
                         arrival time                         -19.149    
  -------------------------------------------------------------------
                         slack                                 -1.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.140ns  (logic 0.045ns (2.102%)  route 2.095ns (97.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 8.671 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.771     8.355    c1/cycle[4]
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.045     8.400 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           0.325     8.725    c1/enable3_reg_i_1_n_0
    SLICE_X6Y58          LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.027     8.163    c1/cycle[1]
    SLICE_X5Y57          LUT5 (Prop_lut5_I2_O)        0.056     8.219 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.452     8.671    c1/enable2_reg_i_2_n_0
    SLICE_X6Y58          LDCE                                         f  c1/enable3_reg/G
                         clock pessimism             -0.246     8.425    
    SLICE_X6Y58          LDCE (Hold_ldce_G_D)         0.059     8.484    c1/enable3_reg
  -------------------------------------------------------------------
                         required time                         -8.484    
                         arrival time                           8.725    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.573ns  (logic 0.045ns (2.860%)  route 1.528ns (97.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 8.083 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.007     7.591    c1/cycle[4]
    SLICE_X1Y105         LUT1 (Prop_lut1_I0_O)        0.045     7.636 r  c1/seladd5_2_reg_i_1/O
                         net (fo=1, routed)           0.521     8.158    c1/seladd5_2_reg_i_1_n_0
    SLICE_X1Y105         LDCE                                         r  c1/seladd5_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.530     7.665    c1/cycle[1]
    SLICE_X1Y96          LUT5 (Prop_lut5_I4_O)        0.056     7.721 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.362     8.083    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/seladd5_2_reg/G
                         clock pessimism             -0.246     7.837    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.070     7.907    c1/seladd5_2_reg
  -------------------------------------------------------------------
                         required time                         -7.907    
                         arrival time                           8.158    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.126ns  (logic 0.045ns (2.117%)  route 2.081ns (97.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 8.552 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.081     8.665    c1/cycle[4]
    SLICE_X6Y55          LUT4 (Prop_lut4_I0_O)        0.045     8.710 r  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.710    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X6Y55          LDCE                                         r  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.054     8.190    c1/cycle[1]
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.056     8.246 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.306     8.552    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246     8.306    
    SLICE_X6Y55          LDCE (Hold_ldce_G_D)         0.120     8.426    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.426    
                         arrival time                           8.710    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.046ns  (logic 0.045ns (2.199%)  route 2.001ns (97.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 8.486 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.723     8.307    c1/cycle[4]
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.045     8.352 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.278     8.631    c1/enable2_reg_i_1_n_0
    SLICE_X5Y58          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.027     8.163    c1/cycle[1]
    SLICE_X5Y57          LUT5 (Prop_lut5_I2_O)        0.056     8.219 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.267     8.486    c1/enable2_reg_i_2_n_0
    SLICE_X5Y58          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     8.239    
    SLICE_X5Y58          LDCE (Hold_ldce_G_D)         0.070     8.309    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -8.309    
                         arrival time                           8.631    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.074ns  (logic 0.045ns (2.169%)  route 2.029ns (97.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 8.515 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.683     8.267    c1/cycle[4]
    SLICE_X5Y58          LUT5 (Prop_lut5_I0_O)        0.045     8.312 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.347     8.659    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X5Y61          LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.070     8.205    c1/cycle[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.056     8.261 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.253     8.515    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X5Y61          LDCE                                         f  c1/seladd1_1_reg[1]/G
                         clock pessimism             -0.246     8.269    
    SLICE_X5Y61          LDCE (Hold_ldce_G_D)         0.066     8.335    c1/seladd1_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.335    
                         arrival time                           8.659    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.045ns (3.207%)  route 1.358ns (96.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.358     2.942    c1/cycle[4]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.045     2.987 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     2.987    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.376     2.512    c1/cycle[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.056     2.568 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     2.801    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.555    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     2.646    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.572ns  (logic 0.045ns (2.862%)  route 1.527ns (97.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 7.967 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.527     8.112    c1/cycle[4]
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.045     8.157 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.157    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.542     7.678    c1/cycle[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I2_O)        0.056     7.734 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.967    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.721    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.812    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.812    
                         arrival time                           8.157    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.045ns (1.964%)  route 2.246ns (98.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 8.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.246     8.831    c1/cycle[4]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.045     8.876 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.876    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.139     8.274    c1/cycle[1]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.056     8.330 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     8.685    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     8.438    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.091     8.529    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -8.529    
                         arrival time                           8.876    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.292ns  (logic 0.045ns (1.963%)  route 2.247ns (98.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 8.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.247     8.832    c1/cycle[4]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.045     8.877 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.877    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.139     8.274    c1/cycle[1]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.056     8.330 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     8.685    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     8.438    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.092     8.530    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -8.530    
                         arrival time                           8.877    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.045ns (2.041%)  route 2.160ns (97.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.160     3.744    c1/cycle[4]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     3.789 f  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     3.789    c1/enable6_reg_i_1_n_0
    SLICE_X5Y55          LDCE                                         f  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.069     3.205    c1/cycle[1]
    SLICE_X5Y55          LUT5 (Prop_lut5_I2_O)        0.056     3.261 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.328     3.589    c1/enable6_reg_i_2_n_0
    SLICE_X5Y55          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     3.343    
    SLICE_X5Y55          LDCE (Hold_ldce_G_D)         0.091     3.434    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.434    
                         arrival time                           3.789    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[2]

Setup :            4  Failing Endpoints,  Worst Slack       -6.577ns,  Total Violation      -19.717ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.577ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.514ns  (logic 0.124ns (0.918%)  route 13.390ns (99.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.955ns = ( 11.955 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.381    22.618    c1/cycle[0]
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.124    22.742 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.010    23.752    c1/selr8_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.495    11.279    c1/cycle[2]
    SLICE_X0Y61          LUT5 (Prop_lut5_I1_O)        0.100    11.379 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    11.955    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.198    
                         time borrowed                4.976    17.174    
  -------------------------------------------------------------------
                         required time                         17.174    
                         arrival time                         -23.752    
  -------------------------------------------------------------------
                         slack                                 -6.577    

Slack (VIOLATED) :        -6.575ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.455ns  (logic 0.124ns (0.922%)  route 13.331ns (99.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.944ns = ( 11.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.381    22.618    c1/cycle[0]
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.124    22.742 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.950    23.692    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.415    11.199    c1/cycle[2]
    SLICE_X2Y60          LUT5 (Prop_lut5_I1_O)        0.100    11.299 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.645    11.944    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.187    
                         time borrowed                4.930    17.117    
  -------------------------------------------------------------------
                         required time                         17.117    
                         arrival time                         -23.692    
  -------------------------------------------------------------------
                         slack                                 -6.575    

Slack (VIOLATED) :        -4.054ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.996ns  (logic 0.124ns (0.886%)  route 13.872ns (99.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.964ns = ( 14.964 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.381    22.618    c1/cycle[0]
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.124    22.742 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.492    24.234    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.982    13.766    c1/cycle[2]
    SLICE_X1Y60          LUT4 (Prop_lut4_I3_O)        0.100    13.866 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.098    14.964    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    15.207    
                         time borrowed                4.973    20.180    
  -------------------------------------------------------------------
                         required time                         20.180    
                         arrival time                         -24.234    
  -------------------------------------------------------------------
                         slack                                 -4.054    

Slack (VIOLATED) :        -2.511ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.323ns  (logic 0.124ns (1.006%)  route 12.199ns (98.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 14.863 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         10.459    20.697    c1/cycle[0]
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.124    20.821 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.740    22.560    c1/selr8_reg[0]_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.982    13.766    c1/cycle[2]
    SLICE_X1Y60          LUT4 (Prop_lut4_I3_O)        0.100    13.866 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.997    14.863    c1/enable8_reg_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    15.106    
                         time borrowed                4.944    20.050    
  -------------------------------------------------------------------
                         required time                         20.050    
                         arrival time                         -22.560    
  -------------------------------------------------------------------
                         slack                                 -2.511    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 0.124ns (1.948%)  route 6.240ns (98.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.955ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.404ns
    Time given to startpoint:         4.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.272    10.509    c1/cycle[0]
    SLICE_X2Y59          LUT4 (Prop_lut4_I3_O)        0.124    10.633 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.968    11.602    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.495     6.279    c1/cycle[2]
    SLICE_X0Y61          LUT5 (Prop_lut5_I1_O)        0.100     6.379 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576     6.955    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[0]/G
                         clock pessimism              0.243     7.198    
                         time borrowed                4.404    11.602    
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                         -11.602    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.603ns  (logic 0.124ns (1.878%)  route 6.479ns (98.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.360ns = ( 12.360 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.238ns
    Time given to startpoint:         4.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.125    15.363    c1/cycle[0]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.124    15.487 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.354    16.841    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X13Y62         LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.607    11.391    c1/cycle[2]
    SLICE_X4Y57          LUT5 (Prop_lut5_I1_O)        0.100    11.491 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.869    12.360    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X13Y62         LDCE                                         r  c1/seladd4_2_reg[0]/G
                         clock pessimism              0.243    12.602    
                         time borrowed                4.238    16.841    
  -------------------------------------------------------------------
                         required time                         16.841    
                         arrival time                         -16.841    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 0.124ns (2.109%)  route 5.756ns (97.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.675ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.199ns
    Time given to startpoint:         4.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.096    10.333    c1/cycle[0]
    SLICE_X2Y60          LUT4 (Prop_lut4_I1_O)        0.124    10.457 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.660    11.117    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.495     6.279    c1/cycle[2]
    SLICE_X0Y61          LUT5 (Prop_lut5_I1_O)        0.100     6.379 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.296     6.675    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/G
                         clock pessimism              0.243     6.918    
                         time borrowed                4.199    11.117    
  -------------------------------------------------------------------
                         required time                         11.117    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.106ns  (logic 0.124ns (2.031%)  route 5.982ns (97.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.102ns = ( 12.102 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      3.998ns
    Time given to startpoint:         3.998ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.952    15.190    c1/cycle[0]
    SLICE_X7Y57          LUT4 (Prop_lut4_I1_O)        0.124    15.314 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           1.030    16.344    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.689    11.473    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.100    11.573 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.529    12.102    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243    12.345    
                         time borrowed                3.998    16.344    
  -------------------------------------------------------------------
                         required time                         16.344    
                         arrival time                         -16.344    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.105ns  (logic 0.124ns (2.031%)  route 5.981ns (97.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.102ns = ( 12.102 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      3.997ns
    Time given to startpoint:         3.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.947    15.185    c1/cycle[0]
    SLICE_X7Y57          LUT4 (Prop_lut4_I1_O)        0.124    15.309 f  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.033    16.342    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.689    11.473    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.100    11.573 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.529    12.102    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.243    12.345    
                         time borrowed                3.997    16.342    
  -------------------------------------------------------------------
                         required time                         16.342    
                         arrival time                         -16.342    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seldiv_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        5.373ns  (logic 0.124ns (2.308%)  route 5.249ns (97.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 11.448 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      3.920ns
    Time given to startpoint:         3.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.453    14.690    c1/cycle[0]
    SLICE_X5Y73          LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.797    15.611    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X4Y73          LDCE                                         r  c1/seldiv_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.114    10.897    c1/cycle[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I2_O)        0.100    10.997 r  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.451    11.448    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X4Y73          LDCE                                         r  c1/seldiv_2_reg[0]/G
                         clock pessimism              0.243    11.691    
                         time borrowed                3.920    15.611    
  -------------------------------------------------------------------
                         required time                         15.611    
                         arrival time                         -15.611    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        1.377ns  (logic 0.045ns (3.268%)  route 1.332ns (96.732%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 7.717 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.332     7.916    c1/cycle[0]
    SLICE_X4Y96          LUT5 (Prop_lut5_I0_O)        0.045     7.961 f  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.961    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.292     7.428    c1/cycle[2]
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.056     7.484 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.717    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.471    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.562    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.562    
                         arrival time                           7.961    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        1.321ns  (logic 0.045ns (3.406%)  route 1.276ns (96.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 7.652 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.276     7.860    c1/cycle[0]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     7.905 f  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     7.905    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.227     7.363    c1/cycle[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.056     7.419 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.652    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     7.406    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     7.497    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.497    
                         arrival time                           7.905    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        1.543ns  (logic 0.045ns (2.916%)  route 1.498ns (97.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 7.853 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.498     8.083    c1/cycle[0]
    SLICE_X1Y105         LUT2 (Prop_lut2_I0_O)        0.045     8.128 f  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.128    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.299     7.435    c1/cycle[2]
    SLICE_X1Y96          LUT5 (Prop_lut5_I2_O)        0.056     7.491 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.362     7.853    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246     7.606    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.091     7.697    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.697    
                         arrival time                           8.128    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.359ns  (logic 0.045ns (1.907%)  route 2.314ns (98.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 8.503 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.314     8.899    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.045     8.944 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.944    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.957     8.092    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.056     8.148 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     8.503    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     8.257    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.091     8.348    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -8.348    
                         arrival time                           8.944    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.045ns (2.797%)  route 1.564ns (97.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.995     2.580    c1/cycle[0]
    SLICE_X3Y92          LUT4 (Prop_lut4_I2_O)        0.045     2.625 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.569     3.193    c1/clr7_reg_i_1_n_0
    SLICE_X3Y92          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.218     2.354    c1/cycle[2]
    SLICE_X3Y92          LUT5 (Prop_lut5_I1_O)        0.056     2.410 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     2.637    c1/clr11_reg_i_1_n_0
    SLICE_X3Y92          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.390    
    SLICE_X3Y92          LDCE (Hold_ldce_G_D)         0.070     2.460    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.348ns  (logic 0.045ns (1.916%)  route 2.303ns (98.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 8.358 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.935     8.519    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.045     8.564 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.369     8.933    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.824     7.960    c1/cycle[2]
    SLICE_X2Y60          LUT5 (Prop_lut5_I1_O)        0.056     8.016 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.342     8.358    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.246     8.112    
    SLICE_X3Y60          LDCE (Hold_ldce_G_D)         0.070     8.182    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.182    
                         arrival time                           8.933    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.045ns (1.838%)  route 2.403ns (98.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.403     3.988    c1/cycle[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I1_O)        0.045     4.033 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     4.033    c1/enable6_reg_i_1_n_0
    SLICE_X5Y55          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.913     3.048    c1/cycle[2]
    SLICE_X5Y55          LUT5 (Prop_lut5_I3_O)        0.056     3.104 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.328     3.432    c1/enable6_reg_i_2_n_0
    SLICE_X5Y55          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     3.186    
    SLICE_X5Y55          LDCE (Hold_ldce_G_D)         0.091     3.277    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.277    
                         arrival time                           4.033    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.363ns  (logic 0.045ns (1.904%)  route 2.318ns (98.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 8.295 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.082     8.666    c1/cycle[0]
    SLICE_X5Y73          LUT2 (Prop_lut2_I0_O)        0.045     8.711 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.237     8.948    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X5Y73          LDCE                                         r  c1/selr3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.811     7.947    c1/cycle[2]
    SLICE_X5Y73          LUT5 (Prop_lut5_I3_O)        0.056     8.003 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.292     8.295    c1/selr3_reg[1]_i_1_n_0
    SLICE_X5Y73          LDCE                                         f  c1/selr3_reg[0]/G
                         clock pessimism             -0.246     8.049    
    SLICE_X5Y73          LDCE (Hold_ldce_G_D)         0.070     8.119    c1/selr3_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.119    
                         arrival time                           8.948    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.726ns  (logic 0.045ns (1.651%)  route 2.681ns (98.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 8.644 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.254     8.839    c1/cycle[0]
    SLICE_X12Y58         LUT4 (Prop_lut4_I3_O)        0.045     8.884 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.427     9.310    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.903     8.039    c1/cycle[2]
    SLICE_X4Y57          LUT5 (Prop_lut5_I1_O)        0.056     8.095 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.549     8.644    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X13Y59         LDCE                                         f  c1/seladd4_1_reg[0]/G
                         clock pessimism             -0.246     8.398    
    SLICE_X13Y59         LDCE (Hold_ldce_G_D)         0.070     8.468    c1/seladd4_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.468    
                         arrival time                           9.310    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.610ns  (logic 0.045ns (1.724%)  route 2.565ns (98.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 8.503 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.565     9.150    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.045     9.195 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     9.195    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.957     8.092    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.056     8.148 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     8.503    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     8.257    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.092     8.349    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -8.349    
                         arrival time                           9.195    
  -------------------------------------------------------------------
                         slack                                  0.846    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[2]

Setup :            9  Failing Endpoints,  Worst Slack       -4.310ns,  Total Violation      -20.869ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.310ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        11.172ns  (logic 0.124ns (1.110%)  route 11.048ns (98.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.912ns = ( 11.912 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.259    20.497    c1/cycle[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.124    20.621 f  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.789    21.410    c1/selr6_reg[1]_i_1_n_0
    SLICE_X4Y60          LDCE                                         f  c1/seladd1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.415    11.199    c1/cycle[2]
    SLICE_X2Y60          LUT5 (Prop_lut5_I1_O)        0.100    11.299 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.613    11.912    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y60          LDCE                                         r  c1/seladd1_2_reg[1]/G
                         clock pessimism              0.243    12.155    
                         time borrowed                4.944    17.099    
  -------------------------------------------------------------------
                         required time                         17.099    
                         arrival time                         -21.410    
  -------------------------------------------------------------------
                         slack                                 -4.310    

Slack (VIOLATED) :        -4.067ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.124ns (1.112%)  route 11.023ns (98.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.102ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.259    15.497    c1/cycle[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.124    15.621 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.764    16.385    c1/selr6_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.766     6.550    c1/cycle[2]
    SLICE_X2Y59          LUT5 (Prop_lut5_I2_O)        0.100     6.650 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452     7.102    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[0]/G
                         clock pessimism              0.243     7.345    
                         time borrowed                4.973    12.318    
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -16.385    
  -------------------------------------------------------------------
                         slack                                 -4.067    

Slack (VIOLATED) :        -3.974ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr6_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        10.872ns  (logic 0.124ns (1.141%)  route 10.748ns (98.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.963ns = ( 11.963 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.259    20.497    c1/cycle[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.124    20.621 f  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.489    21.110    c1/selr6_reg[1]_i_1_n_0
    SLICE_X1Y60          LDCE                                         f  c1/selr6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.629    11.412    c1/cycle[2]
    SLICE_X1Y60          LUT5 (Prop_lut5_I2_O)        0.100    11.512 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.451    11.963    c1/selr6_reg[1]_i_2_n_0
    SLICE_X1Y60          LDCE                                         r  c1/selr6_reg[1]/G
                         clock pessimism              0.243    12.206    
                         time borrowed                4.930    17.136    
  -------------------------------------------------------------------
                         required time                         17.136    
                         arrival time                         -21.110    
  -------------------------------------------------------------------
                         slack                                 -3.974    

Slack (VIOLATED) :        -1.830ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        11.643ns  (logic 0.124ns (1.065%)  route 11.519ns (98.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 14.863 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          9.779    20.016    c1/cycle[1]
    SLICE_X11Y73         LUT3 (Prop_lut3_I1_O)        0.124    20.140 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.740    21.880    c1/selr8_reg[0]_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.982    13.766    c1/cycle[2]
    SLICE_X1Y60          LUT4 (Prop_lut4_I3_O)        0.100    13.866 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.997    14.863    c1/enable8_reg_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    15.106    
                         time borrowed                4.944    20.050    
  -------------------------------------------------------------------
                         required time                         20.050    
                         arrival time                         -21.880    
  -------------------------------------------------------------------
                         slack                                 -1.830    

Slack (VIOLATED) :        -1.507ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.780ns  (logic 0.124ns (1.594%)  route 7.656ns (98.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.324ns = ( 11.324 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    18.017    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.989    10.773    c1/cycle[2]
    SLICE_X5Y74          LUT5 (Prop_lut5_I0_O)        0.100    10.873 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.324    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.567    
                         time borrowed                4.944    16.511    
  -------------------------------------------------------------------
                         required time                         16.511    
                         arrival time                         -18.017    
  -------------------------------------------------------------------
                         slack                                 -1.507    

Slack (VIOLATED) :        -1.493ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 0.124ns (1.450%)  route 8.429ns (98.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.111ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    11.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    11.883 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    13.791    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.723     6.506    c1/cycle[2]
    SLICE_X5Y56          LUT5 (Prop_lut5_I2_O)        0.100     6.606 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505     7.111    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     7.354    
                         time borrowed                4.944    12.298    
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                         -13.791    
  -------------------------------------------------------------------
                         slack                                 -1.493    

Slack (VIOLATED) :        -1.460ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.454ns  (logic 0.124ns (1.467%)  route 8.330ns (98.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.016ns = ( 12.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    18.691    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.680    11.464    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.100    11.564 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452    12.016    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    12.259    
                         time borrowed                4.973    17.232    
  -------------------------------------------------------------------
                         required time                         17.232    
                         arrival time                         -18.691    
  -------------------------------------------------------------------
                         slack                                 -1.460    

Slack (VIOLATED) :        -1.382ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 0.124ns (1.467%)  route 8.327ns (98.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.091ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    11.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    11.883 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    13.689    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.755     6.539    c1/cycle[2]
    SLICE_X6Y56          LUT5 (Prop_lut5_I4_O)        0.100     6.639 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452     7.091    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     7.334    
                         time borrowed                4.973    12.307    
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -13.689    
  -------------------------------------------------------------------
                         slack                                 -1.382    

Slack (VIOLATED) :        -0.846ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.912ns  (logic 0.124ns (1.567%)  route 7.788ns (98.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.102ns = ( 12.102 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Time given to startpoint:         4.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.994    17.231    c1/cycle[1]
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.124    17.355 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           0.794    18.150    c1/selr4_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.766    11.550    c1/cycle[2]
    SLICE_X2Y59          LUT5 (Prop_lut5_I2_O)        0.100    11.650 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    12.102    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243    12.345    
                         time borrowed                4.959    17.304    
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -18.150    
  -------------------------------------------------------------------
                         slack                                 -0.846    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        6.537ns  (logic 0.124ns (1.897%)  route 6.413ns (98.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.675ns = ( 11.675 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.856ns
    Time given to startpoint:         4.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.753    15.990    c1/cycle[1]
    SLICE_X2Y60          LUT4 (Prop_lut4_I0_O)        0.124    16.114 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.660    16.774    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.495    11.279    c1/cycle[2]
    SLICE_X0Y61          LUT5 (Prop_lut5_I1_O)        0.100    11.379 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.296    11.675    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/G
                         clock pessimism              0.243    11.918    
                         time borrowed                4.856    16.774    
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -16.774    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.045ns (2.135%)  route 2.063ns (97.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.534     3.118    c1/cycle[1]
    SLICE_X7Y57          LUT4 (Prop_lut4_I3_O)        0.045     3.163 r  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.529     3.692    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X9Y56          LDCE                                         r  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.995     3.131    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.056     3.187 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.392     3.579    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y56          LDCE                                         f  c1/seladd2_1_reg[0]/G
                         clock pessimism             -0.246     3.333    
    SLICE_X9Y56          LDCE (Hold_ldce_G_D)         0.066     3.399    c1/seladd2_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.399    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.045ns (2.155%)  route 2.043ns (97.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.512     3.097    c1/cycle[1]
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.045     3.142 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.531     3.673    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.995     3.131    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.056     3.187 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.328     3.515    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y57          LDCE                                         f  c1/seladd2_2_reg[1]/G
                         clock pessimism             -0.246     3.269    
    SLICE_X9Y57          LDCE (Hold_ldce_G_D)         0.070     3.339    c1/seladd2_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.339    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.367ns  (logic 0.045ns (3.291%)  route 1.322ns (96.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 7.717 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.322     7.907    c1/cycle[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.045     7.952 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.952    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.292     7.428    c1/cycle[2]
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.056     7.484 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.717    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.471    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.562    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.562    
                         arrival time                           7.952    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.133ns  (logic 0.045ns (2.110%)  route 2.088ns (97.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 8.490 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.810     8.394    c1/cycle[1]
    SLICE_X3Y57          LUT4 (Prop_lut4_I3_O)        0.045     8.439 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.278     8.717    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y57          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.007     8.142    c1/cycle[2]
    SLICE_X3Y57          LUT5 (Prop_lut5_I1_O)        0.056     8.198 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.292     8.490    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     8.244    
    SLICE_X3Y57          LDCE (Hold_ldce_G_D)         0.070     8.314    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.314    
                         arrival time                           8.717    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.045ns (2.564%)  route 1.710ns (97.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.182     3.339    c1/clr5_reg_i_1_n_0
    SLICE_X6Y76          LDCE                                         f  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.686     2.821    c1/cycle[2]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.056     2.877 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.228     3.105    c1/clr6_reg_i_1_n_0
    SLICE_X6Y76          LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.246     2.859    
    SLICE_X6Y76          LDCE (Hold_ldce_G_D)         0.059     2.918    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.045ns (2.617%)  route 1.674ns (97.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.147     3.304    c1/clr5_reg_i_1_n_0
    SLICE_X4Y79          LDCE                                         f  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.624     2.760    c1/cycle[2]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.056     2.816 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.227     3.042    c1/clr8_reg_i_1_n_0
    SLICE_X4Y79          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.246     2.796    
    SLICE_X4Y79          LDCE (Hold_ldce_G_D)         0.070     2.866    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.659ns  (logic 0.045ns (2.712%)  route 1.614ns (97.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 7.974 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     7.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     7.157 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.087     8.243    c1/clr5_reg_i_1_n_0
    SLICE_X4Y81          LDCE                                         r  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.556     7.691    c1/cycle[2]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.056     7.747 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.227     7.974    c1/enable7_reg_i_1_n_0
    SLICE_X4Y81          LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.246     7.728    
    SLICE_X4Y81          LDCE (Hold_ldce_G_D)         0.070     7.798    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -7.798    
                         arrival time                           8.243    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.045ns (2.626%)  route 1.669ns (97.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.141     3.298    c1/clr5_reg_i_1_n_0
    SLICE_X5Y75          LDCE                                         f  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.603     2.738    c1/cycle[2]
    SLICE_X5Y75          LUT5 (Prop_lut5_I4_O)        0.056     2.794 f  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.227     3.021    c1/clr9_reg_i_1_n_0
    SLICE_X5Y75          LDCE                                         f  c1/clr9_reg/G
                         clock pessimism             -0.246     2.775    
    SLICE_X5Y75          LDCE (Hold_ldce_G_D)         0.070     2.845    c1/clr9_reg
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.045ns (2.887%)  route 1.514ns (97.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.986     3.143    c1/clr5_reg_i_1_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.299     2.435    c1/cycle[2]
    SLICE_X1Y96          LUT5 (Prop_lut5_I2_O)        0.056     2.491 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.362     2.853    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[1]/G
                         clock pessimism             -0.246     2.606    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.066     2.672    c1/opadd5_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.601ns  (logic 0.045ns (2.810%)  route 1.556ns (97.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 7.892 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     7.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     7.157 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.029     8.186    c1/clr5_reg_i_1_n_0
    SLICE_X6Y80          LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.472     7.608    c1/cycle[2]
    SLICE_X6Y80          LUT5 (Prop_lut5_I2_O)        0.056     7.664 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.228     7.892    c1/clr10_reg_i_1_n_0
    SLICE_X6Y80          LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     7.646    
    SLICE_X6Y80          LDCE (Hold_ldce_G_D)         0.059     7.705    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -7.705    
                         arrival time                           8.186    
  -------------------------------------------------------------------
                         slack                                  0.481    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[2]

Setup :           10  Failing Endpoints,  Worst Slack       -4.655ns,  Total Violation      -23.101ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.655ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        11.591ns  (logic 0.124ns (1.070%)  route 11.467ns (98.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.955ns = ( 11.955 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.458    20.695    c1/cycle[3]
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.124    20.819 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.010    21.829    c1/selr8_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.495    11.279    c1/cycle[2]
    SLICE_X0Y61          LUT5 (Prop_lut5_I1_O)        0.100    11.379 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    11.955    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.198    
                         time borrowed                4.976    17.174    
  -------------------------------------------------------------------
                         required time                         17.174    
                         arrival time                         -21.829    
  -------------------------------------------------------------------
                         slack                                 -4.655    

Slack (VIOLATED) :        -4.653ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        11.532ns  (logic 0.124ns (1.075%)  route 11.408ns (98.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.944ns = ( 11.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.458    20.695    c1/cycle[3]
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.124    20.819 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.950    21.769    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.415    11.199    c1/cycle[2]
    SLICE_X2Y60          LUT5 (Prop_lut5_I1_O)        0.100    11.299 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.645    11.944    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.187    
                         time borrowed                4.930    17.117    
  -------------------------------------------------------------------
                         required time                         17.117    
                         arrival time                         -21.769    
  -------------------------------------------------------------------
                         slack                                 -4.653    

Slack (VIOLATED) :        -2.570ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        8.843ns  (logic 0.124ns (1.402%)  route 8.719ns (98.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.324ns = ( 11.324 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    17.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    17.947 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    19.081    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.989    10.773    c1/cycle[2]
    SLICE_X5Y74          LUT5 (Prop_lut5_I0_O)        0.100    10.873 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.324    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.567    
                         time borrowed                4.944    16.511    
  -------------------------------------------------------------------
                         required time                         16.511    
                         arrival time                         -19.081    
  -------------------------------------------------------------------
                         slack                                 -2.570    

Slack (VIOLATED) :        -2.557ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 0.124ns (1.289%)  route 9.493ns (98.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.111ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    12.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    12.947 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    14.854    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.723     6.506    c1/cycle[2]
    SLICE_X5Y56          LUT5 (Prop_lut5_I2_O)        0.100     6.606 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505     7.111    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     7.354    
                         time borrowed                4.944    12.298    
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                 -2.557    

Slack (VIOLATED) :        -2.523ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.124ns (1.303%)  route 9.393ns (98.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.016ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    12.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    12.947 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    14.755    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.680     6.464    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.100     6.564 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     7.016    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     7.259    
                         time borrowed                4.973    12.232    
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -14.755    
  -------------------------------------------------------------------
                         slack                                 -2.523    

Slack (VIOLATED) :        -2.446ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.515ns  (logic 0.124ns (1.303%)  route 9.391ns (98.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.091ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    12.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    12.947 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    14.752    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.755     6.539    c1/cycle[2]
    SLICE_X6Y56          LUT5 (Prop_lut5_I4_O)        0.100     6.639 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452     7.091    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     7.334    
                         time borrowed                4.973    12.307    
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -14.752    
  -------------------------------------------------------------------
                         slack                                 -2.446    

Slack (VIOLATED) :        -2.131ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        12.073ns  (logic 0.124ns (1.027%)  route 11.949ns (98.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.964ns = ( 14.964 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.458    20.695    c1/cycle[3]
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.124    20.819 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.492    22.311    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.982    13.766    c1/cycle[2]
    SLICE_X1Y60          LUT4 (Prop_lut4_I3_O)        0.100    13.866 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.098    14.964    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    15.207    
                         time borrowed                4.973    20.180    
  -------------------------------------------------------------------
                         required time                         20.180    
                         arrival time                         -22.311    
  -------------------------------------------------------------------
                         slack                                 -2.131    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 0.124ns (1.557%)  route 7.842ns (98.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.265ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      5.040ns
    Time given to startpoint:         5.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.842    13.080    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.124    13.204 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000    13.204    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.713     6.496    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.100     6.596 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669     7.265    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/G
                         clock pessimism              0.243     7.508    
                         time borrowed                5.040    12.548    
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                         -13.204    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.480ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 0.124ns (1.591%)  route 7.668ns (98.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.265ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      5.042ns
    Time given to startpoint:         5.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.668    12.906    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.124    13.030 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000    13.030    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.713     6.496    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.100     6.596 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669     7.265    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/G
                         clock pessimism              0.243     7.508    
                         time borrowed                5.042    12.550    
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                         -13.030    
  -------------------------------------------------------------------
                         slack                                 -0.480    

Slack (VIOLATED) :        -0.431ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        8.694ns  (logic 0.124ns (1.426%)  route 8.570ns (98.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.314ns = ( 13.314 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    17.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    17.947 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.985    18.932    c1/clr1_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.346    12.129    c1/cycle[2]
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.100    12.229 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.084    13.314    c1/clr7_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    13.556    
                         time borrowed                4.944    18.500    
  -------------------------------------------------------------------
                         required time                         18.500    
                         arrival time                         -18.932    
  -------------------------------------------------------------------
                         slack                                 -0.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.309ns  (logic 0.045ns (3.438%)  route 1.264ns (96.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 7.652 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.264     7.848    c1/cycle[3]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.045     7.893 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     7.893    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.227     7.363    c1/cycle[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.056     7.419 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.652    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     7.406    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     7.497    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.497    
                         arrival time                           7.893    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.045ns (2.062%)  route 2.138ns (97.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.138     3.722    c1/cycle[3]
    SLICE_X6Y55          LUT4 (Prop_lut4_I1_O)        0.045     3.767 r  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.767    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X6Y55          LDCE                                         r  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.995     3.131    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.056     3.187 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.306     3.493    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246     3.247    
    SLICE_X6Y55          LDCE (Hold_ldce_G_D)         0.120     3.367    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.045ns (2.111%)  route 2.087ns (97.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.719     3.303    c1/cycle[3]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.045     3.348 f  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           0.368     3.716    c1/selr10_reg[1]_i_1_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.007     3.142    c1/cycle[2]
    SLICE_X3Y57          LUT5 (Prop_lut5_I1_O)        0.056     3.198 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.292     3.490    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[1]/G
                         clock pessimism             -0.246     3.244    
    SLICE_X3Y57          LDCE (Hold_ldce_G_D)         0.066     3.310    c1/selr10_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.310    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.139ns  (logic 0.045ns (2.104%)  route 2.094ns (97.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 8.490 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.816     8.400    c1/cycle[3]
    SLICE_X3Y57          LUT4 (Prop_lut4_I2_O)        0.045     8.445 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.278     8.723    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y57          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.007     8.142    c1/cycle[2]
    SLICE_X3Y57          LUT5 (Prop_lut5_I1_O)        0.056     8.198 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.292     8.490    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     8.244    
    SLICE_X3Y57          LDCE (Hold_ldce_G_D)         0.070     8.314    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.314    
                         arrival time                           8.723    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.024ns  (logic 0.045ns (2.224%)  route 1.979ns (97.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 8.358 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.610     8.194    c1/cycle[3]
    SLICE_X3Y59          LUT5 (Prop_lut5_I4_O)        0.045     8.239 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.369     8.608    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.824     7.960    c1/cycle[2]
    SLICE_X2Y60          LUT5 (Prop_lut5_I1_O)        0.056     8.016 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.342     8.358    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.246     8.112    
    SLICE_X3Y60          LDCE (Hold_ldce_G_D)         0.070     8.182    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.182    
                         arrival time                           8.608    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.460ns  (logic 0.045ns (3.082%)  route 1.415ns (96.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 7.717 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.415     7.999    c1/cycle[3]
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.045     8.044 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.044    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.292     7.428    c1/cycle[2]
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.056     7.484 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.717    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.471    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.562    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.562    
                         arrival time                           8.044    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.045ns (2.060%)  route 2.140ns (97.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.140     3.724    c1/cycle[3]
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.045     3.769 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     3.769    c1/enable6_reg_i_1_n_0
    SLICE_X5Y55          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.913     3.048    c1/cycle[2]
    SLICE_X5Y55          LUT5 (Prop_lut5_I3_O)        0.056     3.104 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.328     3.432    c1/enable6_reg_i_2_n_0
    SLICE_X5Y55          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     3.186    
    SLICE_X5Y55          LDCE (Hold_ldce_G_D)         0.091     3.277    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.277    
                         arrival time                           3.769    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.943ns  (logic 0.045ns (2.316%)  route 1.898ns (97.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 8.198 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.661     8.245    c1/cycle[3]
    SLICE_X0Y61          LUT4 (Prop_lut4_I2_O)        0.045     8.290 f  c1/seladd3_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.237     8.528    c1/seladd3_1_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/seladd3_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.851     7.987    c1/cycle[2]
    SLICE_X0Y61          LUT5 (Prop_lut5_I1_O)        0.056     8.043 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.155     8.198    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/seladd3_1_reg[1]/G
                         clock pessimism             -0.246     7.952    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     8.022    c1/seladd3_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.022    
                         arrival time                           8.528    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.225ns  (logic 0.045ns (2.022%)  route 2.180ns (97.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns = ( 8.413 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.180     8.764    c1/cycle[3]
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.045     8.809 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     8.809    c1/enable9_reg_i_1_n_0
    SLICE_X3Y58          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.859     7.995    c1/cycle[2]
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.056     8.051 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.363     8.413    c1/enable9_reg_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     8.167    
    SLICE_X3Y58          LDCE (Hold_ldce_G_D)         0.091     8.258    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -8.258    
                         arrival time                           8.809    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.045ns (2.208%)  route 1.993ns (97.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.718     3.302    c1/cycle[3]
    SLICE_X2Y57          LUT3 (Prop_lut3_I1_O)        0.045     3.347 f  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           0.275     3.622    c1/selr1_reg[1]_i_1_n_0
    SLICE_X2Y57          LDCE                                         f  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.741     2.877    c1/cycle[2]
    SLICE_X2Y57          LUT5 (Prop_lut5_I1_O)        0.056     2.933 f  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.291     3.224    c1/selr1_reg[1]_i_2_n_0
    SLICE_X2Y57          LDCE                                         f  c1/selr1_reg[1]/G
                         clock pessimism             -0.246     2.978    
    SLICE_X2Y57          LDCE (Hold_ldce_G_D)         0.059     3.037    c1/selr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  0.585    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[2]

Setup :           16  Failing Endpoints,  Worst Slack       -6.339ns,  Total Violation      -38.425ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.339ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        13.276ns  (logic 0.124ns (0.934%)  route 13.152ns (99.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.955ns = ( 11.955 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         12.142    22.380    c1/cycle[4]
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124    22.504 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.010    23.513    c1/selr8_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.495    11.279    c1/cycle[2]
    SLICE_X0Y61          LUT5 (Prop_lut5_I1_O)        0.100    11.379 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    11.955    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.198    
                         time borrowed                4.976    17.174    
  -------------------------------------------------------------------
                         required time                         17.174    
                         arrival time                         -23.513    
  -------------------------------------------------------------------
                         slack                                 -6.339    

Slack (VIOLATED) :        -6.337ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        13.216ns  (logic 0.124ns (0.938%)  route 13.092ns (99.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.944ns = ( 11.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         12.142    22.380    c1/cycle[4]
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124    22.504 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.950    23.454    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.415    11.199    c1/cycle[2]
    SLICE_X2Y60          LUT5 (Prop_lut5_I1_O)        0.100    11.299 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.645    11.944    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.187    
                         time borrowed                4.930    17.117    
  -------------------------------------------------------------------
                         required time                         17.117    
                         arrival time                         -23.454    
  -------------------------------------------------------------------
                         slack                                 -6.337    

Slack (VIOLATED) :        -3.815ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        13.758ns  (logic 0.124ns (0.901%)  route 13.634ns (99.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.964ns = ( 14.964 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         12.142    22.380    c1/cycle[4]
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124    22.504 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.492    23.995    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.982    13.766    c1/cycle[2]
    SLICE_X1Y60          LUT4 (Prop_lut4_I3_O)        0.100    13.866 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.098    14.964    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    15.207    
                         time borrowed                4.973    20.180    
  -------------------------------------------------------------------
                         required time                         20.180    
                         arrival time                         -23.995    
  -------------------------------------------------------------------
                         slack                                 -3.815    

Slack (VIOLATED) :        -2.762ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.035ns  (logic 0.124ns (1.372%)  route 8.911ns (98.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.324ns = ( 11.324 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    19.273    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.989    10.773    c1/cycle[2]
    SLICE_X5Y74          LUT5 (Prop_lut5_I0_O)        0.100    10.873 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.324    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.567    
                         time borrowed                4.944    16.511    
  -------------------------------------------------------------------
                         required time                         16.511    
                         arrival time                         -19.273    
  -------------------------------------------------------------------
                         slack                                 -2.762    

Slack (VIOLATED) :        -2.748ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.808ns  (logic 0.124ns (1.264%)  route 9.684ns (98.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.111ns = ( 12.111 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    20.046    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.723    11.506    c1/cycle[2]
    SLICE_X5Y56          LUT5 (Prop_lut5_I2_O)        0.100    11.606 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    12.111    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    12.354    
                         time borrowed                4.944    17.298    
  -------------------------------------------------------------------
                         required time                         17.298    
                         arrival time                         -20.046    
  -------------------------------------------------------------------
                         slack                                 -2.748    

Slack (VIOLATED) :        -2.715ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.709ns  (logic 0.124ns (1.277%)  route 9.585ns (98.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.016ns = ( 12.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    19.947    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.680    11.464    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.100    11.564 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452    12.016    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    12.259    
                         time borrowed                4.973    17.232    
  -------------------------------------------------------------------
                         required time                         17.232    
                         arrival time                         -19.947    
  -------------------------------------------------------------------
                         slack                                 -2.715    

Slack (VIOLATED) :        -2.637ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.707ns  (logic 0.124ns (1.277%)  route 9.583ns (98.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.091ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    13.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    13.139 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    14.944    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.755     6.539    c1/cycle[2]
    SLICE_X6Y56          LUT5 (Prop_lut5_I4_O)        0.100     6.639 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452     7.091    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     7.334    
                         time borrowed                4.973    12.307    
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -14.944    
  -------------------------------------------------------------------
                         slack                                 -2.637    

Slack (VIOLATED) :        -2.429ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        12.242ns  (logic 0.124ns (1.013%)  route 12.118ns (98.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 14.863 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.378    20.616    c1/cycle[4]
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.124    20.740 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.740    22.479    c1/selr8_reg[0]_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.982    13.766    c1/cycle[2]
    SLICE_X1Y60          LUT4 (Prop_lut4_I3_O)        0.100    13.866 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.997    14.863    c1/enable8_reg_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    15.106    
                         time borrowed                4.944    20.050    
  -------------------------------------------------------------------
                         required time                         20.050    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                 -2.429    

Slack (VIOLATED) :        -2.050ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        8.912ns  (logic 0.124ns (1.391%)  route 8.788ns (98.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.912ns = ( 11.912 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.999    18.236    c1/cycle[4]
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.124    18.360 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.789    19.149    c1/selr6_reg[1]_i_1_n_0
    SLICE_X4Y60          LDCE                                         r  c1/seladd1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.415    11.199    c1/cycle[2]
    SLICE_X2Y60          LUT5 (Prop_lut5_I1_O)        0.100    11.299 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.613    11.912    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y60          LDCE                                         r  c1/seladd1_2_reg[1]/G
                         clock pessimism              0.243    12.155    
                         time borrowed                4.944    17.099    
  -------------------------------------------------------------------
                         required time                         17.099    
                         arrival time                         -19.149    
  -------------------------------------------------------------------
                         slack                                 -2.050    

Slack (VIOLATED) :        -1.939ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 0.124ns (1.377%)  route 8.881ns (98.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.102ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Time given to startpoint:         4.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.087    13.325    c1/cycle[4]
    SLICE_X2Y59          LUT3 (Prop_lut3_I1_O)        0.124    13.449 f  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           0.794    14.243    c1/selr4_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         f  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.766     6.550    c1/cycle[2]
    SLICE_X2Y59          LUT5 (Prop_lut5_I2_O)        0.100     6.650 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452     7.102    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243     7.345    
                         time borrowed                4.959    12.304    
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                 -1.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.045ns (2.117%)  route 2.081ns (97.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.081     3.665    c1/cycle[4]
    SLICE_X6Y55          LUT4 (Prop_lut4_I0_O)        0.045     3.710 f  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.710    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.995     3.131    c1/cycle[2]
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.056     3.187 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.306     3.493    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246     3.247    
    SLICE_X6Y55          LDCE (Hold_ldce_G_D)         0.120     3.367    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.045ns (2.108%)  route 2.090ns (97.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.771     3.355    c1/cycle[4]
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.045     3.400 f  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           0.319     3.719    c1/enable3_reg_i_1_n_0
    SLICE_X6Y60          LDCE                                         f  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.926     3.062    c1/cycle[2]
    SLICE_X6Y58          LUT5 (Prop_lut5_I4_O)        0.056     3.118 f  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.450     3.568    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y60          LDCE                                         f  c1/selr2_reg[1]/G
                         clock pessimism             -0.246     3.322    
    SLICE_X6Y60          LDCE (Hold_ldce_G_D)         0.052     3.374    c1/selr2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.140ns  (logic 0.045ns (2.102%)  route 2.095ns (97.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 8.534 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.771     8.355    c1/cycle[4]
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.045     8.400 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           0.325     8.725    c1/enable3_reg_i_1_n_0
    SLICE_X6Y58          LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.890     8.025    c1/cycle[2]
    SLICE_X5Y57          LUT5 (Prop_lut5_I4_O)        0.056     8.081 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.452     8.534    c1/enable2_reg_i_2_n_0
    SLICE_X6Y58          LDCE                                         f  c1/enable3_reg/G
                         clock pessimism             -0.246     8.287    
    SLICE_X6Y58          LDCE (Hold_ldce_G_D)         0.059     8.346    c1/enable3_reg
  -------------------------------------------------------------------
                         required time                         -8.346    
                         arrival time                           8.725    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.044ns (1.910%)  route 2.260ns (98.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.743     3.327    c1/cycle[4]
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.044     3.371 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.517     3.888    c1/selr7_reg_i_1_n_0
    SLICE_X10Y61         LDCE                                         f  c1/selmul1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.036     3.172    c1/cycle[2]
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.056     3.228 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.474     3.702    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X10Y61         LDCE                                         f  c1/selmul1_1_reg[1]/G
                         clock pessimism             -0.246     3.456    
    SLICE_X10Y61         LDCE (Hold_ldce_G_D)        -0.007     3.449    c1/selmul1_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.046ns  (logic 0.045ns (2.199%)  route 2.001ns (97.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 8.348 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.723     8.307    c1/cycle[4]
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.045     8.352 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.278     8.631    c1/enable2_reg_i_1_n_0
    SLICE_X5Y58          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.890     8.025    c1/cycle[2]
    SLICE_X5Y57          LUT5 (Prop_lut5_I4_O)        0.056     8.081 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.267     8.348    c1/enable2_reg_i_2_n_0
    SLICE_X5Y58          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     8.101    
    SLICE_X5Y58          LDCE (Hold_ldce_G_D)         0.070     8.171    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -8.171    
                         arrival time                           8.631    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.573ns  (logic 0.045ns (2.860%)  route 1.528ns (97.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 7.853 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.007     7.591    c1/cycle[4]
    SLICE_X1Y105         LUT1 (Prop_lut1_I0_O)        0.045     7.636 r  c1/seladd5_2_reg_i_1/O
                         net (fo=1, routed)           0.521     8.158    c1/seladd5_2_reg_i_1_n_0
    SLICE_X1Y105         LDCE                                         r  c1/seladd5_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.299     7.435    c1/cycle[2]
    SLICE_X1Y96          LUT5 (Prop_lut5_I2_O)        0.056     7.491 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.362     7.853    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/seladd5_2_reg/G
                         clock pessimism             -0.246     7.606    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.070     7.676    c1/seladd5_2_reg
  -------------------------------------------------------------------
                         required time                         -7.676    
                         arrival time                           8.158    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.403ns  (logic 0.045ns (3.207%)  route 1.358ns (96.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 7.652 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.358     7.942    c1/cycle[4]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.045     7.987 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     7.987    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.227     7.363    c1/cycle[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.056     7.419 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.652    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     7.406    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     7.497    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.497    
                         arrival time                           7.987    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.205ns  (logic 0.045ns (2.041%)  route 2.160ns (97.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns = ( 8.432 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.160     8.744    c1/cycle[4]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     8.789 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     8.789    c1/enable6_reg_i_1_n_0
    SLICE_X5Y55          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.913     8.048    c1/cycle[2]
    SLICE_X5Y55          LUT5 (Prop_lut5_I3_O)        0.056     8.104 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.328     8.432    c1/enable6_reg_i_2_n_0
    SLICE_X5Y55          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     8.186    
    SLICE_X5Y55          LDCE (Hold_ldce_G_D)         0.091     8.277    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -8.277    
                         arrival time                           8.789    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.045ns (1.964%)  route 2.246ns (98.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 8.503 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.246     8.831    c1/cycle[4]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.045     8.876 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.876    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.957     8.092    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.056     8.148 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     8.503    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     8.257    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.091     8.348    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -8.348    
                         arrival time                           8.876    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.292ns  (logic 0.045ns (1.963%)  route 2.247ns (98.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 8.503 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.247     8.832    c1/cycle[4]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.045     8.877 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.877    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.957     8.092    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.056     8.148 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     8.503    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     8.257    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.092     8.349    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -8.349    
                         arrival time                           8.877    
  -------------------------------------------------------------------
                         slack                                  0.528    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[3]

Setup :            4  Failing Endpoints,  Worst Slack       -6.406ns,  Total Violation      -19.627ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.406ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.514ns  (logic 0.124ns (0.918%)  route 13.390ns (99.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.126ns = ( 12.126 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.381    22.618    c1/cycle[0]
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.124    22.742 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.010    23.752    c1/selr8_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.666    11.450    c1/cycle[3]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.100    11.550 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    12.126    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.369    
                         time borrowed                4.976    17.345    
  -------------------------------------------------------------------
                         required time                         17.345    
                         arrival time                         -23.752    
  -------------------------------------------------------------------
                         slack                                 -6.406    

Slack (VIOLATED) :        -6.349ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.455ns  (logic 0.124ns (0.922%)  route 13.331ns (99.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.170ns = ( 12.170 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.381    22.618    c1/cycle[0]
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.124    22.742 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.950    23.692    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.642    11.426    c1/cycle[3]
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.100    11.526 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.645    12.170    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.413    
                         time borrowed                4.930    17.343    
  -------------------------------------------------------------------
                         required time                         17.343    
                         arrival time                         -23.692    
  -------------------------------------------------------------------
                         slack                                 -6.349    

Slack (VIOLATED) :        -4.207ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.996ns  (logic 0.124ns (0.886%)  route 13.872ns (99.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.811ns = ( 14.811 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.381    22.618    c1/cycle[0]
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.124    22.742 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.492    24.234    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          3.829    13.613    c1/cycle[3]
    SLICE_X1Y60          LUT4 (Prop_lut4_I0_O)        0.100    13.713 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.098    14.811    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    15.054    
                         time borrowed                4.973    20.027    
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                         -24.234    
  -------------------------------------------------------------------
                         slack                                 -4.207    

Slack (VIOLATED) :        -2.664ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.323ns  (logic 0.124ns (1.006%)  route 12.199ns (98.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.710ns = ( 14.710 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         10.459    20.697    c1/cycle[0]
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.124    20.821 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.740    22.560    c1/selr8_reg[0]_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          3.829    13.613    c1/cycle[3]
    SLICE_X1Y60          LUT4 (Prop_lut4_I0_O)        0.100    13.713 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.997    14.710    c1/enable8_reg_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    14.953    
                         time borrowed                4.944    19.896    
  -------------------------------------------------------------------
                         required time                         19.896    
                         arrival time                         -22.560    
  -------------------------------------------------------------------
                         slack                                 -2.664    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.603ns  (logic 0.124ns (1.878%)  route 6.479ns (98.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.301ns = ( 12.301 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.297ns
    Time given to startpoint:         4.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.125    15.363    c1/cycle[0]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.124    15.487 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.354    16.841    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X13Y62         LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.549    11.332    c1/cycle[3]
    SLICE_X4Y57          LUT5 (Prop_lut5_I0_O)        0.100    11.432 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.869    12.301    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X13Y62         LDCE                                         r  c1/seladd4_2_reg[0]/G
                         clock pessimism              0.243    12.544    
                         time borrowed                4.297    16.841    
  -------------------------------------------------------------------
                         required time                         16.841    
                         arrival time                         -16.841    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 0.124ns (1.948%)  route 6.240ns (98.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.126ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.233ns
    Time given to startpoint:         4.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.272    10.509    c1/cycle[0]
    SLICE_X2Y59          LUT4 (Prop_lut4_I3_O)        0.124    10.633 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.968    11.602    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.666     6.450    c1/cycle[3]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.100     6.550 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576     7.126    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[0]/G
                         clock pessimism              0.243     7.369    
                         time borrowed                4.233    11.602    
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                         -11.602    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.110ns  (logic 0.124ns (2.029%)  route 5.986ns (97.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns = ( 11.992 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      4.112ns
    Time given to startpoint:         4.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.986    16.224    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    16.348 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000    16.348    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.440    11.224    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I1_O)        0.100    11.324 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669    11.992    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/G
                         clock pessimism              0.243    12.235    
                         time borrowed                4.112    16.348    
  -------------------------------------------------------------------
                         required time                         16.348    
                         arrival time                         -16.348    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.106ns  (logic 0.124ns (2.031%)  route 5.982ns (97.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.036ns = ( 12.036 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.065ns
    Time given to startpoint:         4.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.952    15.190    c1/cycle[0]
    SLICE_X7Y57          LUT4 (Prop_lut4_I1_O)        0.124    15.314 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           1.030    16.344    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.623    11.407    c1/cycle[3]
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.100    11.507 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.529    12.036    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243    12.279    
                         time borrowed                4.065    16.344    
  -------------------------------------------------------------------
                         required time                         16.344    
                         arrival time                         -16.344    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 0.124ns (2.031%)  route 5.981ns (97.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.036ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.063ns
    Time given to startpoint:         4.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.947    10.185    c1/cycle[0]
    SLICE_X7Y57          LUT4 (Prop_lut4_I1_O)        0.124    10.309 r  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.033    11.342    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.623     6.407    c1/cycle[3]
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.100     6.507 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.529     7.036    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.243     7.279    
                         time borrowed                4.063    11.342    
  -------------------------------------------------------------------
                         required time                         11.342    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 0.124ns (2.109%)  route 5.756ns (97.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.846ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.028ns
    Time given to startpoint:         4.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.096    10.333    c1/cycle[0]
    SLICE_X2Y60          LUT4 (Prop_lut4_I1_O)        0.124    10.457 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.660    11.117    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.666     6.450    c1/cycle[3]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.100     6.550 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.296     6.846    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/G
                         clock pessimism              0.243     7.089    
                         time borrowed                4.028    11.117    
  -------------------------------------------------------------------
                         required time                         11.117    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.045ns (3.406%)  route 1.276ns (96.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.276     2.860    c1/cycle[0]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     2.905 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     2.905    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.444     2.579    c1/cycle[3]
    SLICE_X4Y95          LUT5 (Prop_lut5_I1_O)        0.056     2.635 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     2.869    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.623    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     2.714    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        1.377ns  (logic 0.045ns (3.268%)  route 1.332ns (96.732%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 7.841 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.332     7.916    c1/cycle[0]
    SLICE_X4Y96          LUT5 (Prop_lut5_I0_O)        0.045     7.961 f  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.961    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.415     7.551    c1/cycle[3]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.056     7.607 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.841    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.594    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.685    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.685    
                         arrival time                           7.961    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.045ns (2.916%)  route 1.498ns (97.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.498     3.083    c1/cycle[0]
    SLICE_X1Y105         LUT2 (Prop_lut2_I0_O)        0.045     3.128 r  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.128    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X1Y105         LDCE                                         r  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.346     2.481    c1/cycle[3]
    SLICE_X1Y96          LUT5 (Prop_lut5_I0_O)        0.056     2.537 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.362     2.900    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246     2.653    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.091     2.744    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        1.609ns  (logic 0.045ns (2.797%)  route 1.564ns (97.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 7.771 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.995     7.580    c1/cycle[0]
    SLICE_X3Y92          LUT4 (Prop_lut4_I2_O)        0.045     7.625 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.569     8.193    c1/clr7_reg_i_1_n_0
    SLICE_X3Y92          LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.353     7.489    c1/cycle[3]
    SLICE_X3Y92          LUT5 (Prop_lut5_I2_O)        0.056     7.545 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     7.771    c1/clr11_reg_i_1_n_0
    SLICE_X3Y92          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     7.525    
    SLICE_X3Y92          LDCE (Hold_ldce_G_D)         0.070     7.595    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -7.595    
                         arrival time                           8.193    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.045ns (1.916%)  route 2.303ns (98.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.935     3.519    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.564 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.369     3.933    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.914     3.049    c1/cycle[3]
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.056     3.105 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.342     3.447    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.246     3.201    
    SLICE_X3Y60          LDCE (Hold_ldce_G_D)         0.070     3.271    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.271    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.359ns  (logic 0.045ns (1.907%)  route 2.314ns (98.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 8.389 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.314     8.899    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.045     8.944 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.944    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.843     7.979    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I1_O)        0.056     8.035 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     8.389    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     8.143    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.091     8.234    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -8.234    
                         arrival time                           8.944    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.045ns (1.838%)  route 2.403ns (98.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.403     3.988    c1/cycle[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I1_O)        0.045     4.033 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     4.033    c1/enable6_reg_i_1_n_0
    SLICE_X5Y55          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.950     3.085    c1/cycle[3]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.056     3.141 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.328     3.469    c1/enable6_reg_i_2_n_0
    SLICE_X5Y55          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     3.223    
    SLICE_X5Y55          LDCE (Hold_ldce_G_D)         0.091     3.314    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.314    
                         arrival time                           4.033    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seldiv_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.426ns  (logic 0.045ns (1.855%)  route 2.381ns (98.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 8.309 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.082     8.666    c1/cycle[0]
    SLICE_X5Y73          LUT2 (Prop_lut2_I0_O)        0.045     8.711 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.300     9.011    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X4Y73          LDCE                                         r  c1/seldiv_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.891     8.026    c1/cycle[3]
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.056     8.082 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     8.309    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X4Y73          LDCE                                         f  c1/seldiv_2_reg[0]/G
                         clock pessimism             -0.246     8.063    
    SLICE_X4Y73          LDCE (Hold_ldce_G_D)         0.070     8.133    c1/seldiv_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.133    
                         arrival time                           9.011    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.726ns  (logic 0.045ns (1.651%)  route 2.681ns (98.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 8.592 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.254     8.839    c1/cycle[0]
    SLICE_X12Y58         LUT4 (Prop_lut4_I3_O)        0.045     8.884 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.427     9.310    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.852     7.987    c1/cycle[3]
    SLICE_X4Y57          LUT5 (Prop_lut5_I0_O)        0.056     8.043 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.549     8.592    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X13Y59         LDCE                                         f  c1/seladd4_1_reg[0]/G
                         clock pessimism             -0.246     8.346    
    SLICE_X13Y59         LDCE (Hold_ldce_G_D)         0.070     8.416    c1/seladd4_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.416    
                         arrival time                           9.310    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.045ns (1.755%)  route 2.519ns (98.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.239     3.823    c1/cycle[0]
    SLICE_X4Y58          LUT5 (Prop_lut5_I2_O)        0.045     3.868 f  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           0.280     4.149    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X4Y60          LDCE                                         f  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.914     3.049    c1/cycle[3]
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.056     3.105 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.316     3.422    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y60          LDCE                                         f  c1/seladd1_2_reg[2]/G
                         clock pessimism             -0.246     3.176    
    SLICE_X4Y60          LDCE (Hold_ldce_G_D)         0.066     3.242    c1/seladd1_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           4.149    
  -------------------------------------------------------------------
                         slack                                  0.907    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[3]

Setup :            9  Failing Endpoints,  Worst Slack       -4.163ns,  Total Violation      -20.957ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.163ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        11.147ns  (logic 0.124ns (1.112%)  route 11.023ns (98.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.006ns = ( 12.006 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.259    20.497    c1/cycle[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.124    20.621 f  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.764    21.385    c1/selr6_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         f  c1/selr4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.670    11.454    c1/cycle[3]
    SLICE_X2Y59          LUT5 (Prop_lut5_I1_O)        0.100    11.554 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    12.006    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[0]/G
                         clock pessimism              0.243    12.249    
                         time borrowed                4.973    17.222    
  -------------------------------------------------------------------
                         required time                         17.222    
                         arrival time                         -21.385    
  -------------------------------------------------------------------
                         slack                                 -4.163    

Slack (VIOLATED) :        -4.084ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        11.172ns  (logic 0.124ns (1.110%)  route 11.048ns (98.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.139ns = ( 12.139 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.259    20.497    c1/cycle[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.124    20.621 f  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.789    21.410    c1/selr6_reg[1]_i_1_n_0
    SLICE_X4Y60          LDCE                                         f  c1/seladd1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.642    11.426    c1/cycle[3]
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.100    11.526 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.613    12.139    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y60          LDCE                                         r  c1/seladd1_2_reg[1]/G
                         clock pessimism              0.243    12.382    
                         time borrowed                4.944    17.326    
  -------------------------------------------------------------------
                         required time                         17.326    
                         arrival time                         -21.410    
  -------------------------------------------------------------------
                         slack                                 -4.084    

Slack (VIOLATED) :        -4.032ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr6_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        10.872ns  (logic 0.124ns (1.141%)  route 10.748ns (98.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.905ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.259    15.497    c1/cycle[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.124    15.621 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.489    16.110    c1/selr6_reg[1]_i_1_n_0
    SLICE_X1Y60          LDCE                                         r  c1/selr6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.571     6.354    c1/cycle[3]
    SLICE_X1Y60          LUT5 (Prop_lut5_I1_O)        0.100     6.454 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.451     6.905    c1/selr6_reg[1]_i_2_n_0
    SLICE_X1Y60          LDCE                                         r  c1/selr6_reg[1]/G
                         clock pessimism              0.243     7.148    
                         time borrowed                4.930    12.078    
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                         -16.110    
  -------------------------------------------------------------------
                         slack                                 -4.032    

Slack (VIOLATED) :        -1.984ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        11.643ns  (logic 0.124ns (1.065%)  route 11.519ns (98.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.710ns = ( 14.710 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          9.779    20.016    c1/cycle[1]
    SLICE_X11Y73         LUT3 (Prop_lut3_I1_O)        0.124    20.140 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.740    21.880    c1/selr8_reg[0]_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          3.829    13.613    c1/cycle[3]
    SLICE_X1Y60          LUT4 (Prop_lut4_I0_O)        0.100    13.713 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.997    14.710    c1/enable8_reg_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    14.953    
                         time borrowed                4.944    19.896    
  -------------------------------------------------------------------
                         required time                         19.896    
                         arrival time                         -21.880    
  -------------------------------------------------------------------
                         slack                                 -1.984    

Slack (VIOLATED) :        -1.699ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.454ns  (logic 0.124ns (1.467%)  route 8.330ns (98.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.776ns = ( 11.776 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    18.691    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.441    11.225    c1/cycle[3]
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.100    11.325 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452    11.776    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    12.019    
                         time borrowed                4.973    16.992    
  -------------------------------------------------------------------
                         required time                         16.992    
                         arrival time                         -18.691    
  -------------------------------------------------------------------
                         slack                                 -1.699    

Slack (VIOLATED) :        -1.530ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.451ns  (logic 0.124ns (1.467%)  route 8.327ns (98.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns = ( 11.943 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    18.689    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.607    11.391    c1/cycle[3]
    SLICE_X6Y56          LUT5 (Prop_lut5_I1_O)        0.100    11.491 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.943    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    12.186    
                         time borrowed                4.973    17.159    
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                         -18.689    
  -------------------------------------------------------------------
                         slack                                 -1.530    

Slack (VIOLATED) :        -1.376ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.553ns  (logic 0.124ns (1.450%)  route 8.429ns (98.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 12.228 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    18.791    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.840    11.624    c1/cycle[3]
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.100    11.724 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    12.228    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    12.471    
                         time borrowed                4.944    17.415    
  -------------------------------------------------------------------
                         required time                         17.415    
                         arrival time                         -18.791    
  -------------------------------------------------------------------
                         slack                                 -1.376    

Slack (VIOLATED) :        -1.148ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 0.124ns (1.594%)  route 7.656ns (98.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.682ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    11.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    11.883 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    13.017    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.348     6.132    c1/cycle[3]
    SLICE_X5Y74          LUT5 (Prop_lut5_I2_O)        0.100     6.232 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451     6.682    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.925    
                         time borrowed                4.944    11.869    
  -------------------------------------------------------------------
                         required time                         11.869    
                         arrival time                         -13.017    
  -------------------------------------------------------------------
                         slack                                 -1.148    

Slack (VIOLATED) :        -0.942ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.912ns  (logic 0.124ns (1.567%)  route 7.788ns (98.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.006ns = ( 12.006 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Time given to startpoint:         4.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.994    17.231    c1/cycle[1]
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.124    17.355 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           0.794    18.150    c1/selr4_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.670    11.454    c1/cycle[3]
    SLICE_X2Y59          LUT5 (Prop_lut5_I1_O)        0.100    11.554 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    12.006    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243    12.249    
                         time borrowed                4.959    17.208    
  -------------------------------------------------------------------
                         required time                         17.208    
                         arrival time                         -18.150    
  -------------------------------------------------------------------
                         slack                                 -0.942    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.631ns  (logic 0.124ns (1.625%)  route 7.507ns (98.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.866ns = ( 12.866 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.759ns
    Time given to startpoint:         4.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.985    17.868    c1/clr1_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.898    11.682    c1/cycle[3]
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.100    11.782 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.084    12.866    c1/clr7_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    13.109    
                         time borrowed                4.759    17.868    
  -------------------------------------------------------------------
                         required time                         17.868    
                         arrival time                         -17.868    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.045ns (2.810%)  route 1.556ns (97.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.029     3.186    c1/clr5_reg_i_1_n_0
    SLICE_X6Y80          LDCE                                         f  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.723     2.858    c1/cycle[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.056     2.914 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.228     3.142    c1/clr10_reg_i_1_n_0
    SLICE_X6Y80          LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     2.896    
    SLICE_X6Y80          LDCE (Hold_ldce_G_D)         0.059     2.955    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.367ns  (logic 0.045ns (3.291%)  route 1.322ns (96.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 7.841 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.322     7.907    c1/cycle[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.045     7.952 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.952    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.415     7.551    c1/cycle[3]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.056     7.607 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.841    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.594    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.685    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.685    
                         arrival time                           7.952    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.045ns (2.723%)  route 1.608ns (97.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.080     3.237    c1/clr5_reg_i_1_n_0
    SLICE_X2Y80          LDCE                                         f  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.737     2.873    c1/cycle[3]
    SLICE_X2Y80          LUT5 (Prop_lut5_I0_O)        0.056     2.929 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.228     3.157    c1/clr5_reg_i_2_n_0
    SLICE_X2Y80          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.246     2.911    
    SLICE_X2Y80          LDCE (Hold_ldce_G_D)         0.059     2.970    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.045ns (2.617%)  route 1.674ns (97.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.147     3.304    c1/clr5_reg_i_1_n_0
    SLICE_X4Y79          LDCE                                         f  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.738     2.873    c1/cycle[3]
    SLICE_X4Y79          LUT5 (Prop_lut5_I3_O)        0.056     2.929 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.227     3.156    c1/clr8_reg_i_1_n_0
    SLICE_X4Y79          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.246     2.910    
    SLICE_X4Y79          LDCE (Hold_ldce_G_D)         0.070     2.980    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.045ns (2.135%)  route 2.063ns (97.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.534     3.118    c1/cycle[1]
    SLICE_X7Y57          LUT4 (Prop_lut4_I3_O)        0.045     3.163 r  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.529     3.692    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X9Y56          LDCE                                         r  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.963     3.099    c1/cycle[3]
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.056     3.155 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.392     3.547    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y56          LDCE                                         f  c1/seladd2_1_reg[0]/G
                         clock pessimism             -0.246     3.301    
    SLICE_X9Y56          LDCE (Hold_ldce_G_D)         0.066     3.367    c1/seladd2_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.659ns  (logic 0.045ns (2.712%)  route 1.614ns (97.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 8.076 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     7.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     7.157 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.087     8.243    c1/clr5_reg_i_1_n_0
    SLICE_X4Y81          LDCE                                         r  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.657     7.793    c1/cycle[3]
    SLICE_X4Y81          LUT5 (Prop_lut5_I3_O)        0.056     7.849 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.227     8.076    c1/enable7_reg_i_1_n_0
    SLICE_X4Y81          LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.246     7.829    
    SLICE_X4Y81          LDCE (Hold_ldce_G_D)         0.070     7.899    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -7.899    
                         arrival time                           8.243    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.045ns (2.564%)  route 1.710ns (97.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.182     3.339    c1/clr5_reg_i_1_n_0
    SLICE_X6Y76          LDCE                                         f  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.758     2.893    c1/cycle[3]
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.056     2.949 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.228     3.177    c1/clr6_reg_i_1_n_0
    SLICE_X6Y76          LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.246     2.931    
    SLICE_X6Y76          LDCE (Hold_ldce_G_D)         0.059     2.990    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.045ns (2.155%)  route 2.043ns (97.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.512     3.097    c1/cycle[1]
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.045     3.142 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.531     3.673    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.963     3.099    c1/cycle[3]
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.056     3.155 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.328     3.483    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y57          LDCE                                         f  c1/seladd2_2_reg[1]/G
                         clock pessimism             -0.246     3.237    
    SLICE_X9Y57          LDCE (Hold_ldce_G_D)         0.070     3.307    c1/seladd2_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.714ns  (logic 0.045ns (2.626%)  route 1.669ns (97.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 8.106 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     7.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     7.157 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.141     8.298    c1/clr5_reg_i_1_n_0
    SLICE_X5Y75          LDCE                                         r  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.688     7.824    c1/cycle[3]
    SLICE_X5Y75          LUT5 (Prop_lut5_I3_O)        0.056     7.880 f  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.227     8.106    c1/clr9_reg_i_1_n_0
    SLICE_X5Y75          LDCE                                         f  c1/clr9_reg/G
                         clock pessimism             -0.246     7.860    
    SLICE_X5Y75          LDCE (Hold_ldce_G_D)         0.070     7.930    c1/clr9_reg
  -------------------------------------------------------------------
                         required time                         -7.930    
                         arrival time                           8.298    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.525ns  (logic 0.045ns (2.951%)  route 1.480ns (97.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 7.869 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.480     8.064    c1/cycle[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I2_O)        0.045     8.109 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     8.109    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.444     7.579    c1/cycle[3]
    SLICE_X4Y95          LUT5 (Prop_lut5_I1_O)        0.056     7.635 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.869    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     7.623    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     7.714    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.714    
                         arrival time                           8.109    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[3]

Setup :            6  Failing Endpoints,  Worst Slack       -2.224ns,  Total Violation      -10.164ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.224ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.979ns  (logic 0.124ns (1.381%)  route 8.855ns (98.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.776ns = ( 11.776 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    19.216    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.441    11.225    c1/cycle[3]
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.100    11.325 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452    11.776    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    12.019    
                         time borrowed                4.973    16.992    
  -------------------------------------------------------------------
                         required time                         16.992    
                         arrival time                         -19.216    
  -------------------------------------------------------------------
                         slack                                 -2.224    

Slack (VIOLATED) :        -2.055ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.976ns  (logic 0.124ns (1.381%)  route 8.852ns (98.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns = ( 11.943 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    19.214    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.607    11.391    c1/cycle[3]
    SLICE_X6Y56          LUT5 (Prop_lut5_I1_O)        0.100    11.491 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.943    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    12.186    
                         time borrowed                4.973    17.159    
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                 -2.055    

Slack (VIOLATED) :        -1.971ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.941ns  (logic 0.124ns (1.387%)  route 8.817ns (98.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.006ns = ( 12.006 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Time given to startpoint:         4.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          8.023    18.260    c1/cycle[2]
    SLICE_X2Y59          LUT3 (Prop_lut3_I2_O)        0.124    18.384 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           0.794    19.178    c1/selr4_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.670    11.454    c1/cycle[3]
    SLICE_X2Y59          LUT5 (Prop_lut5_I1_O)        0.100    11.554 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    12.006    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243    12.249    
                         time borrowed                4.959    17.208    
  -------------------------------------------------------------------
                         required time                         17.208    
                         arrival time                         -19.178    
  -------------------------------------------------------------------
                         slack                                 -1.971    

Slack (VIOLATED) :        -1.901ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        9.078ns  (logic 0.124ns (1.366%)  route 8.954ns (98.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 12.228 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    19.316    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.840    11.624    c1/cycle[3]
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.100    11.724 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    12.228    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    12.471    
                         time borrowed                4.944    17.415    
  -------------------------------------------------------------------
                         required time                         17.415    
                         arrival time                         -19.316    
  -------------------------------------------------------------------
                         slack                                 -1.901    

Slack (VIOLATED) :        -1.673ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 0.124ns (1.493%)  route 8.181ns (98.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.682ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    12.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    12.408 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    13.542    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.348     6.132    c1/cycle[3]
    SLICE_X5Y74          LUT5 (Prop_lut5_I2_O)        0.100     6.232 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451     6.682    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.925    
                         time borrowed                4.944    11.869    
  -------------------------------------------------------------------
                         required time                         11.869    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                 -1.673    

Slack (VIOLATED) :        -0.340ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.156ns  (logic 0.124ns (1.520%)  route 8.032ns (98.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.866ns = ( 12.866 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.985    18.393    c1/clr1_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.898    11.682    c1/cycle[3]
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.100    11.782 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.084    12.866    c1/clr7_reg_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    13.109    
                         time borrowed                4.944    18.053    
  -------------------------------------------------------------------
                         required time                         18.053    
                         arrival time                         -18.393    
  -------------------------------------------------------------------
                         slack                                 -0.340    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.124ns (1.767%)  route 6.895ns (98.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      5.021ns
    Time given to startpoint:         5.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.895    12.133    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    12.257 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000    12.257    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.440     6.224    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I1_O)        0.100     6.324 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669     6.992    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/G
                         clock pessimism              0.243     7.235    
                         time borrowed                5.021    12.257    
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.001ns  (logic 0.124ns (1.771%)  route 6.877ns (98.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns = ( 11.992 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      5.004ns
    Time given to startpoint:         5.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.877    17.115    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.124    17.239 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000    17.239    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.440    11.224    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I1_O)        0.100    11.324 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669    11.992    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/G
                         clock pessimism              0.243    12.235    
                         time borrowed                5.004    17.239    
  -------------------------------------------------------------------
                         required time                         17.239    
                         arrival time                         -17.239    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        5.683ns  (logic 0.124ns (2.182%)  route 5.559ns (97.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.401ns = ( 11.401 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.276ns
    Time given to startpoint:         4.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.138    13.375    c1/cycle[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.124    13.499 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           2.421    15.920    c1/clr5_reg_i_1_n_0
    SLICE_X5Y75          LDCE                                         r  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.067    10.851    c1/cycle[3]
    SLICE_X5Y75          LUT5 (Prop_lut5_I3_O)        0.100    10.951 r  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.451    11.401    c1/clr9_reg_i_1_n_0
    SLICE_X5Y75          LDCE                                         r  c1/clr9_reg/G
                         clock pessimism              0.243    11.644    
                         time borrowed                4.276    15.920    
  -------------------------------------------------------------------
                         required time                         15.920    
                         arrival time                         -15.920    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr9_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 0.124ns (2.028%)  route 5.990ns (97.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.859ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.250ns
    Time given to startpoint:         4.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.223    10.460    c1/cycle[2]
    SLICE_X2Y58          LUT3 (Prop_lut3_I0_O)        0.124    10.584 r  c1/selr9_reg[0]_i_1/O
                         net (fo=1, routed)           0.767    11.352    c1/selr9_reg[0]_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  c1/selr9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.512     6.295    c1/cycle[3]
    SLICE_X2Y58          LUT5 (Prop_lut5_I2_O)        0.100     6.395 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.464     6.859    c1/selr9_reg[1]_i_2_n_0
    SLICE_X2Y58          LDCE                                         r  c1/selr9_reg[0]/G
                         clock pessimism              0.243     7.102    
                         time borrowed                4.250    11.352    
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        1.975ns  (logic 0.045ns (2.279%)  route 1.930ns (97.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 8.498 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.548     8.133    c1/cycle[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.045     8.178 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.381     8.559    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.975     8.111    c1/cycle[3]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.056     8.167 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.331     8.498    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         f  c1/opadd3_reg[0]/G
                         clock pessimism             -0.246     8.252    
    SLICE_X2Y63          LDCE (Hold_ldce_G_D)         0.059     8.311    c1/opadd3_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.311    
                         arrival time                           8.559    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        1.821ns  (logic 0.045ns (2.471%)  route 1.776ns (97.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 8.322 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.552     8.136    c1/cycle[2]
    SLICE_X2Y60          LUT4 (Prop_lut4_I2_O)        0.045     8.181 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.224     8.405    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.975     8.111    c1/cycle[3]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.056     8.167 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.155     8.322    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/seladd3_2_reg[1]/G
                         clock pessimism             -0.246     8.076    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.072     8.148    c1/seladd3_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.148    
                         arrival time                           8.405    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.045ns (3.091%)  route 1.411ns (96.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.411     2.995    c1/cycle[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I1_O)        0.045     3.040 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.040    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.444     2.579    c1/cycle[3]
    SLICE_X4Y95          LUT5 (Prop_lut5_I1_O)        0.056     2.635 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     2.869    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.623    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     2.714    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.045ns (1.979%)  route 2.229ns (98.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.548     3.133    c1/cycle[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.045     3.178 f  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.681     3.858    c1/selr9_reg[1]_i_1_n_0
    SLICE_X13Y63         LDCE                                         f  c1/seladd4_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.852     2.987    c1/cycle[3]
    SLICE_X4Y57          LUT5 (Prop_lut5_I0_O)        0.056     3.043 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.641     3.685    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X13Y63         LDCE                                         f  c1/seladd4_2_reg[2]/G
                         clock pessimism             -0.246     3.439    
    SLICE_X13Y63         LDCE (Hold_ldce_G_D)         0.070     3.509    c1/seladd4_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.509    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.045ns (3.102%)  route 1.406ns (96.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.406     2.990    c1/cycle[2]
    SLICE_X4Y96          LUT5 (Prop_lut5_I2_O)        0.045     3.035 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.035    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.415     2.551    c1/cycle[3]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.056     2.607 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.841    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.594    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     2.685    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        1.921ns  (logic 0.045ns (2.342%)  route 1.876ns (97.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 8.309 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.845     7.430    c1/cycle[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     7.475 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.031     8.506    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y73          LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.891     8.026    c1/cycle[3]
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.056     8.082 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     8.309    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X4Y73          LDCE                                         f  c1/seldiv_2_reg[1]/G
                         clock pessimism             -0.246     8.063    
    SLICE_X4Y73          LDCE (Hold_ldce_G_D)         0.066     8.129    c1/seldiv_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.129    
                         arrival time                           8.506    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr9_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        1.984ns  (logic 0.045ns (2.268%)  route 1.939ns (97.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 8.358 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.548     8.133    c1/cycle[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.045     8.178 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.391     8.568    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y60          LDCE                                         r  c1/selr9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.862     7.997    c1/cycle[3]
    SLICE_X2Y58          LUT5 (Prop_lut5_I2_O)        0.056     8.053 f  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.305     8.358    c1/selr9_reg[1]_i_2_n_0
    SLICE_X2Y60          LDCE                                         f  c1/selr9_reg[1]/G
                         clock pessimism             -0.246     8.112    
    SLICE_X2Y60          LDCE (Hold_ldce_G_D)         0.059     8.171    c1/selr9_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.171    
                         arrival time                           8.568    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.261ns  (logic 0.045ns (1.990%)  route 2.216ns (98.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 8.461 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.216     8.800    c1/cycle[2]
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.045     8.845 f  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.845    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.963     8.099    c1/cycle[3]
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.056     8.155 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.306     8.461    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246     8.215    
    SLICE_X6Y55          LDCE (Hold_ldce_G_D)         0.120     8.335    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.335    
                         arrival time                           8.845    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.045ns (2.754%)  route 1.589ns (97.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.845     2.430    c1/cycle[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     2.475 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.744     3.219    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.415     2.551    c1/cycle[3]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.056     2.607 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.841    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.246     2.594    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.066     2.660    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.045ns (2.411%)  route 1.822ns (97.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.845     2.430    c1/cycle[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     2.475 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.976     3.451    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X5Y73          LDCE                                         f  c1/selr3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.545     2.681    c1/cycle[3]
    SLICE_X5Y73          LUT5 (Prop_lut5_I1_O)        0.056     2.737 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.292     3.029    c1/selr3_reg[1]_i_1_n_0
    SLICE_X5Y73          LDCE                                         f  c1/selr3_reg[1]/G
                         clock pessimism             -0.246     2.783    
    SLICE_X5Y73          LDCE (Hold_ldce_G_D)         0.066     2.849    c1/selr3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.602    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[3]

Setup :           16  Failing Endpoints,  Worst Slack       -6.168ns,  Total Violation      -38.448ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.168ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        13.276ns  (logic 0.124ns (0.934%)  route 13.152ns (99.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.126ns = ( 12.126 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         12.142    22.380    c1/cycle[4]
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124    22.504 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.010    23.513    c1/selr8_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.666    11.450    c1/cycle[3]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.100    11.550 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    12.126    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.369    
                         time borrowed                4.976    17.345    
  -------------------------------------------------------------------
                         required time                         17.345    
                         arrival time                         -23.513    
  -------------------------------------------------------------------
                         slack                                 -6.168    

Slack (VIOLATED) :        -6.111ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        13.216ns  (logic 0.124ns (0.938%)  route 13.092ns (99.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.170ns = ( 12.170 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         12.142    22.380    c1/cycle[4]
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124    22.504 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.950    23.454    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.642    11.426    c1/cycle[3]
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.100    11.526 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.645    12.170    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.413    
                         time borrowed                4.930    17.343    
  -------------------------------------------------------------------
                         required time                         17.343    
                         arrival time                         -23.454    
  -------------------------------------------------------------------
                         slack                                 -6.111    

Slack (VIOLATED) :        -3.969ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        13.758ns  (logic 0.124ns (0.901%)  route 13.634ns (99.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.811ns = ( 14.811 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         12.142    22.380    c1/cycle[4]
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124    22.504 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.492    23.995    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          3.829    13.613    c1/cycle[3]
    SLICE_X1Y60          LUT4 (Prop_lut4_I0_O)        0.100    13.713 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.098    14.811    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    15.054    
                         time borrowed                4.973    20.027    
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                         -23.995    
  -------------------------------------------------------------------
                         slack                                 -3.969    

Slack (VIOLATED) :        -2.954ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.709ns  (logic 0.124ns (1.277%)  route 9.585ns (98.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.776ns = ( 11.776 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    19.947    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.441    11.225    c1/cycle[3]
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.100    11.325 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452    11.776    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    12.019    
                         time borrowed                4.973    16.992    
  -------------------------------------------------------------------
                         required time                         16.992    
                         arrival time                         -19.947    
  -------------------------------------------------------------------
                         slack                                 -2.954    

Slack (VIOLATED) :        -2.785ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.707ns  (logic 0.124ns (1.277%)  route 9.583ns (98.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns = ( 11.943 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    19.944    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.607    11.391    c1/cycle[3]
    SLICE_X6Y56          LUT5 (Prop_lut5_I1_O)        0.100    11.491 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.943    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    12.186    
                         time borrowed                4.973    17.159    
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                         -19.944    
  -------------------------------------------------------------------
                         slack                                 -2.785    

Slack (VIOLATED) :        -2.631ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.808ns  (logic 0.124ns (1.264%)  route 9.684ns (98.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 12.228 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    18.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    18.139 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    20.046    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.840    11.624    c1/cycle[3]
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.100    11.724 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    12.228    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    12.471    
                         time borrowed                4.944    17.415    
  -------------------------------------------------------------------
                         required time                         17.415    
                         arrival time                         -20.046    
  -------------------------------------------------------------------
                         slack                                 -2.631    

Slack (VIOLATED) :        -2.583ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        12.242ns  (logic 0.124ns (1.013%)  route 12.118ns (98.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.710ns = ( 14.710 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.378    20.616    c1/cycle[4]
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.124    20.740 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.740    22.479    c1/selr8_reg[0]_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          3.829    13.613    c1/cycle[3]
    SLICE_X1Y60          LUT4 (Prop_lut4_I0_O)        0.100    13.713 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.997    14.710    c1/enable8_reg_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    14.953    
                         time borrowed                4.944    19.896    
  -------------------------------------------------------------------
                         required time                         19.896    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                 -2.583    

Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 0.124ns (1.372%)  route 8.911ns (98.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.682ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.777    13.015    c1/cycle[4]
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.124    13.139 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    14.273    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     4.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     4.784 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.348     6.132    c1/cycle[3]
    SLICE_X5Y74          LUT5 (Prop_lut5_I2_O)        0.100     6.232 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451     6.682    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.925    
                         time borrowed                4.944    11.869    
  -------------------------------------------------------------------
                         required time                         11.869    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                 -2.403    

Slack (VIOLATED) :        -2.035ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        9.005ns  (logic 0.124ns (1.377%)  route 8.881ns (98.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.006ns = ( 12.006 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Time given to startpoint:         4.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.087    18.325    c1/cycle[4]
    SLICE_X2Y59          LUT3 (Prop_lut3_I1_O)        0.124    18.449 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           0.794    19.243    c1/selr4_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.670    11.454    c1/cycle[3]
    SLICE_X2Y59          LUT5 (Prop_lut5_I1_O)        0.100    11.554 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    12.006    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243    12.249    
                         time borrowed                4.959    17.208    
  -------------------------------------------------------------------
                         required time                         17.208    
                         arrival time                         -19.243    
  -------------------------------------------------------------------
                         slack                                 -2.035    

Slack (VIOLATED) :        -1.903ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        8.887ns  (logic 0.124ns (1.395%)  route 8.763ns (98.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.006ns = ( 12.006 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.999    18.236    c1/cycle[4]
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.124    18.360 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.764    19.124    c1/selr6_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.670    11.454    c1/cycle[3]
    SLICE_X2Y59          LUT5 (Prop_lut5_I1_O)        0.100    11.554 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    12.006    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[0]/G
                         clock pessimism              0.243    12.249    
                         time borrowed                4.973    17.222    
  -------------------------------------------------------------------
                         required time                         17.222    
                         arrival time                         -19.124    
  -------------------------------------------------------------------
                         slack                                 -1.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.045ns (3.207%)  route 1.358ns (96.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.358     2.942    c1/cycle[4]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.045     2.987 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     2.987    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.444     2.579    c1/cycle[3]
    SLICE_X4Y95          LUT5 (Prop_lut5_I1_O)        0.056     2.635 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     2.869    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.623    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     2.714    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.045ns (2.108%)  route 2.090ns (97.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.771     3.355    c1/cycle[4]
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.045     3.400 f  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           0.319     3.719    c1/enable3_reg_i_1_n_0
    SLICE_X6Y60          LDCE                                         f  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.972     3.108    c1/cycle[3]
    SLICE_X6Y58          LUT5 (Prop_lut5_I1_O)        0.056     3.164 f  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.450     3.614    c1/selr2_reg[1]_i_1_n_0
    SLICE_X6Y60          LDCE                                         f  c1/selr2_reg[1]/G
                         clock pessimism             -0.246     3.368    
    SLICE_X6Y60          LDCE (Hold_ldce_G_D)         0.052     3.420    c1/selr2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.420    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.126ns  (logic 0.045ns (2.117%)  route 2.081ns (97.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 8.461 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.081     8.665    c1/cycle[4]
    SLICE_X6Y55          LUT4 (Prop_lut4_I0_O)        0.045     8.710 r  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.710    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X6Y55          LDCE                                         r  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.963     8.099    c1/cycle[3]
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.056     8.155 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.306     8.461    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246     8.215    
    SLICE_X6Y55          LDCE (Hold_ldce_G_D)         0.120     8.335    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.335    
                         arrival time                           8.710    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.045ns (2.102%)  route 2.095ns (97.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.771     3.355    c1/cycle[4]
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.045     3.400 f  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           0.325     3.725    c1/enable3_reg_i_1_n_0
    SLICE_X6Y58          LDCE                                         f  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.841     2.976    c1/cycle[3]
    SLICE_X5Y57          LUT5 (Prop_lut5_I1_O)        0.056     3.032 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.452     3.485    c1/enable2_reg_i_2_n_0
    SLICE_X6Y58          LDCE                                         f  c1/enable3_reg/G
                         clock pessimism             -0.246     3.238    
    SLICE_X6Y58          LDCE (Hold_ldce_G_D)         0.059     3.297    c1/enable3_reg
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.044ns (2.286%)  route 1.881ns (97.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.743     3.327    c1/cycle[4]
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.044     3.371 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.138     3.509    c1/selr7_reg_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/opadd3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.975     3.111    c1/cycle[3]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.056     3.167 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.155     3.322    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/opadd3_reg[1]/G
                         clock pessimism             -0.246     3.076    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.000     3.076    c1/opadd3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.045ns (2.860%)  route 1.528ns (97.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.007     2.591    c1/cycle[4]
    SLICE_X1Y105         LUT1 (Prop_lut1_I0_O)        0.045     2.636 f  c1/seladd5_2_reg_i_1/O
                         net (fo=1, routed)           0.521     3.158    c1/seladd5_2_reg_i_1_n_0
    SLICE_X1Y105         LDCE                                         f  c1/seladd5_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.346     2.481    c1/cycle[3]
    SLICE_X1Y96          LUT5 (Prop_lut5_I0_O)        0.056     2.537 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.362     2.900    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/seladd5_2_reg/G
                         clock pessimism             -0.246     2.653    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.070     2.723    c1/seladd5_2_reg
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.572ns  (logic 0.045ns (2.862%)  route 1.527ns (97.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 7.841 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.527     8.112    c1/cycle[4]
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.045     8.157 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.157    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.415     7.551    c1/cycle[3]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.056     7.607 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.841    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.594    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.685    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.685    
                         arrival time                           8.157    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.205ns  (logic 0.045ns (2.041%)  route 2.160ns (97.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns = ( 8.469 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.160     8.744    c1/cycle[4]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     8.789 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     8.789    c1/enable6_reg_i_1_n_0
    SLICE_X5Y55          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.950     8.085    c1/cycle[3]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.056     8.141 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.328     8.469    c1/enable6_reg_i_2_n_0
    SLICE_X5Y55          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     8.223    
    SLICE_X5Y55          LDCE (Hold_ldce_G_D)         0.091     8.314    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -8.314    
                         arrival time                           8.789    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.074ns  (logic 0.045ns (2.169%)  route 2.029ns (97.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 8.359 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.683     8.267    c1/cycle[4]
    SLICE_X5Y58          LUT5 (Prop_lut5_I0_O)        0.045     8.312 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.347     8.659    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X5Y61          LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.914     8.049    c1/cycle[3]
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.056     8.105 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.253     8.359    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X5Y61          LDCE                                         f  c1/seladd1_1_reg[1]/G
                         clock pessimism             -0.246     8.113    
    SLICE_X5Y61          LDCE (Hold_ldce_G_D)         0.066     8.179    c1/seladd1_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.179    
                         arrival time                           8.659    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.044ns (1.910%)  route 2.260ns (98.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.743     3.327    c1/cycle[4]
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.044     3.371 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.517     3.888    c1/selr7_reg_i_1_n_0
    SLICE_X10Y61         LDCE                                         f  c1/selmul1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.978     3.113    c1/cycle[3]
    SLICE_X7Y59          LUT5 (Prop_lut5_I1_O)        0.056     3.169 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.474     3.643    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X10Y61         LDCE                                         f  c1/selmul1_1_reg[1]/G
                         clock pessimism             -0.246     3.397    
    SLICE_X10Y61         LDCE (Hold_ldce_G_D)        -0.007     3.390    c1/selmul1_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.390    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.498    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[4]

Setup :            4  Failing Endpoints,  Worst Slack       -6.504ns,  Total Violation      -17.956ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.504ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.514ns  (logic 0.124ns (0.918%)  route 13.390ns (99.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.029ns = ( 12.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.381    22.618    c1/cycle[0]
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.124    22.742 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.010    23.752    c1/selr8_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569    11.353    c1/cycle[4]
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.100    11.453 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    12.029    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.272    
                         time borrowed                4.976    17.248    
  -------------------------------------------------------------------
                         required time                         17.248    
                         arrival time                         -23.752    
  -------------------------------------------------------------------
                         slack                                 -6.504    

Slack (VIOLATED) :        -6.288ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.455ns  (logic 0.124ns (0.922%)  route 13.331ns (99.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.232ns = ( 12.232 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.381    22.618    c1/cycle[0]
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.124    22.742 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.950    23.692    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.703    11.487    c1/cycle[4]
    SLICE_X2Y60          LUT5 (Prop_lut5_I0_O)        0.100    11.587 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.645    12.232    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.474    
                         time borrowed                4.930    17.404    
  -------------------------------------------------------------------
                         required time                         17.404    
                         arrival time                         -23.692    
  -------------------------------------------------------------------
                         slack                                 -6.288    

Slack (VIOLATED) :        -3.354ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.996ns  (logic 0.124ns (0.886%)  route 13.872ns (99.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.664ns = ( 15.664 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.381    22.618    c1/cycle[0]
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.124    22.742 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.492    24.234    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.682    14.466    c1/cycle[4]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.100    14.566 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.098    15.664    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    15.907    
                         time borrowed                4.973    20.880    
  -------------------------------------------------------------------
                         required time                         20.880    
                         arrival time                         -24.234    
  -------------------------------------------------------------------
                         slack                                 -3.354    

Slack (VIOLATED) :        -1.811ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.323ns  (logic 0.124ns (1.006%)  route 12.199ns (98.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.563ns = ( 15.563 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         10.459    20.697    c1/cycle[0]
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.124    20.821 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.740    22.560    c1/selr8_reg[0]_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.682    14.466    c1/cycle[4]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.100    14.566 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.997    15.563    c1/enable8_reg_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    15.806    
                         time borrowed                4.944    20.750    
  -------------------------------------------------------------------
                         required time                         20.750    
                         arrival time                         -22.560    
  -------------------------------------------------------------------
                         slack                                 -1.811    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.364ns  (logic 0.124ns (1.948%)  route 6.240ns (98.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.029ns = ( 12.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.330ns
    Time given to startpoint:         4.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.272    15.509    c1/cycle[0]
    SLICE_X2Y59          LUT4 (Prop_lut4_I3_O)        0.124    15.633 f  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.968    16.602    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X2Y63          LDCE                                         f  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569    11.353    c1/cycle[4]
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.100    11.453 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    12.029    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[0]/G
                         clock pessimism              0.243    12.272    
                         time borrowed                4.330    16.602    
  -------------------------------------------------------------------
                         required time                         16.602    
                         arrival time                         -16.602    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.603ns  (logic 0.124ns (1.878%)  route 6.479ns (98.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.360ns = ( 12.360 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.238ns
    Time given to startpoint:         4.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.125    15.363    c1/cycle[0]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.124    15.487 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.354    16.841    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X13Y62         LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.607    11.391    c1/cycle[4]
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.100    11.491 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.869    12.360    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X13Y62         LDCE                                         r  c1/seladd4_2_reg[0]/G
                         clock pessimism              0.243    12.603    
                         time borrowed                4.238    16.841    
  -------------------------------------------------------------------
                         required time                         16.841    
                         arrival time                         -16.841    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        5.880ns  (logic 0.124ns (2.109%)  route 5.756ns (97.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.749ns = ( 11.749 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.125ns
    Time given to startpoint:         4.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.096    15.333    c1/cycle[0]
    SLICE_X2Y60          LUT4 (Prop_lut4_I1_O)        0.124    15.457 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.660    16.117    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569    11.353    c1/cycle[4]
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.100    11.453 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.296    11.749    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/G
                         clock pessimism              0.243    11.992    
                         time borrowed                4.125    16.117    
  -------------------------------------------------------------------
                         required time                         16.117    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.106ns  (logic 0.124ns (2.031%)  route 5.982ns (97.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.091ns = ( 12.091 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.010ns
    Time given to startpoint:         4.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.952    15.190    c1/cycle[0]
    SLICE_X7Y57          LUT4 (Prop_lut4_I1_O)        0.124    15.314 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           1.030    16.344    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.678    11.462    c1/cycle[4]
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.100    11.562 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.529    12.091    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243    12.334    
                         time borrowed                4.010    16.344    
  -------------------------------------------------------------------
                         required time                         16.344    
                         arrival time                         -16.344    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.105ns  (logic 0.124ns (2.031%)  route 5.981ns (97.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.091ns = ( 12.091 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.008ns
    Time given to startpoint:         4.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.947    15.185    c1/cycle[0]
    SLICE_X7Y57          LUT4 (Prop_lut4_I1_O)        0.124    15.309 f  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.033    16.342    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.678    11.462    c1/cycle[4]
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.100    11.562 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.529    12.091    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y57          LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.243    12.334    
                         time borrowed                4.008    16.342    
  -------------------------------------------------------------------
                         required time                         16.342    
                         arrival time                         -16.342    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        6.318ns  (logic 0.124ns (1.963%)  route 6.194ns (98.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.387ns = ( 12.387 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      3.926ns
    Time given to startpoint:         3.926ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.453    14.690    c1/cycle[0]
    SLICE_X5Y73          LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           1.741    16.556    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X11Y61         LDCE                                         r  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.699    11.483    c1/cycle[4]
    SLICE_X7Y59          LUT5 (Prop_lut5_I0_O)        0.100    11.583 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.804    12.387    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X11Y61         LDCE                                         r  c1/selmul1_1_reg[0]/G
                         clock pessimism              0.243    12.630    
                         time borrowed                3.926    16.556    
  -------------------------------------------------------------------
                         required time                         16.556    
                         arrival time                         -16.556    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.045ns (3.268%)  route 1.332ns (96.732%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.332     2.916    c1/cycle[0]
    SLICE_X4Y96          LUT5 (Prop_lut5_I0_O)        0.045     2.961 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.961    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.448     2.584    c1/cycle[4]
    SLICE_X4Y96          LUT5 (Prop_lut5_I0_O)        0.056     2.640 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.874    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.627    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     2.718    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.045ns (2.916%)  route 1.498ns (97.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.498     3.083    c1/cycle[0]
    SLICE_X1Y105         LUT2 (Prop_lut2_I0_O)        0.045     3.128 r  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.128    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X1Y105         LDCE                                         r  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.446     2.582    c1/cycle[4]
    SLICE_X1Y96          LUT5 (Prop_lut5_I1_O)        0.056     2.638 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.362     3.000    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246     2.754    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.091     2.845    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.045ns (3.406%)  route 1.276ns (96.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.276     2.860    c1/cycle[0]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     2.905 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     2.905    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.280     2.415    c1/cycle[4]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.056     2.471 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     2.705    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.458    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     2.549    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.045ns (1.907%)  route 2.314ns (98.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.314     3.899    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.045     3.944 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     3.944    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.005     3.140    c1/cycle[4]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.056     3.196 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     3.551    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     3.305    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.091     3.396    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -3.396    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.045ns (1.916%)  route 2.303ns (98.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.935     3.519    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.564 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.369     3.933    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.981     3.117    c1/cycle[4]
    SLICE_X2Y60          LUT5 (Prop_lut5_I0_O)        0.056     3.173 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.342     3.515    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.246     3.268    
    SLICE_X3Y60          LDCE (Hold_ldce_G_D)         0.070     3.338    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        1.609ns  (logic 0.045ns (2.797%)  route 1.564ns (97.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 7.734 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.995     7.580    c1/cycle[0]
    SLICE_X3Y92          LUT4 (Prop_lut4_I2_O)        0.045     7.625 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.569     8.193    c1/clr7_reg_i_1_n_0
    SLICE_X3Y92          LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.315     7.451    c1/cycle[4]
    SLICE_X3Y92          LUT5 (Prop_lut5_I3_O)        0.056     7.507 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     7.734    c1/clr11_reg_i_1_n_0
    SLICE_X3Y92          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     7.487    
    SLICE_X3Y92          LDCE (Hold_ldce_G_D)         0.070     7.557    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -7.557    
                         arrival time                           8.193    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.045ns (1.838%)  route 2.403ns (98.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.403     3.988    c1/cycle[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I1_O)        0.045     4.033 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     4.033    c1/enable6_reg_i_1_n_0
    SLICE_X5Y55          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.905     3.040    c1/cycle[4]
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.056     3.096 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.328     3.425    c1/enable6_reg_i_2_n_0
    SLICE_X5Y55          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     3.178    
    SLICE_X5Y55          LDCE (Hold_ldce_G_D)         0.091     3.269    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           4.033    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.045ns (1.761%)  route 2.511ns (98.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.511     4.095    c1/cycle[0]
    SLICE_X3Y58          LUT5 (Prop_lut5_I1_O)        0.045     4.140 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     4.140    c1/enable9_reg_i_1_n_0
    SLICE_X3Y58          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.962     3.097    c1/cycle[4]
    SLICE_X3Y58          LUT5 (Prop_lut5_I0_O)        0.056     3.153 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.363     3.516    c1/enable9_reg_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     3.270    
    SLICE_X3Y58          LDCE (Hold_ldce_G_D)         0.091     3.361    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           4.140    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.045ns (1.724%)  route 2.565ns (98.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.565     4.150    c1/cycle[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.045     4.195 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     4.195    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.005     3.140    c1/cycle[4]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.056     3.196 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     3.551    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     3.305    
    SLICE_X4Y56          LDCE (Hold_ldce_G_D)         0.092     3.397    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -3.397    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.045ns (1.651%)  route 2.681ns (98.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.681ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.254     3.839    c1/cycle[0]
    SLICE_X12Y58         LUT4 (Prop_lut4_I3_O)        0.045     3.884 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.427     4.310    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.940     3.076    c1/cycle[4]
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.056     3.132 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.549     3.681    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X13Y59         LDCE                                         f  c1/seladd4_1_reg[0]/G
                         clock pessimism             -0.246     3.435    
    SLICE_X13Y59         LDCE (Hold_ldce_G_D)         0.070     3.505    c1/seladd4_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.505    
                         arrival time                           4.310    
  -------------------------------------------------------------------
                         slack                                  0.806    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[4]

Setup :            8  Failing Endpoints,  Worst Slack       -4.023ns,  Total Violation      -17.411ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.023ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        11.172ns  (logic 0.124ns (1.110%)  route 11.048ns (98.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.200ns = ( 12.200 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.259    20.497    c1/cycle[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.124    20.621 f  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.789    21.410    c1/selr6_reg[1]_i_1_n_0
    SLICE_X4Y60          LDCE                                         f  c1/seladd1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.703    11.487    c1/cycle[4]
    SLICE_X2Y60          LUT5 (Prop_lut5_I0_O)        0.100    11.587 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.613    12.200    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X4Y60          LDCE                                         r  c1/seladd1_2_reg[1]/G
                         clock pessimism              0.243    12.443    
                         time borrowed                4.944    17.387    
  -------------------------------------------------------------------
                         required time                         17.387    
                         arrival time                         -21.410    
  -------------------------------------------------------------------
                         slack                                 -4.023    

Slack (VIOLATED) :        -3.916ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr6_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        10.872ns  (logic 0.124ns (1.141%)  route 10.748ns (98.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.021ns = ( 12.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.259    20.497    c1/cycle[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.124    20.621 f  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.489    21.110    c1/selr6_reg[1]_i_1_n_0
    SLICE_X1Y60          LDCE                                         f  c1/selr6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.687    11.471    c1/cycle[4]
    SLICE_X1Y60          LUT5 (Prop_lut5_I0_O)        0.100    11.571 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.451    12.021    c1/selr6_reg[1]_i_2_n_0
    SLICE_X1Y60          LDCE                                         r  c1/selr6_reg[1]/G
                         clock pessimism              0.243    12.264    
                         time borrowed                4.930    17.194    
  -------------------------------------------------------------------
                         required time                         17.194    
                         arrival time                         -21.110    
  -------------------------------------------------------------------
                         slack                                 -3.916    

Slack (VIOLATED) :        -2.544ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        11.147ns  (logic 0.124ns (1.112%)  route 11.023ns (98.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.625ns = ( 13.625 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.259    20.497    c1/cycle[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.124    20.621 f  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           0.764    21.385    c1/selr6_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         f  c1/selr4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          3.290    13.073    c1/cycle[4]
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.100    13.173 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    13.625    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[0]/G
                         clock pessimism              0.243    13.868    
                         time borrowed                4.973    18.841    
  -------------------------------------------------------------------
                         required time                         18.841    
                         arrival time                         -21.385    
  -------------------------------------------------------------------
                         slack                                 -2.544    

Slack (VIOLATED) :        -1.621ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.553ns  (logic 0.124ns (1.450%)  route 8.429ns (98.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.983ns = ( 11.983 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    18.791    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.595    11.379    c1/cycle[4]
    SLICE_X5Y56          LUT5 (Prop_lut5_I3_O)        0.100    11.479 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    11.983    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    12.226    
                         time borrowed                4.944    17.170    
  -------------------------------------------------------------------
                         required time                         17.170    
                         arrival time                         -18.791    
  -------------------------------------------------------------------
                         slack                                 -1.621    

Slack (VIOLATED) :        -1.464ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.451ns  (logic 0.124ns (1.467%)  route 8.327ns (98.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns = ( 12.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    18.689    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.673    11.457    c1/cycle[4]
    SLICE_X6Y56          LUT5 (Prop_lut5_I3_O)        0.100    11.557 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    12.008    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    12.251    
                         time borrowed                4.973    17.224    
  -------------------------------------------------------------------
                         required time                         17.224    
                         arrival time                         -18.689    
  -------------------------------------------------------------------
                         slack                                 -1.464    

Slack (VIOLATED) :        -1.460ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.454ns  (logic 0.124ns (1.467%)  route 8.330ns (98.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.016ns = ( 12.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    18.691    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.680    11.464    c1/cycle[4]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.100    11.564 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452    12.016    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    12.258    
                         time borrowed                4.973    17.231    
  -------------------------------------------------------------------
                         required time                         17.231    
                         arrival time                         -18.691    
  -------------------------------------------------------------------
                         slack                                 -1.460    

Slack (VIOLATED) :        -1.254ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.780ns  (logic 0.124ns (1.594%)  route 7.656ns (98.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.577ns = ( 11.577 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.522    16.759    c1/cycle[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    18.017    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.242    11.026    c1/cycle[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I3_O)        0.100    11.126 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.577    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.819    
                         time borrowed                4.944    16.763    
  -------------------------------------------------------------------
                         required time                         16.763    
                         arrival time                         -18.017    
  -------------------------------------------------------------------
                         slack                                 -1.254    

Slack (VIOLATED) :        -1.130ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        11.643ns  (logic 0.124ns (1.065%)  route 11.519ns (98.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.563ns = ( 15.563 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          9.779    20.016    c1/cycle[1]
    SLICE_X11Y73         LUT3 (Prop_lut3_I1_O)        0.124    20.140 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.740    21.880    c1/selr8_reg[0]_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.682    14.466    c1/cycle[4]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.100    14.566 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.997    15.563    c1/enable8_reg_i_1_n_0
    SLICE_X9Y72          LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    15.806    
                         time borrowed                4.944    20.750    
  -------------------------------------------------------------------
                         required time                         20.750    
                         arrival time                         -21.880    
  -------------------------------------------------------------------
                         slack                                 -1.130    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        6.537ns  (logic 0.124ns (1.897%)  route 6.413ns (98.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.749ns = ( 11.749 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.782ns
    Time given to startpoint:         4.782ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.753    15.990    c1/cycle[1]
    SLICE_X2Y60          LUT4 (Prop_lut4_I0_O)        0.124    16.114 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.660    16.774    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569    11.353    c1/cycle[4]
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.100    11.453 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.296    11.749    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/G
                         clock pessimism              0.243    11.992    
                         time borrowed                4.782    16.774    
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -16.774    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        6.564ns  (logic 0.124ns (1.889%)  route 6.440ns (98.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.223ns = ( 12.223 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      4.335ns
    Time given to startpoint:         4.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.440    16.677    c1/cycle[1]
    SLICE_X3Y58          LUT5 (Prop_lut5_I4_O)        0.124    16.801 f  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000    16.801    c1/enable9_reg_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.689    11.472    c1/cycle[4]
    SLICE_X3Y58          LUT5 (Prop_lut5_I0_O)        0.100    11.572 r  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.651    12.223    c1/enable9_reg_i_2_n_0
    SLICE_X3Y58          LDCE                                         r  c1/enable9_reg/G
                         clock pessimism              0.243    12.466    
                         time borrowed                4.335    16.801    
  -------------------------------------------------------------------
                         required time                         16.801    
                         arrival time                         -16.801    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.367ns  (logic 0.045ns (3.291%)  route 1.322ns (96.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 7.874 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.322     7.907    c1/cycle[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.045     7.952 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.952    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.448     7.584    c1/cycle[4]
    SLICE_X4Y96          LUT5 (Prop_lut5_I0_O)        0.056     7.640 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.874    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.627    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.718    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.718    
                         arrival time                           7.952    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.045ns (2.712%)  route 1.614ns (97.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.087     3.243    c1/clr5_reg_i_1_n_0
    SLICE_X4Y81          LDCE                                         f  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.694     2.830    c1/cycle[4]
    SLICE_X4Y81          LUT5 (Prop_lut5_I0_O)        0.056     2.886 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.227     3.113    c1/enable7_reg_i_1_n_0
    SLICE_X4Y81          LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.246     2.866    
    SLICE_X4Y81          LDCE (Hold_ldce_G_D)         0.070     2.936    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.045ns (2.135%)  route 2.063ns (97.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.534     3.118    c1/cycle[1]
    SLICE_X7Y57          LUT4 (Prop_lut4_I3_O)        0.045     3.163 r  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.529     3.692    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X9Y56          LDCE                                         r  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.974     3.110    c1/cycle[4]
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.056     3.166 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.392     3.558    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y56          LDCE                                         f  c1/seladd2_1_reg[0]/G
                         clock pessimism             -0.246     3.312    
    SLICE_X9Y56          LDCE (Hold_ldce_G_D)         0.066     3.378    c1/seladd2_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.378    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.045ns (2.887%)  route 1.514ns (97.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.986     3.143    c1/clr5_reg_i_1_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.446     2.582    c1/cycle[4]
    SLICE_X1Y96          LUT5 (Prop_lut5_I1_O)        0.056     2.638 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.362     3.000    c1/seladd5_2_reg_i_2_n_0
    SLICE_X1Y105         LDCE                                         f  c1/opadd5_reg[1]/G
                         clock pessimism             -0.246     2.754    
    SLICE_X1Y105         LDCE (Hold_ldce_G_D)         0.066     2.820    c1/opadd5_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.045ns (2.626%)  route 1.669ns (97.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.151ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.141     3.298    c1/clr5_reg_i_1_n_0
    SLICE_X5Y75          LDCE                                         f  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.733     2.868    c1/cycle[4]
    SLICE_X5Y75          LUT5 (Prop_lut5_I2_O)        0.056     2.924 f  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.227     3.151    c1/clr9_reg_i_1_n_0
    SLICE_X5Y75          LDCE                                         f  c1/clr9_reg/G
                         clock pessimism             -0.246     2.905    
    SLICE_X5Y75          LDCE (Hold_ldce_G_D)         0.070     2.975    c1/clr9_reg
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.045ns (2.810%)  route 1.556ns (97.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.029     3.186    c1/clr5_reg_i_1_n_0
    SLICE_X6Y80          LDCE                                         f  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.629     2.765    c1/cycle[4]
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.056     2.821 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.228     3.049    c1/clr10_reg_i_1_n_0
    SLICE_X6Y80          LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     2.802    
    SLICE_X6Y80          LDCE (Hold_ldce_G_D)         0.059     2.861    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.045ns (2.564%)  route 1.710ns (97.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.182     3.339    c1/clr5_reg_i_1_n_0
    SLICE_X6Y76          LDCE                                         f  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.769     2.904    c1/cycle[4]
    SLICE_X6Y76          LUT5 (Prop_lut5_I3_O)        0.056     2.960 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.228     3.188    c1/clr6_reg_i_1_n_0
    SLICE_X6Y76          LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.246     2.942    
    SLICE_X6Y76          LDCE (Hold_ldce_G_D)         0.059     3.001    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.045ns (2.155%)  route 2.043ns (97.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.512     3.097    c1/cycle[1]
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.045     3.142 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.531     3.673    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.974     3.110    c1/cycle[4]
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.056     3.166 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.328     3.494    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X9Y57          LDCE                                         f  c1/seladd2_2_reg[1]/G
                         clock pessimism             -0.246     3.248    
    SLICE_X9Y57          LDCE (Hold_ldce_G_D)         0.070     3.318    c1/seladd2_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.045ns (2.723%)  route 1.608ns (97.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     2.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.157 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.080     3.237    c1/clr5_reg_i_1_n_0
    SLICE_X2Y80          LDCE                                         f  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.635     2.771    c1/cycle[4]
    SLICE_X2Y80          LUT5 (Prop_lut5_I3_O)        0.056     2.827 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.228     3.054    c1/clr5_reg_i_2_n_0
    SLICE_X2Y80          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.246     2.808    
    SLICE_X2Y80          LDCE (Hold_ldce_G_D)         0.059     2.867    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.719ns  (logic 0.045ns (2.617%)  route 1.674ns (97.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.073ns = ( 8.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.528     7.112    c1/cycle[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     7.157 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.147     8.304    c1/clr5_reg_i_1_n_0
    SLICE_X4Y79          LDCE                                         r  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.655     7.791    c1/cycle[4]
    SLICE_X4Y79          LUT5 (Prop_lut5_I1_O)        0.056     7.847 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.227     8.073    c1/clr8_reg_i_1_n_0
    SLICE_X4Y79          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.246     7.827    
    SLICE_X4Y79          LDCE (Hold_ldce_G_D)         0.070     7.897    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -7.897    
                         arrival time                           8.304    
  -------------------------------------------------------------------
                         slack                                  0.407    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[4]

Setup :            5  Failing Endpoints,  Worst Slack       -2.146ns,  Total Violation       -8.250ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.146ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        9.078ns  (logic 0.124ns (1.366%)  route 8.954ns (98.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.983ns = ( 11.983 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    19.316    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.595    11.379    c1/cycle[4]
    SLICE_X5Y56          LUT5 (Prop_lut5_I3_O)        0.100    11.479 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    11.983    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    12.226    
                         time borrowed                4.944    17.170    
  -------------------------------------------------------------------
                         required time                         17.170    
                         arrival time                         -19.316    
  -------------------------------------------------------------------
                         slack                                 -2.146    

Slack (VIOLATED) :        -1.990ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.976ns  (logic 0.124ns (1.381%)  route 8.852ns (98.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns = ( 12.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    19.214    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.673    11.457    c1/cycle[4]
    SLICE_X6Y56          LUT5 (Prop_lut5_I3_O)        0.100    11.557 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    12.008    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    12.251    
                         time borrowed                4.973    17.224    
  -------------------------------------------------------------------
                         required time                         17.224    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                 -1.990    

Slack (VIOLATED) :        -1.985ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.979ns  (logic 0.124ns (1.381%)  route 8.855ns (98.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.016ns = ( 12.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    19.216    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.680    11.464    c1/cycle[4]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.100    11.564 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452    12.016    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    12.258    
                         time borrowed                4.973    17.231    
  -------------------------------------------------------------------
                         required time                         17.231    
                         arrival time                         -19.216    
  -------------------------------------------------------------------
                         slack                                 -1.985    

Slack (VIOLATED) :        -1.779ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.305ns  (logic 0.124ns (1.493%)  route 8.181ns (98.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.577ns = ( 11.577 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.047    17.284    c1/cycle[2]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.124    17.408 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    18.542    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.242    11.026    c1/cycle[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I3_O)        0.100    11.126 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.577    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.819    
                         time borrowed                4.944    16.763    
  -------------------------------------------------------------------
                         required time                         16.763    
                         arrival time                         -18.542    
  -------------------------------------------------------------------
                         slack                                 -1.779    

Slack (VIOLATED) :        -0.351ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.941ns  (logic 0.124ns (1.387%)  route 8.817ns (98.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.625ns = ( 13.625 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Time given to startpoint:         4.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          8.023    18.260    c1/cycle[2]
    SLICE_X2Y59          LUT3 (Prop_lut3_I2_O)        0.124    18.384 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           0.794    19.178    c1/selr4_reg[1]_i_1_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          3.290    13.073    c1/cycle[4]
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.100    13.173 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    13.625    c1/selr4_reg[1]_i_2_n_0
    SLICE_X2Y59          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243    13.868    
                         time borrowed                4.959    18.827    
  -------------------------------------------------------------------
                         required time                         18.827    
                         arrival time                         -19.178    
  -------------------------------------------------------------------
                         slack                                 -0.351    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.019ns  (logic 0.124ns (1.767%)  route 6.895ns (98.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.290ns = ( 12.290 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      4.724ns
    Time given to startpoint:         4.724ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.895    17.133    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    17.257 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000    17.257    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.738    11.521    c1/cycle[4]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.100    11.621 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669    12.290    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/G
                         clock pessimism              0.243    12.533    
                         time borrowed                4.724    17.257    
  -------------------------------------------------------------------
                         required time                         17.257    
                         arrival time                         -17.257    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.001ns  (logic 0.124ns (1.771%)  route 6.877ns (98.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.290ns = ( 12.290 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      4.706ns
    Time given to startpoint:         4.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.877    17.115    c1/cycle[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.124    17.239 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000    17.239    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.738    11.521    c1/cycle[4]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.100    11.621 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669    12.290    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/G
                         clock pessimism              0.243    12.533    
                         time borrowed                4.706    17.239    
  -------------------------------------------------------------------
                         required time                         17.239    
                         arrival time                         -17.239    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        5.660ns  (logic 0.124ns (2.191%)  route 5.536ns (97.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 11.394 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.261ns
    Time given to startpoint:         4.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.138    13.375    c1/cycle[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.124    13.499 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           2.399    15.898    c1/clr5_reg_i_1_n_0
    SLICE_X4Y79          LDCE                                         r  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.060    10.844    c1/cycle[4]
    SLICE_X4Y79          LUT5 (Prop_lut5_I1_O)        0.100    10.944 r  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.451    11.394    c1/clr8_reg_i_1_n_0
    SLICE_X4Y79          LDCE                                         r  c1/clr8_reg/G
                         clock pessimism              0.243    11.637    
                         time borrowed                4.261    15.898    
  -------------------------------------------------------------------
                         required time                         15.898    
                         arrival time                         -15.898    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        5.584ns  (logic 0.124ns (2.221%)  route 5.460ns (97.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 11.410 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.168ns
    Time given to startpoint:         4.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.138    13.375    c1/cycle[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.124    13.499 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           2.322    15.821    c1/clr5_reg_i_1_n_0
    SLICE_X2Y80          LDCE                                         r  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.075    10.859    c1/cycle[4]
    SLICE_X2Y80          LUT5 (Prop_lut5_I3_O)        0.100    10.959 r  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.452    11.410    c1/clr5_reg_i_2_n_0
    SLICE_X2Y80          LDCE                                         r  c1/clr5_reg/G
                         clock pessimism              0.243    11.653    
                         time borrowed                4.168    15.821    
  -------------------------------------------------------------------
                         required time                         15.821    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        5.683ns  (logic 0.124ns (2.182%)  route 5.559ns (97.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.594ns = ( 11.594 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.084ns
    Time given to startpoint:         4.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.138    13.375    c1/cycle[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.124    13.499 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           2.421    15.920    c1/clr5_reg_i_1_n_0
    SLICE_X5Y75          LDCE                                         r  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.260    11.043    c1/cycle[4]
    SLICE_X5Y75          LUT5 (Prop_lut5_I2_O)        0.100    11.143 r  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.451    11.594    c1/clr9_reg_i_1_n_0
    SLICE_X5Y75          LDCE                                         r  c1/clr9_reg/G
                         clock pessimism              0.243    11.837    
                         time borrowed                4.084    15.920    
  -------------------------------------------------------------------
                         required time                         15.920    
                         arrival time                         -15.920    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.045ns (1.979%)  route 2.229ns (98.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.548     3.133    c1/cycle[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.045     3.178 f  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.681     3.858    c1/selr9_reg[1]_i_1_n_0
    SLICE_X13Y63         LDCE                                         f  c1/seladd4_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.940     3.076    c1/cycle[4]
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.056     3.132 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.641     3.773    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X13Y63         LDCE                                         f  c1/seladd4_2_reg[2]/G
                         clock pessimism             -0.246     3.527    
    SLICE_X13Y63         LDCE (Hold_ldce_G_D)         0.070     3.597    c1/seladd4_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.597    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr9_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.045ns (2.268%)  route 1.939ns (97.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.548     3.133    c1/cycle[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.045     3.178 f  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.391     3.568    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y60          LDCE                                         f  c1/selr9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.973     3.109    c1/cycle[4]
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.056     3.165 f  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.305     3.470    c1/selr9_reg[1]_i_2_n_0
    SLICE_X2Y60          LDCE                                         f  c1/selr9_reg[1]/G
                         clock pessimism             -0.246     3.223    
    SLICE_X2Y60          LDCE (Hold_ldce_G_D)         0.059     3.282    c1/selr9_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.045ns (2.279%)  route 1.930ns (97.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.548     3.133    c1/cycle[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.045     3.178 f  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.381     3.559    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         f  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.924     3.060    c1/cycle[4]
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.056     3.116 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.331     3.447    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         f  c1/opadd3_reg[0]/G
                         clock pessimism             -0.246     3.201    
    SLICE_X2Y63          LDCE (Hold_ldce_G_D)         0.059     3.260    c1/opadd3_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.045ns (2.471%)  route 1.776ns (97.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.552     3.136    c1/cycle[2]
    SLICE_X2Y60          LUT4 (Prop_lut4_I2_O)        0.045     3.181 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.224     3.405    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.924     3.060    c1/cycle[4]
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.056     3.116 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.155     3.271    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/seladd3_2_reg[1]/G
                         clock pessimism             -0.246     3.025    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.072     3.097    c1/seladd3_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.045ns (3.102%)  route 1.406ns (96.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.406     2.990    c1/cycle[2]
    SLICE_X4Y96          LUT5 (Prop_lut5_I2_O)        0.045     3.035 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.035    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.448     2.584    c1/cycle[4]
    SLICE_X4Y96          LUT5 (Prop_lut5_I0_O)        0.056     2.640 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     2.874    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.627    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     2.718    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.045ns (2.411%)  route 1.822ns (97.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.240ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.845     2.430    c1/cycle[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     2.475 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.976     3.451    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X5Y73          LDCE                                         f  c1/selr3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.756     2.892    c1/cycle[4]
    SLICE_X5Y73          LUT5 (Prop_lut5_I0_O)        0.056     2.948 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.292     3.240    c1/selr3_reg[1]_i_1_n_0
    SLICE_X5Y73          LDCE                                         f  c1/selr3_reg[1]/G
                         clock pessimism             -0.246     2.994    
    SLICE_X5Y73          LDCE (Hold_ldce_G_D)         0.066     3.060    c1/selr3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.045ns (2.342%)  route 1.876ns (97.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.279ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.845     2.430    c1/cycle[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     2.475 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.031     3.506    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y73          LDCE                                         f  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.861     2.997    c1/cycle[4]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.056     3.053 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     3.279    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X4Y73          LDCE                                         f  c1/seldiv_2_reg[1]/G
                         clock pessimism             -0.246     3.033    
    SLICE_X4Y73          LDCE (Hold_ldce_G_D)         0.066     3.099    c1/seldiv_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.045ns (1.989%)  route 2.218ns (98.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.218     3.802    c1/cycle[2]
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.045     3.847 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.847    c1/enable9_reg_i_1_n_0
    SLICE_X3Y58          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.962     3.097    c1/cycle[4]
    SLICE_X3Y58          LUT5 (Prop_lut5_I0_O)        0.056     3.153 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.363     3.516    c1/enable9_reg_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     3.270    
    SLICE_X3Y58          LDCE (Hold_ldce_G_D)         0.091     3.361    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.847    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.045ns (3.091%)  route 1.411ns (96.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.411     2.995    c1/cycle[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I1_O)        0.045     3.040 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.040    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.280     2.415    c1/cycle[4]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.056     2.471 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     2.705    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.458    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     2.549    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.045ns (1.990%)  route 2.216ns (98.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.216     3.800    c1/cycle[2]
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.045     3.845 r  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.845    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X6Y55          LDCE                                         r  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.974     3.110    c1/cycle[4]
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.056     3.166 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.306     3.472    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246     3.226    
    SLICE_X6Y55          LDCE (Hold_ldce_G_D)         0.120     3.346    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.500    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[4]

Setup :            9  Failing Endpoints,  Worst Slack       -4.581ns,  Total Violation      -21.517ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.581ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        11.591ns  (logic 0.124ns (1.070%)  route 11.467ns (98.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.029ns = ( 12.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.458    20.695    c1/cycle[3]
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.124    20.819 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.010    21.829    c1/selr8_reg[1]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569    11.353    c1/cycle[4]
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.100    11.453 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    12.029    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y63          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.272    
                         time borrowed                4.976    17.248    
  -------------------------------------------------------------------
                         required time                         17.248    
                         arrival time                         -21.829    
  -------------------------------------------------------------------
                         slack                                 -4.581    

Slack (VIOLATED) :        -4.365ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        11.532ns  (logic 0.124ns (1.075%)  route 11.408ns (98.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.232ns = ( 12.232 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.458    20.695    c1/cycle[3]
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.124    20.819 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.950    21.769    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.703    11.487    c1/cycle[4]
    SLICE_X2Y60          LUT5 (Prop_lut5_I0_O)        0.100    11.587 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.645    12.232    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.474    
                         time borrowed                4.930    17.404    
  -------------------------------------------------------------------
                         required time                         17.404    
                         arrival time                         -21.769    
  -------------------------------------------------------------------
                         slack                                 -4.365    

Slack (VIOLATED) :        -2.684ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        9.617ns  (logic 0.124ns (1.289%)  route 9.493ns (98.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.983ns = ( 11.983 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    17.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    17.947 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.907    19.854    c1/clr1_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.595    11.379    c1/cycle[4]
    SLICE_X5Y56          LUT5 (Prop_lut5_I3_O)        0.100    11.479 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.505    11.983    c1/clr4_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    12.226    
                         time borrowed                4.944    17.170    
  -------------------------------------------------------------------
                         required time                         17.170    
                         arrival time                         -19.854    
  -------------------------------------------------------------------
                         slack                                 -2.684    

Slack (VIOLATED) :        -2.528ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        9.515ns  (logic 0.124ns (1.303%)  route 9.391ns (98.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns = ( 12.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    17.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    17.947 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.806    19.752    c1/clr1_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.673    11.457    c1/cycle[4]
    SLICE_X6Y56          LUT5 (Prop_lut5_I3_O)        0.100    11.557 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    12.008    c1/clr2_reg_i_1_n_0
    SLICE_X6Y56          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    12.251    
                         time borrowed                4.973    17.224    
  -------------------------------------------------------------------
                         required time                         17.224    
                         arrival time                         -19.752    
  -------------------------------------------------------------------
                         slack                                 -2.528    

Slack (VIOLATED) :        -2.524ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        9.517ns  (logic 0.124ns (1.303%)  route 9.393ns (98.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.016ns = ( 12.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    17.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    17.947 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.808    19.755    c1/clr1_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.680    11.464    c1/cycle[4]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.100    11.564 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452    12.016    c1/clr3_reg_i_1_n_0
    SLICE_X6Y57          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    12.258    
                         time borrowed                4.973    17.231    
  -------------------------------------------------------------------
                         required time                         17.231    
                         arrival time                         -19.755    
  -------------------------------------------------------------------
                         slack                                 -2.524    

Slack (VIOLATED) :        -2.318ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        8.843ns  (logic 0.124ns (1.402%)  route 8.719ns (98.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.577ns = ( 11.577 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.585    17.823    c1/cycle[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.124    17.947 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.134    19.081    c1/clr1_reg_i_1_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.242    11.026    c1/cycle[4]
    SLICE_X5Y74          LUT5 (Prop_lut5_I3_O)        0.100    11.126 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.577    c1/clr1_reg_i_2_n_0
    SLICE_X5Y74          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.819    
                         time borrowed                4.944    16.763    
  -------------------------------------------------------------------
                         required time                         16.763    
                         arrival time                         -19.081    
  -------------------------------------------------------------------
                         slack                                 -2.318    

Slack (VIOLATED) :        -1.431ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        12.073ns  (logic 0.124ns (1.027%)  route 11.949ns (98.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.664ns = ( 15.664 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.458    20.695    c1/cycle[3]
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.124    20.819 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.492    22.311    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.682    14.466    c1/cycle[4]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.100    14.566 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.098    15.664    c1/enable8_reg_i_1_n_0
    SLICE_X8Y69          LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    15.907    
                         time borrowed                4.973    20.880    
  -------------------------------------------------------------------
                         required time                         20.880    
                         arrival time                         -22.311    
  -------------------------------------------------------------------
                         slack                                 -1.431    

Slack (VIOLATED) :        -0.631ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        7.966ns  (logic 0.124ns (1.557%)  route 7.842ns (98.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.290ns = ( 12.290 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      5.040ns
    Time given to startpoint:         5.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.842    18.080    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.124    18.204 f  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000    18.204    c1/enable10_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         f  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.738    11.521    c1/cycle[4]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.100    11.621 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669    12.290    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable10_reg/G
                         clock pessimism              0.243    12.533    
                         time borrowed                5.040    17.573    
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                         -18.204    
  -------------------------------------------------------------------
                         slack                                 -0.631    

Slack (VIOLATED) :        -0.455ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        7.792ns  (logic 0.124ns (1.591%)  route 7.668ns (98.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.290ns = ( 12.290 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      5.042ns
    Time given to startpoint:         5.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.668    17.906    c1/cycle[3]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.124    18.030 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000    18.030    c1/enable1_reg_i_1_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.738    11.521    c1/cycle[4]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.100    11.621 r  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.669    12.290    c1/enable1_reg_i_2_n_0
    SLICE_X4Y56          LDCE                                         r  c1/enable1_reg/G
                         clock pessimism              0.243    12.533    
                         time borrowed                5.042    17.575    
  -------------------------------------------------------------------
                         required time                         17.575    
                         arrival time                         -18.030    
  -------------------------------------------------------------------
                         slack                                 -0.455    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        6.002ns  (logic 0.124ns (2.066%)  route 5.878ns (97.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.029ns = ( 12.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      3.967ns
    Time given to startpoint:         3.967ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          4.824    15.061    c1/cycle[3]
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.124    15.185 f  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.054    16.239    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X3Y63          LDCE                                         f  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.600     9.417    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.367     9.784 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569    11.353    c1/cycle[4]
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.100    11.453 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.576    12.029    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y63          LDCE                                         r  c1/seladd3_1_reg[0]/G
                         clock pessimism              0.243    12.272    
                         time borrowed                3.967    16.239    
  -------------------------------------------------------------------
                         required time                         16.239    
                         arrival time                         -16.239    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.045ns (2.224%)  route 1.979ns (97.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.610     3.194    c1/cycle[3]
    SLICE_X3Y59          LUT5 (Prop_lut5_I4_O)        0.045     3.239 f  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.369     3.608    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X3Y60          LDCE                                         f  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.981     3.117    c1/cycle[4]
    SLICE_X2Y60          LUT5 (Prop_lut5_I0_O)        0.056     3.173 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.342     3.515    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X3Y60          LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.246     3.268    
    SLICE_X3Y60          LDCE (Hold_ldce_G_D)         0.070     3.338    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.460ns  (logic 0.045ns (3.082%)  route 1.415ns (96.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 7.874 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.415     7.999    c1/cycle[3]
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.045     8.044 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.044    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y96          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.448     7.584    c1/cycle[4]
    SLICE_X4Y96          LUT5 (Prop_lut5_I0_O)        0.056     7.640 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     7.874    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y96          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.627    
    SLICE_X4Y96          LDCE (Hold_ldce_G_D)         0.091     7.718    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.718    
                         arrival time                           8.044    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.309ns  (logic 0.045ns (3.438%)  route 1.264ns (96.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 7.705 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.264     7.848    c1/cycle[3]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.045     7.893 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     7.893    c1/enable11_reg_i_1_n_0
    SLICE_X4Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     6.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     7.136 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.280     7.415    c1/cycle[4]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.056     7.471 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.705    c1/enable11_reg_i_2_n_0
    SLICE_X4Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     7.458    
    SLICE_X4Y95          LDCE (Hold_ldce_G_D)         0.091     7.549    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.549    
                         arrival time                           7.893    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.045ns (2.062%)  route 2.138ns (97.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.138     3.722    c1/cycle[3]
    SLICE_X6Y55          LUT4 (Prop_lut4_I1_O)        0.045     3.767 r  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.767    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X6Y55          LDCE                                         r  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.974     3.110    c1/cycle[4]
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.056     3.166 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.306     3.472    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X6Y55          LDCE                                         f  c1/opadd2_reg[1]/G
                         clock pessimism             -0.246     3.226    
    SLICE_X6Y55          LDCE (Hold_ldce_G_D)         0.120     3.346    c1/opadd2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.045ns (2.111%)  route 2.087ns (97.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.719     3.303    c1/cycle[3]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.045     3.348 f  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           0.368     3.716    c1/selr10_reg[1]_i_1_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.989     3.125    c1/cycle[4]
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.056     3.181 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.292     3.473    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[1]/G
                         clock pessimism             -0.246     3.227    
    SLICE_X3Y57          LDCE (Hold_ldce_G_D)         0.066     3.293    c1/selr10_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.045ns (2.104%)  route 2.094ns (97.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.816     3.400    c1/cycle[3]
    SLICE_X3Y57          LUT4 (Prop_lut4_I2_O)        0.045     3.445 f  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.278     3.723    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.989     3.125    c1/cycle[4]
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.056     3.181 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.292     3.473    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y57          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     3.227    
    SLICE_X3Y57          LDCE (Hold_ldce_G_D)         0.070     3.297    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.723    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.045ns (2.316%)  route 1.898ns (97.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.661     3.245    c1/cycle[3]
    SLICE_X0Y61          LUT4 (Prop_lut4_I2_O)        0.045     3.290 r  c1/seladd3_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.237     3.528    c1/seladd3_1_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/seladd3_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.924     3.060    c1/cycle[4]
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.056     3.116 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.155     3.271    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/seladd3_1_reg[1]/G
                         clock pessimism             -0.246     3.025    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     3.095    c1/seladd3_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.095    
                         arrival time                           3.528    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.045ns (2.022%)  route 2.180ns (97.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.180     3.764    c1/cycle[3]
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.045     3.809 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.809    c1/enable9_reg_i_1_n_0
    SLICE_X3Y58          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.962     3.097    c1/cycle[4]
    SLICE_X3Y58          LUT5 (Prop_lut5_I0_O)        0.056     3.153 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.363     3.516    c1/enable9_reg_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     3.270    
    SLICE_X3Y58          LDCE (Hold_ldce_G_D)         0.091     3.361    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.045ns (2.060%)  route 2.140ns (97.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.140     3.724    c1/cycle[3]
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.045     3.769 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     3.769    c1/enable6_reg_i_1_n_0
    SLICE_X5Y55          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.905     3.040    c1/cycle[4]
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.056     3.096 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.328     3.425    c1/enable6_reg_i_2_n_0
    SLICE_X5Y55          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     3.178    
    SLICE_X5Y55          LDCE (Hold_ldce_G_D)         0.091     3.269    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.769    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.045ns (2.208%)  route 1.993ns (97.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.718     3.302    c1/cycle[3]
    SLICE_X2Y57          LUT3 (Prop_lut3_I1_O)        0.045     3.347 f  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           0.275     3.622    c1/selr1_reg[1]_i_1_n_0
    SLICE_X2Y57          LDCE                                         f  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    c1/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.175     2.136 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.827     2.962    c1/cycle[4]
    SLICE_X2Y57          LUT5 (Prop_lut5_I0_O)        0.056     3.018 f  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.291     3.309    c1/selr1_reg[1]_i_2_n_0
    SLICE_X2Y57          LDCE                                         f  c1/selr1_reg[1]/G
                         clock pessimism             -0.246     3.063    
    SLICE_X2Y57          LDCE (Hold_ldce_G_D)         0.059     3.122    c1/selr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  0.500    





