Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Jun 17 13:42:55 2025
| Host         : temp-mati running 64-bit Linux Mint 22.1
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           26 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |             105 |           28 |
| Yes          | No                    | No                     |              51 |           16 |
| Yes          | No                    | Yes                    |              33 |           16 |
| Yes          | Yes                   | No                     |              21 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------+--------------------------------+------------------+----------------+--------------+
|       Clock Signal      |        Enable Signal       |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+----------------------------+--------------------------------+------------------+----------------+--------------+
|  Clock100MHz_IBUF_BUFG  | U1/trig_signal_i_2_n_0     | U1/p_1_in                      |                1 |              1 |         1.00 |
|  line_no_reg[1]_i_2_n_0 | U2/LCD_RS_i_1_n_0          | reset                          |                1 |              1 |         1.00 |
|  line_no_reg[1]_i_2_n_0 | U2/LCD_E_i_1_n_0           | reset                          |                1 |              1 |         1.00 |
|  line_no_reg[1]_i_2_n_0 |                            | reset                          |                1 |              3 |         3.00 |
|  line_no_reg[1]_i_2_n_0 | U2/LCD_DATA[3]_i_1_n_0     |                                |                1 |              4 |         4.00 |
|  line_no_reg[1]_i_2_n_0 | U2/reset_cnt0              |                                |                1 |              4 |         4.00 |
|  line_no_reg[1]_i_2_n_0 | U2/p_6_in                  |                                |                2 |              5 |         2.50 |
|  line_no_reg[1]_i_2_n_0 | U2/next_command[4]_i_1_n_0 | reset                          |                1 |              5 |         5.00 |
|  line_no_reg[1]_i_2_n_0 | U2/state[4]_i_1_n_0        | reset                          |                3 |              5 |         1.67 |
|  line_no_reg[1]_i_2_n_0 | U2/char_no[5]_i_1_n_0      | reset                          |                4 |              6 |         1.50 |
| ~line_no_reg[1]_i_2_n_0 | U2/char_no[5]_i_1_n_0      | reset                          |                4 |              7 |         1.75 |
|  start                  |                            |                                |                4 |              8 |         2.00 |
|  line_no_reg[1]_i_2_n_0 | U2/g0_b0_n_0               | reset                          |                2 |              8 |         4.00 |
|  line_no_reg[1]_i_2_n_0 |                            |                                |                6 |             10 |         1.67 |
|  Clock100MHz_IBUF_BUFG  |                            | U2/lcd_clk_cnt[0]_i_1_n_0      |                4 |             16 |         4.00 |
|  line_no_reg[1]_i_2_n_0 | U2/last_val_int0           |                                |                6 |             18 |         3.00 |
|  Clock100MHz_IBUF_BUFG  | U1/counter                 |                                |                6 |             20 |         3.33 |
|  Clock100MHz_IBUF_BUFG  | ECHO_IBUF                  | U1/counter                     |                5 |             20 |         4.00 |
|  Clock100MHz_IBUF_BUFG  |                            | U1/trig_cnt[0]_i_1_n_0         |                6 |             23 |         3.83 |
|  Clock100MHz_IBUF_BUFG  |                            | unit_selector/delay[0]_i_1_n_0 |                9 |             33 |         3.67 |
|  Clock100MHz_IBUF_BUFG  |                            | us_trigger/delay[0]_i_1__0_n_0 |                9 |             33 |         3.67 |
|  Clock100MHz_IBUF_BUFG  |                            |                                |               16 |             43 |         2.69 |
+-------------------------+----------------------------+--------------------------------+------------------+----------------+--------------+


