// Seed: 3592070378
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic id_3;
  assign module_1.id_0 = 0;
  wire id_4;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    output tri id_4,
    input wand id_5,
    input supply0 id_6,
    output wor id_7,
    input supply0 id_8,
    output wire id_9,
    output wor id_10,
    input tri1 id_11,
    input wand id_12
    , id_15,
    output tri1 id_13
);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15
  );
endmodule
