@inproceedings{dca,
  author = "Cheng-Chieh Huang, Vijay Nagarajan, Arpit Joshi",
  title = "DCA: a DRAM-cache-aware DRAM controller",
  month = "November.",
  year = "2016",
  booktitle = "Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis"
}

@article{gem5-gpu,
    title = "gem5-gpu: A Heterogeneous CPU-GPU Simulator",
    author = "Power, Jason and Hestness, Joel and Orr, Marc and Hill, Mark and Wood, David",
    journal = "Computer Architecture Letters",
    volume = "13",
    number = "1",
    month = "Jan",
    year = "2014",
    publisher = "IEEE",
    url = "http://gem5-gpu.cs.wisc.edu",
    keywords = "Modeling techniques;general-purpose graphics processors;heterogeneous (hybrid) systems;simulators",
    doi = "10.1109/LCA.2014.2299539",
    ISSN = "1556-6056"
}

@inproceedings{rodinia,
 author = "Che, Shuai and Boyer, Michael and Meng, Jiayuan and Tarjan, David and Sheaffer, Jeremy W. and Lee, Sang-Ha and Skadron, Kevin",
 title = "Rodinia: A Benchmark Suite for Heterogeneous Computing",
 booktitle = "Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC)",
 series = "IISWC '09",
 year = "2009",
 isbn = "978-1-4244-5156-2",
 pages = "44--54",
 numpages = "11",
 url = "http://dx.doi.org/10.1109/IISWC.2009.5306797",
 doi = "10.1109/IISWC.2009.5306797",
 acmid = "1680782",
 publisher = "IEEE Computer Society",
 address = "Washington, DC, USA",
} 

@misc{inteliris,
title = "Intel Graphics OpenCL",
howpublished = "\url{https://software.intel.com/en-us/node/540387}"
}

@misc{hsafoundation,
title = "HSA Foundation standards",
howpublished = "\url{http://www.hsafoundation.com/standards/}"
}

@article{koomey, 
author="J. Koomey and S. Berard and M. Sanchez and H. Wong", 
journal="IEEE Annals of the History of Computing", 
title="Implications of Historical Trends in the Electrical Efficiency of Computing", 
year="2011", 
volume="33", 
number="3", 
pages="46-54", 
keywords="laptop computers;low-power electronics;mobile handsets;notebook computers;power aware computing;Web Extra;electrical computing efficiency;laptops;microprocessor;mobile computing devices;smart phones;wireless sensors;Battery charge measurement;Computer performance;Electric variables measurement;History;Microprocessors;Mobile computing;Moore's Law;Portable computers;Power generation;Moore's law;computer performance;electrical efficiency;history of computing;mobile computing;power usage", 
doi="10.1109/MAHC.2010.28", 
ISSN="1058-6180", 
month="March",
}

@misc{sumatra,
title = "Java Sumatra",
howpublished = "\url{http://openjdk.java.net/projects/sumatra/}"
}

@misc{amd-apu,
title = "The future of the APU - Braided Parallelism",
howpublished = "\url{http://developer.amd.com/wordpress/media/2013/06/2901_final.pdf}"
}

@misc{denver,
title = "Fastest processors, smartphones, and tablets - nvidia Tegra",
howpublished = "\url{http://www.nvidia.com/object/tegra.html}"
}

@inproceedings{3d-stacking,
 author = "Black, Bryan and Annavaram, Murali and Brekelbaum, Ned and DeVale, John and Jiang, Lei and Loh, Gabriel H. and McCaule, Don and Morrow, Pat and Nelson, Donald W. and Pantuso, Daniel and Reed, Paul and Rupley, Jeff and Shankar, Sadasivan and Shen, John and Webb, Clair",
 title ="Die Stacking (3D) Microarchitecture",
 booktitle = "Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture",
 series = "MICRO 39",
 year = "2006",
 isbn = "0-7695-2732-9",
 pages = "469--479",
 numpages = "11",
 url = "http://dx.doi.org/10.1109/MICRO.2006.18",
 doi = "10.1109/MICRO.2006.18",
 acmid = "1194860",
 publisher = "IEEE Computer Society",
 address = "Washington, DC, USA",
} 

@inproceedings{bimodal, 
author="N. Gulur and M. Mehendale and R. Manikantan and R. Govindarajan", 
booktitle="2014 47th Annual IEEE/ACM International Symposium on Microarchitecture", 
title="Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth", 
year="2014", 
pages="38-50", 
keywords="DRAM chips;bandwidth allocation;cache storage;meta data;performance evaluation;ANTT;DRAM cache capacity;DRAM cache organization;SRAM based way locator;average normalized turnaround time;bimodal DRAM cache;cache hit latency;flexible stacked DRAM cache organization;hit latency;hit rate;metadata;off-chip bandwidth wastage;off-chip memory bandwidth consumption;performance improvement;tag storage overhead;tags-in-SRAM;Bandwidth;Layout;Memory management;Organizations;Random access memory;Stacking;Vectors;3D Stacking;CMP;DRAM;DRAM cache;Memory Systems", 
doi="10.1109/MICRO.2014.36", 
ISSN="1072-4451", 
month="Dec",
}

@inproceedings{alloy,
 author = "Qureshi, Moinuddin K. and Loh, Gabe H.",
 title = "Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design",
 booktitle = "Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture",
 series = "MICRO-45",
 year = "2012",
 isbn = "978-0-7695-4924-8",
 location = "Vancouver, B.C., CANADA",
 pages = "235--246",
 numpages = "12",
 url = "http://dx.doi.org/10.1109/MICRO.2012.30",
 doi = "10.1109/MICRO.2012.30",
 acmid = "2457502",
 publisher = "IEEE Computer Society",
 address = "Washington, DC, USA",
 keywords = "DRAM Cache, Stacked Memory, Memory Access Predictor",
} 

@inproceedings{loh-hill,
 author = "Loh, Gabriel H. and Hill, Mark D.",
 title = "Efficiently Enabling Conventional Block Sizes for Very Large Die-stacked DRAM Caches",
 booktitle = "Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture",
 series = "MICRO-44",
 year = "2011",
 isbn = "978-1-4503-1053-6",
 location = "Porto Alegre, Brazil",
 pages = "454--464",
 numpages = "11",
 url = "http://doi.acm.org/10.1145/2155620.2155673",
 doi = "10.1145/2155620.2155673",
 acmid = "2155673",
 publisher = "ACM",
 address = "New York, NY, USA",
} 

@article{memory-wall,
 author = "Wulf, Wm. A. and McKee, Sally A.",
 title = "Hitting the Memory Wall: Implications of the Obvious",
 journal = "SIGARCH Comput. Archit. News",
 issue_date = "March 1995",
 volume = "23",
 number = "1",
 month = mar,
 year = "1995",
 issn = "0163-5964",
 pages = "20--24",
 numpages = "5",
 url = "http://doi.acm.org/10.1145/216585.216588",
 doi = "10.1145/216585.216588",
 acmid = "216588",
 publisher = "ACM",
 address = "New York, NY, USA",
} 

@inproceedings{bandwidth-wall,
 author = "Rogers, Brian M. and Krishna, Anil and Bell, Gordon B. and Vu, Ken and Jiang, Xiaowei and Solihin, Yan",
 title = "Scaling the Bandwidth Wall: Challenges in and Avenues for CMP Scaling",
 booktitle = "Proceedings of the 36th Annual International Symposium on Computer Architecture",
 series = "ISCA '09",
 year = "2009",
 isbn = "978-1-60558-526-0",
 location = "Austin, TX, USA",
 pages = "371--382",
 numpages = "12",
 url = "http://doi.acm.org/10.1145/1555754.1555801",
 doi = "10.1145/1555754.1555801",
 acmid = "1555801",
 publisher = "ACM",
 address = "New York, NY, USA",
 keywords = "analytical model, chip multi-processor, memory bandwidth",
}

@inproceedings{dca,
 author= "Cheng-Chieh Huang Vijay Nagarajan Arpit Joshi",
 title = "DCA: a DRAM-cache-aware DRAM controller",
 booktitle = "Proceedings of the International Conference for High Performance Computing,
                Networking, Storage and Analysis, {SC} 2016, Salt Lake City, UT, USA, November
                13-18, 2016",
 year = "2016",
}
