// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="minver_hwa,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.494000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=10,HLS_SYN_FF=3802,HLS_SYN_LUT=4379}" *)

module minver_hwa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        ap_return
);

parameter    ap_ST_fsm_state1 = 115'b1;
parameter    ap_ST_fsm_state2 = 115'b10;
parameter    ap_ST_fsm_state3 = 115'b100;
parameter    ap_ST_fsm_state4 = 115'b1000;
parameter    ap_ST_fsm_pp1_stage0 = 115'b10000;
parameter    ap_ST_fsm_state10 = 115'b100000;
parameter    ap_ST_fsm_state11 = 115'b1000000;
parameter    ap_ST_fsm_state12 = 115'b10000000;
parameter    ap_ST_fsm_state13 = 115'b100000000;
parameter    ap_ST_fsm_state14 = 115'b1000000000;
parameter    ap_ST_fsm_state15 = 115'b10000000000;
parameter    ap_ST_fsm_state16 = 115'b100000000000;
parameter    ap_ST_fsm_state17 = 115'b1000000000000;
parameter    ap_ST_fsm_state18 = 115'b10000000000000;
parameter    ap_ST_fsm_state19 = 115'b100000000000000;
parameter    ap_ST_fsm_state20 = 115'b1000000000000000;
parameter    ap_ST_fsm_state21 = 115'b10000000000000000;
parameter    ap_ST_fsm_pp3_stage0 = 115'b100000000000000000;
parameter    ap_ST_fsm_pp3_stage1 = 115'b1000000000000000000;
parameter    ap_ST_fsm_pp3_stage2 = 115'b10000000000000000000;
parameter    ap_ST_fsm_state41 = 115'b100000000000000000000;
parameter    ap_ST_fsm_pp4_stage0 = 115'b1000000000000000000000;
parameter    ap_ST_fsm_pp4_stage1 = 115'b10000000000000000000000;
parameter    ap_ST_fsm_pp4_stage2 = 115'b100000000000000000000000;
parameter    ap_ST_fsm_pp4_stage3 = 115'b1000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage4 = 115'b10000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage5 = 115'b100000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage6 = 115'b1000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage7 = 115'b10000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage8 = 115'b100000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage9 = 115'b1000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage10 = 115'b10000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage11 = 115'b100000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage12 = 115'b1000000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage13 = 115'b10000000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage14 = 115'b100000000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage15 = 115'b1000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage16 = 115'b10000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage17 = 115'b100000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage18 = 115'b1000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage19 = 115'b10000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage20 = 115'b100000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage21 = 115'b1000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage22 = 115'b10000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage23 = 115'b100000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage24 = 115'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp4_stage25 = 115'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state69 = 115'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state70 = 115'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state71 = 115'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state72 = 115'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state73 = 115'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state74 = 115'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state75 = 115'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state76 = 115'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state77 = 115'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state78 = 115'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state79 = 115'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state80 = 115'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state81 = 115'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state82 = 115'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state83 = 115'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state84 = 115'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state85 = 115'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state86 = 115'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage0 = 115'b100000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage1 = 115'b1000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage2 = 115'b10000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage3 = 115'b100000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage4 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage5 = 115'b10000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage6 = 115'b100000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage7 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage8 = 115'b10000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage9 = 115'b100000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage10 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage11 = 115'b10000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage12 = 115'b100000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage13 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage14 = 115'b10000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage15 = 115'b100000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage16 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage17 = 115'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage18 = 115'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage19 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage20 = 115'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage21 = 115'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage22 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage23 = 115'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage24 = 115'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage25 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage26 = 115'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage27 = 115'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage28 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage29 = 115'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage30 = 115'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage31 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage32 = 115'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage33 = 115'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage34 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage35 = 115'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage36 = 115'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage37 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage38 = 115'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage39 = 115'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage40 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage41 = 115'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage42 = 115'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage43 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage44 = 115'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage45 = 115'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage46 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage47 = 115'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp5_stage48 = 115'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state137 = 115'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_4A = 32'b1001010;
parameter    ap_const_lv32_4D = 32'b1001101;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_53 = 32'b1010011;
parameter    ap_const_lv32_56 = 32'b1010110;
parameter    ap_const_lv32_59 = 32'b1011001;
parameter    ap_const_lv32_5C = 32'b1011100;
parameter    ap_const_lv32_5F = 32'b1011111;
parameter    ap_const_lv32_62 = 32'b1100010;
parameter    ap_const_lv32_65 = 32'b1100101;
parameter    ap_const_lv32_68 = 32'b1101000;
parameter    ap_const_lv32_6B = 32'b1101011;
parameter    ap_const_lv32_6E = 32'b1101110;
parameter    ap_const_lv32_71 = 32'b1110001;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_72 = 32'b1110010;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_49 = 32'b1001001;
parameter    ap_const_lv32_4B = 32'b1001011;
parameter    ap_const_lv32_4C = 32'b1001100;
parameter    ap_const_lv32_4E = 32'b1001110;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_51 = 32'b1010001;
parameter    ap_const_lv32_52 = 32'b1010010;
parameter    ap_const_lv32_54 = 32'b1010100;
parameter    ap_const_lv32_55 = 32'b1010101;
parameter    ap_const_lv32_57 = 32'b1010111;
parameter    ap_const_lv32_58 = 32'b1011000;
parameter    ap_const_lv32_5A = 32'b1011010;
parameter    ap_const_lv32_5B = 32'b1011011;
parameter    ap_const_lv32_5D = 32'b1011101;
parameter    ap_const_lv32_5E = 32'b1011110;
parameter    ap_const_lv32_60 = 32'b1100000;
parameter    ap_const_lv32_61 = 32'b1100001;
parameter    ap_const_lv32_63 = 32'b1100011;
parameter    ap_const_lv32_64 = 32'b1100100;
parameter    ap_const_lv32_66 = 32'b1100110;
parameter    ap_const_lv32_67 = 32'b1100111;
parameter    ap_const_lv32_69 = 32'b1101001;
parameter    ap_const_lv32_6A = 32'b1101010;
parameter    ap_const_lv32_6C = 32'b1101100;
parameter    ap_const_lv32_6D = 32'b1101101;
parameter    ap_const_lv32_6F = 32'b1101111;
parameter    ap_const_lv32_70 = 32'b1110000;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv64_3EB0C6F7A0B5ED8D = 64'b11111010110000110001101111011110100000101101011110110110001101;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_7 = 8'b111;
parameter    ap_const_lv56_0 = 56'b00000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv8_6 = 8'b110;
parameter    ap_const_lv8_5 = 8'b101;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv32_80000000 = 32'b10000000000000000000000000000000;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv52_0 = 52'b0000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_6 = 5'b110;
parameter    ap_const_lv5_7 = 5'b111;
parameter    ap_const_lv5_8 = 5'b1000;
parameter    ap_const_lv5_9 = 5'b1001;
parameter    ap_const_lv5_A = 5'b1010;
parameter    ap_const_lv5_B = 5'b1011;
parameter    ap_const_lv5_C = 5'b1100;
parameter    ap_const_lv5_D = 5'b1101;
parameter    ap_const_lv5_E = 5'b1110;
parameter    ap_const_lv5_F = 5'b1111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg[3:0] a_0_WEN_A;
reg[31:0] a_0_Din_A;
reg a_1_EN_A;
reg[3:0] a_1_WEN_A;
reg[31:0] a_1_Din_A;

(* fsm_encoding = "none" *) reg   [114:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [31:0] wmax_reg_618;
reg   [31:0] r_1_reg_630;
reg   [31:0] ap_pipeline_reg_pp1_iter1_r_1_reg_630;
wire   [0:0] ap_CS_fsm_pp1_stage0;
reg   [31:0] ap_pipeline_reg_pp1_iter2_r_1_reg_630;
reg   [31:0] ap_pipeline_reg_pp1_iter3_r_1_reg_630;
reg   [4:0] i_2_reg_651;
reg   [4:0] i_3_reg_662;
wire   [31:0] grp_fu_726_p3;
reg   [31:0] reg_743;
reg    ap_enable_reg_pp1_iter1;
reg   [0:0] exitcond6_reg_2002;
wire   [0:0] ap_CS_fsm_state11;
wire   [4:0] work_q0;
reg   [4:0] reg_749;
wire   [0:0] ap_CS_fsm_state15;
wire   [4:0] work_q1;
wire   [0:0] ap_CS_fsm_pp5_stage1;
reg    ap_enable_reg_pp5_iter0;
wire   [0:0] ap_CS_fsm_pp5_stage2;
reg   [0:0] tmp_8_reg_2480;
reg   [31:0] reg_756;
wire   [0:0] ap_CS_fsm_state18;
wire   [0:0] ap_CS_fsm_pp4_stage3;
reg    ap_enable_reg_pp4_iter0;
reg   [0:0] exitcond3_reg_2224;
reg   [0:0] tmp_15_reg_2233;
reg   [0:0] tmp_52_reg_2267;
reg   [0:0] tmp_24_reg_2160;
wire   [0:0] ap_CS_fsm_pp4_stage6;
reg   [0:0] tmp_20_3_reg_2172;
wire   [0:0] ap_CS_fsm_pp4_stage9;
reg   [0:0] tmp_20_6_reg_2184;
wire   [0:0] ap_CS_fsm_pp4_stage12;
reg   [0:0] tmp_20_1_reg_2164;
wire   [0:0] ap_CS_fsm_pp4_stage17;
reg   [31:0] reg_762;
reg   [0:0] tmp_20_8_reg_2192;
reg   [0:0] tmp_20_10_reg_2204;
reg   [0:0] tmp_20_13_reg_2216;
reg   [0:0] tmp_20_9_reg_2196;
wire   [31:0] grp_fu_703_p2;
reg   [31:0] reg_768;
wire   [0:0] ap_CS_fsm_pp3_stage2;
reg    ap_enable_reg_pp3_iter5;
wire   [0:0] ap_CS_fsm_state84;
reg   [31:0] reg_774;
wire   [0:0] ap_CS_fsm_pp4_stage4;
wire   [0:0] ap_CS_fsm_pp4_stage7;
reg   [0:0] tmp_20_4_reg_2176;
wire   [0:0] ap_CS_fsm_pp4_stage10;
reg   [0:0] tmp_20_7_reg_2188;
wire   [0:0] ap_CS_fsm_pp4_stage13;
reg   [0:0] tmp_20_2_reg_2168;
wire   [0:0] ap_CS_fsm_pp4_stage18;
reg   [31:0] reg_780;
reg   [0:0] tmp_20_11_reg_2208;
reg   [0:0] tmp_20_14_reg_2220;
reg   [0:0] tmp_20_s_reg_2200;
reg   [31:0] reg_786;
wire   [0:0] ap_CS_fsm_pp4_stage5;
wire   [0:0] ap_CS_fsm_pp4_stage8;
reg   [0:0] tmp_20_5_reg_2180;
wire   [0:0] ap_CS_fsm_pp4_stage11;
wire   [0:0] ap_CS_fsm_pp4_stage16;
reg   [31:0] reg_792;
reg   [0:0] tmp_20_12_reg_2212;
wire   [31:0] grp_fu_685_p2;
reg   [31:0] reg_798;
wire   [0:0] ap_CS_fsm_pp4_stage20;
wire   [0:0] ap_CS_fsm_pp4_stage22;
wire   [31:0] grp_fu_689_p2;
reg   [31:0] reg_803;
reg   [31:0] reg_808;
wire   [0:0] ap_CS_fsm_pp4_stage19;
wire   [0:0] ap_CS_fsm_pp4_stage21;
wire   [0:0] ap_CS_fsm_pp4_stage23;
reg   [31:0] reg_813;
wire   [31:0] grp_fu_736_p3;
reg   [31:0] reg_818;
wire   [0:0] ap_CS_fsm_pp5_stage6;
wire   [0:0] ap_CS_fsm_pp5_stage9;
wire   [0:0] ap_CS_fsm_pp5_stage12;
wire   [0:0] ap_CS_fsm_pp5_stage15;
wire   [0:0] ap_CS_fsm_pp5_stage18;
wire   [0:0] ap_CS_fsm_pp5_stage21;
wire   [0:0] ap_CS_fsm_pp5_stage24;
wire   [0:0] ap_CS_fsm_pp5_stage27;
wire   [0:0] ap_CS_fsm_pp5_stage30;
wire   [0:0] ap_CS_fsm_pp5_stage33;
wire   [0:0] ap_CS_fsm_pp5_stage36;
wire   [0:0] ap_CS_fsm_pp5_stage39;
wire   [0:0] ap_CS_fsm_pp5_stage42;
wire   [0:0] ap_CS_fsm_pp5_stage45;
wire   [0:0] ap_CS_fsm_pp5_stage48;
wire   [4:0] i_1_fu_830_p2;
wire   [0:0] ap_CS_fsm_state2;
wire   [0:0] tmp_2_fu_846_p3;
reg   [0:0] tmp_2_reg_1880;
wire   [0:0] ap_CS_fsm_state4;
wire   [4:0] k_fu_854_p2;
reg   [4:0] k_reg_1884;
wire   [31:0] i_5_cast_fu_860_p1;
reg   [31:0] i_5_cast_reg_1889;
wire   [63:0] tmp_3_fu_864_p1;
reg   [63:0] tmp_3_reg_1895;
reg   [6:0] a_0_addr_23_reg_1900;
reg   [6:0] a_0_addr_21_reg_1905;
reg   [6:0] a_0_addr_19_reg_1910;
reg   [6:0] a_0_addr_17_reg_1915;
reg   [6:0] a_0_addr_15_reg_1920;
reg   [6:0] a_0_addr_13_reg_1925;
reg   [6:0] a_0_addr_11_reg_1930;
reg   [6:0] a_0_addr_9_reg_1935;
reg   [6:0] a_1_addr_23_reg_1940;
reg   [6:0] a_1_addr_21_reg_1945;
reg   [6:0] a_1_addr_19_reg_1950;
reg   [6:0] a_1_addr_17_reg_1955;
reg   [6:0] a_1_addr_15_reg_1960;
reg   [6:0] a_1_addr_13_reg_1965;
reg   [6:0] a_1_addr_11_reg_1970;
reg   [6:0] a_1_addr_9_reg_1975;
wire   [2:0] tmp_61_fu_994_p1;
reg   [2:0] tmp_61_reg_1980;
reg   [6:0] a_0_addr_7_reg_1987;
reg   [6:0] a_1_addr_7_reg_1992;
wire   [0:0] icmp_fu_1022_p2;
reg   [0:0] icmp_reg_1997;
wire   [0:0] exitcond6_fu_1028_p2;
reg   [0:0] ap_pipeline_reg_pp1_iter1_exitcond6_reg_2002;
reg   [0:0] ap_pipeline_reg_pp1_iter2_exitcond6_reg_2002;
reg   [0:0] ap_pipeline_reg_pp1_iter3_exitcond6_reg_2002;
wire   [31:0] i_6_fu_1047_p2;
reg   [31:0] i_6_reg_2016;
reg    ap_enable_reg_pp1_iter0;
wire   [31:0] w_3_fu_1105_p3;
reg   [31:0] w_3_reg_2021;
reg   [31:0] ap_pipeline_reg_pp1_iter3_w_3_reg_2021;
wire   [0:0] tmp_47_fu_1190_p2;
reg   [0:0] tmp_47_reg_2028;
wire   [31:0] wmax_1_fu_1196_p3;
reg    ap_enable_reg_pp1_iter4;
reg   [31:0] r_load_1_reg_2039;
wire   [0:0] ap_CS_fsm_state10;
wire   [31:0] api_fu_1279_p3;
reg   [31:0] api_reg_2055;
wire   [0:0] ap_CS_fsm_state12;
wire   [63:0] tmp_5_fu_708_p1;
reg   [63:0] tmp_5_reg_2060;
wire   [0:0] ap_CS_fsm_state13;
wire   [0:0] tmp_1_fu_1332_p2;
wire   [0:0] ap_CS_fsm_state14;
wire   [0:0] tmp_33_fu_1326_p2;
reg   [8:0] work_addr_3_reg_2073;
reg   [8:0] work_addr_4_reg_2079;
wire   [0:0] exitcond5_fu_1336_p2;
reg   [0:0] exitcond5_reg_2085;
wire   [0:0] ap_CS_fsm_state17;
wire   [4:0] j_1_fu_1342_p2;
reg   [4:0] j_1_reg_2089;
wire   [2:0] tmp_106_fu_1348_p1;
reg   [2:0] tmp_106_reg_2094;
reg   [6:0] a_0_addr_4_reg_2099;
reg   [6:0] a_1_addr_4_reg_2104;
wire   [0:0] icmp3_fu_1376_p2;
reg   [0:0] icmp3_reg_2109;
reg   [6:0] a_0_addr_6_reg_2115;
reg   [6:0] a_1_addr_6_reg_2120;
wire   [31:0] w_fu_1395_p3;
reg   [31:0] w_reg_2125;
wire   [0:0] ap_CS_fsm_state19;
wire   [0:0] exitcond4_fu_1411_p2;
reg   [0:0] exitcond4_reg_2131;
wire   [0:0] ap_CS_fsm_pp3_stage0;
wire   [4:0] i_8_fu_1417_p2;
reg   [4:0] i_8_reg_2135;
reg    ap_enable_reg_pp3_iter0;
reg   [6:0] a_0_addr_5_reg_2140;
reg   [6:0] ap_pipeline_reg_pp3_iter1_a_0_addr_5_reg_2140;
reg   [6:0] ap_pipeline_reg_pp3_iter2_a_0_addr_5_reg_2140;
reg   [6:0] ap_pipeline_reg_pp3_iter3_a_0_addr_5_reg_2140;
reg   [6:0] ap_pipeline_reg_pp3_iter4_a_0_addr_5_reg_2140;
reg   [6:0] ap_pipeline_reg_pp3_iter5_a_0_addr_5_reg_2140;
reg   [6:0] ap_pipeline_reg_pp3_iter6_a_0_addr_5_reg_2140;
reg   [6:0] a_1_addr_5_reg_2145;
reg   [6:0] ap_pipeline_reg_pp3_iter1_a_1_addr_5_reg_2145;
reg   [6:0] ap_pipeline_reg_pp3_iter2_a_1_addr_5_reg_2145;
reg   [6:0] ap_pipeline_reg_pp3_iter3_a_1_addr_5_reg_2145;
reg   [6:0] ap_pipeline_reg_pp3_iter4_a_1_addr_5_reg_2145;
reg   [6:0] ap_pipeline_reg_pp3_iter5_a_1_addr_5_reg_2145;
reg   [6:0] ap_pipeline_reg_pp3_iter6_a_1_addr_5_reg_2145;
wire   [0:0] icmp4_fu_1451_p2;
reg   [0:0] icmp4_reg_2150;
reg   [0:0] ap_pipeline_reg_pp3_iter1_icmp4_reg_2150;
reg   [0:0] ap_pipeline_reg_pp3_iter2_icmp4_reg_2150;
reg   [0:0] ap_pipeline_reg_pp3_iter3_icmp4_reg_2150;
reg   [0:0] ap_pipeline_reg_pp3_iter4_icmp4_reg_2150;
reg   [0:0] ap_pipeline_reg_pp3_iter5_icmp4_reg_2150;
reg   [0:0] ap_pipeline_reg_pp3_iter6_icmp4_reg_2150;
wire   [31:0] a_load_5_phi_fu_1457_p3;
reg   [31:0] a_load_5_phi_reg_2155;
wire   [0:0] ap_CS_fsm_pp3_stage1;
wire   [0:0] tmp_24_fu_1464_p2;
wire   [0:0] ap_CS_fsm_state41;
wire   [0:0] tmp_20_1_fu_1470_p2;
wire   [0:0] tmp_20_2_fu_1476_p2;
wire   [0:0] tmp_20_3_fu_1482_p2;
wire   [0:0] tmp_20_4_fu_1488_p2;
wire   [0:0] tmp_20_5_fu_1494_p2;
wire   [0:0] tmp_20_6_fu_1500_p2;
wire   [0:0] tmp_20_7_fu_1506_p2;
wire   [0:0] tmp_20_8_fu_1512_p2;
wire   [0:0] tmp_20_9_fu_1518_p2;
wire   [0:0] tmp_20_s_fu_1524_p2;
wire   [0:0] tmp_20_10_fu_1530_p2;
wire   [0:0] tmp_20_11_fu_1536_p2;
wire   [0:0] tmp_20_12_fu_1542_p2;
wire   [0:0] tmp_20_13_fu_1548_p2;
wire   [0:0] tmp_20_14_fu_1554_p2;
wire   [0:0] exitcond3_fu_1560_p2;
wire   [0:0] ap_CS_fsm_pp4_stage0;
wire   [4:0] i_9_fu_1566_p2;
reg   [4:0] i_9_reg_2228;
wire   [0:0] tmp_15_fu_1572_p2;
reg   [0:0] ap_pipeline_reg_pp4_iter1_tmp_15_reg_2233;
wire   [7:0] tmp_83_fu_1578_p3;
reg   [7:0] tmp_83_reg_2237;
reg   [6:0] a_0_addr_8_reg_2249;
reg   [6:0] ap_pipeline_reg_pp4_iter1_a_0_addr_8_reg_2249;
reg   [6:0] a_1_addr_8_reg_2254;
reg   [6:0] ap_pipeline_reg_pp4_iter1_a_1_addr_8_reg_2254;
reg   [31:0] w_1_reg_2259;
wire   [0:0] ap_CS_fsm_pp4_stage1;
wire   [0:0] tmp_52_fu_1634_p2;
wire   [0:0] ap_CS_fsm_pp4_stage2;
wire   [31:0] tmp_18_fu_1646_p1;
wire   [31:0] grp_fu_693_p2;
reg   [31:0] tmp_25_reg_2276;
wire   [31:0] grp_fu_698_p2;
reg   [31:0] tmp_22_8_reg_2281;
reg   [31:0] tmp_22_1_reg_2286;
reg   [31:0] tmp_22_9_reg_2291;
reg   [31:0] tmp_22_2_reg_2296;
reg   [31:0] tmp_22_s_reg_2301;
reg   [31:0] tmp_22_3_reg_2306;
reg   [31:0] tmp_22_10_reg_2311;
reg   [6:0] a_0_addr_10_reg_2316;
reg   [6:0] a_1_addr_10_reg_2321;
reg   [31:0] tmp_22_4_reg_2326;
reg   [31:0] tmp_22_11_reg_2331;
reg   [6:0] a_0_addr_12_reg_2336;
reg   [6:0] a_1_addr_12_reg_2341;
reg   [31:0] tmp_22_5_reg_2346;
reg   [31:0] tmp_22_12_reg_2351;
reg   [6:0] a_0_addr_14_reg_2356;
reg   [6:0] a_1_addr_14_reg_2361;
reg   [31:0] tmp_22_6_reg_2366;
reg   [31:0] tmp_22_13_reg_2371;
reg   [6:0] a_0_addr_16_reg_2376;
reg   [6:0] a_1_addr_16_reg_2381;
reg   [31:0] tmp_22_7_reg_2386;
reg   [31:0] tmp_22_14_reg_2391;
reg   [6:0] a_0_addr_18_reg_2396;
wire   [0:0] ap_CS_fsm_pp4_stage14;
reg   [6:0] a_1_addr_18_reg_2401;
reg   [31:0] a_0_load_17_reg_2406;
reg   [31:0] a_1_load_20_reg_2411;
reg   [6:0] a_0_addr_20_reg_2416;
wire   [0:0] ap_CS_fsm_pp4_stage15;
reg   [6:0] a_1_addr_20_reg_2421;
reg   [31:0] a_0_load_19_reg_2426;
reg   [31:0] a_1_load_22_reg_2431;
reg   [6:0] a_0_addr_22_reg_2436;
reg   [6:0] a_1_addr_22_reg_2441;
reg   [6:0] a_0_addr_24_reg_2446;
reg   [6:0] a_1_addr_24_reg_2451;
wire   [4:0] i_7_fu_1767_p2;
reg   [4:0] i_7_reg_2459;
wire   [0:0] ap_CS_fsm_state86;
reg   [8:0] work_addr_1_reg_2464;
wire   [0:0] exitcond1_fu_1761_p2;
wire   [2:0] tmp_65_fu_1778_p1;
reg   [2:0] tmp_65_reg_2470;
wire   [0:0] icmp1_fu_1792_p2;
reg   [0:0] icmp1_reg_2475;
wire   [0:0] tmp_8_fu_1798_p2;
reg   [6:0] a_0_addr_2_reg_2484;
reg   [6:0] a_1_addr_2_reg_2489;
reg   [8:0] work_addr_2_reg_2494;
wire   [0:0] icmp2_fu_1832_p2;
reg   [0:0] icmp2_reg_2500;
reg   [6:0] a_0_addr_3_reg_2505;
reg   [6:0] a_1_addr_3_reg_2510;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
wire   [0:0] ap_CS_fsm_state21;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp3_iter6;
reg    ap_enable_reg_pp4_iter1;
wire   [0:0] ap_CS_fsm_pp4_stage25;
reg    ap_enable_reg_pp5_iter1;
reg   [8:0] work_address0;
reg    work_ce0;
reg    work_we0;
reg   [4:0] work_d0;
reg   [8:0] work_address1;
reg    work_ce1;
reg    work_we1;
reg   [4:0] work_d1;
reg   [4:0] i_reg_594;
wire   [0:0] exitcond7_fu_824_p2;
reg   [4:0] i_5_reg_606;
wire   [0:0] ap_CS_fsm_state85;
wire   [0:0] ap_CS_fsm_state3;
reg   [31:0] wmax_phi_fu_622_p4;
reg   [31:0] r_1_phi_fu_633_p4;
reg   [4:0] j_reg_640;
wire   [0:0] ap_CS_fsm_state16;
wire   [0:0] ap_CS_fsm_state20;
reg   [4:0] i_2_phi_fu_655_p4;
reg   [4:0] i_3_phi_fu_666_p4;
reg   [4:0] i_4_reg_673;
wire   [0:0] ap_CS_fsm_state137;
wire   [63:0] tmp_fu_836_p1;
wire   [63:0] tmp_30_fu_888_p3;
wire   [63:0] tmp_40_fu_904_p3;
wire   [63:0] tmp_49_fu_920_p3;
wire   [63:0] tmp_54_fu_936_p3;
wire   [63:0] tmp_56_fu_952_p3;
wire   [63:0] tmp_58_fu_968_p3;
wire   [63:0] tmp_60_fu_984_p3;
wire   [63:0] tmp_11_fu_876_p1;
wire   [63:0] tmp_63_fu_1006_p1;
wire  signed [63:0] tmp_72_fu_1041_p1;
wire  signed [63:0] tmp_68_fu_1221_p1;
wire  signed [63:0] tmp_4_fu_1287_p1;
wire   [63:0] tmp_78_fu_1360_p1;
wire  signed [63:0] tmp_80_fu_1389_p1;
wire   [63:0] tmp_82_fu_1435_p1;
wire   [63:0] tmp_86_fu_1593_p1;
wire   [63:0] tmp_84_fu_1651_p1;
wire   [63:0] tmp_88_fu_1661_p3;
wire   [63:0] tmp_90_fu_1676_p3;
wire   [63:0] tmp_92_fu_1691_p3;
wire   [63:0] tmp_94_fu_1706_p3;
wire   [63:0] tmp_96_fu_1721_p3;
wire   [63:0] tmp_98_fu_1736_p3;
wire   [63:0] tmp_100_fu_1751_p3;
wire   [63:0] tmp_s_fu_1773_p1;
wire   [63:0] tmp_74_fu_1816_p1;
wire   [63:0] tmp_10_fu_1804_p1;
wire   [63:0] tmp_76_fu_1850_p1;
reg   [31:0] r_fu_158;
wire   [31:0] r_2_fu_1202_p3;
wire   [0:0] ap_CS_fsm_pp5_stage0;
wire   [0:0] ap_CS_fsm_pp5_stage3;
reg   [31:0] a_0_Addr_A_orig;
wire   [31:0] a_load_2_phi_fu_1402_p3;
wire   [0:0] ap_CS_fsm_pp4_stage24;
wire   [31:0] a_load_4_0_phi_fu_1856_p3;
wire   [0:0] ap_CS_fsm_pp5_stage4;
wire   [0:0] ap_CS_fsm_pp5_stage5;
wire   [0:0] ap_CS_fsm_pp5_stage7;
wire   [0:0] ap_CS_fsm_pp5_stage8;
wire   [0:0] ap_CS_fsm_pp5_stage10;
wire   [0:0] ap_CS_fsm_pp5_stage11;
wire   [0:0] ap_CS_fsm_pp5_stage13;
wire   [0:0] ap_CS_fsm_pp5_stage14;
wire   [0:0] ap_CS_fsm_pp5_stage16;
wire   [0:0] ap_CS_fsm_pp5_stage17;
wire   [0:0] ap_CS_fsm_pp5_stage19;
wire   [0:0] ap_CS_fsm_pp5_stage20;
wire   [0:0] ap_CS_fsm_pp5_stage22;
wire   [0:0] ap_CS_fsm_pp5_stage23;
wire   [0:0] ap_CS_fsm_pp5_stage25;
wire   [0:0] ap_CS_fsm_pp5_stage26;
wire   [0:0] ap_CS_fsm_pp5_stage28;
wire   [0:0] ap_CS_fsm_pp5_stage29;
wire   [0:0] ap_CS_fsm_pp5_stage31;
wire   [0:0] ap_CS_fsm_pp5_stage32;
wire   [0:0] ap_CS_fsm_pp5_stage34;
wire   [0:0] ap_CS_fsm_pp5_stage35;
wire   [0:0] ap_CS_fsm_pp5_stage37;
wire   [0:0] ap_CS_fsm_pp5_stage38;
wire   [0:0] ap_CS_fsm_pp5_stage40;
wire   [0:0] ap_CS_fsm_pp5_stage41;
wire   [0:0] ap_CS_fsm_pp5_stage43;
wire   [0:0] ap_CS_fsm_pp5_stage44;
wire   [0:0] ap_CS_fsm_pp5_stage46;
wire   [0:0] ap_CS_fsm_pp5_stage47;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] grp_fu_685_p0;
reg   [31:0] grp_fu_685_p1;
reg   [31:0] grp_fu_689_p0;
reg   [31:0] grp_fu_689_p1;
reg   [31:0] grp_fu_703_p0;
wire   [0:0] ap_CS_fsm_state69;
reg   [31:0] grp_fu_711_p0;
wire   [7:0] tmp_7_fu_868_p3;
wire   [7:0] tmp_16_fu_882_p2;
wire   [7:0] tmp_35_fu_898_p2;
wire   [7:0] tmp_42_fu_914_p2;
wire   [7:0] tmp_53_fu_930_p2;
wire   [7:0] tmp_55_fu_946_p2;
wire   [7:0] tmp_57_fu_962_p2;
wire   [7:0] tmp_59_fu_978_p2;
wire   [7:0] tmp_62_fu_998_p3;
wire   [1:0] tmp_64_fu_1012_p4;
wire   [34:0] tmp_71_fu_1034_p3;
wire   [31:0] n_assign_1_to_int_fu_1053_p1;
wire   [7:0] tmp_34_fu_1057_p4;
wire   [22:0] tmp_73_fu_1067_p1;
wire   [0:0] notrhs_fu_1077_p2;
wire   [0:0] notlhs_fu_1071_p2;
wire   [0:0] tmp_36_fu_1083_p2;
wire   [0:0] grp_fu_711_p2;
wire   [31:0] f_neg_i_fu_1095_p2;
wire   [0:0] tmp_38_fu_1089_p2;
wire   [31:0] f_1_fu_1101_p1;
wire   [31:0] w_3_to_int_fu_1113_p1;
wire   [31:0] wmax_to_int_fu_1130_p1;
wire   [7:0] tmp_39_fu_1116_p4;
wire   [22:0] tmp_75_fu_1126_p1;
wire   [0:0] notrhs3_fu_1154_p2;
wire   [0:0] notlhs3_fu_1148_p2;
wire   [7:0] tmp_41_fu_1134_p4;
wire   [22:0] tmp_101_fu_1144_p1;
wire   [0:0] notrhs4_fu_1172_p2;
wire   [0:0] notlhs4_fu_1166_p2;
wire   [0:0] tmp_43_fu_1160_p2;
wire   [0:0] tmp_44_fu_1178_p2;
wire   [0:0] tmp_45_fu_1184_p2;
wire   [0:0] tmp_46_fu_716_p2;
wire   [34:0] tmp_67_fu_1214_p3;
wire   [31:0] pivot_to_int_fu_1227_p1;
wire   [7:0] tmp_9_fu_1231_p4;
wire   [22:0] tmp_69_fu_1241_p1;
wire   [0:0] notrhs1_fu_1251_p2;
wire   [0:0] notlhs1_fu_1245_p2;
wire   [0:0] tmp_17_fu_1257_p2;
wire   [31:0] f_neg_i1_fu_1269_p2;
wire   [0:0] tmp_28_fu_1263_p2;
wire   [31:0] f_fu_1275_p1;
wire   [63:0] tmp_5_to_int_fu_1291_p1;
wire   [10:0] tmp_29_fu_1294_p4;
wire   [51:0] tmp_70_fu_1304_p1;
wire   [0:0] notrhs2_fu_1314_p2;
wire   [0:0] notlhs2_fu_1308_p2;
wire   [0:0] tmp_31_fu_1320_p2;
wire   [0:0] tmp_32_fu_721_p2;
wire   [7:0] tmp_77_fu_1352_p3;
wire   [1:0] tmp_107_fu_1366_p4;
wire   [34:0] tmp_79_fu_1382_p3;
wire   [2:0] tmp_108_fu_1423_p1;
wire   [7:0] tmp_81_fu_1427_p3;
wire   [1:0] tmp_109_fu_1441_p4;
wire   [7:0] tmp_85_fu_1586_p3;
wire   [31:0] w_1_to_int_fu_1599_p1;
wire   [7:0] tmp_48_fu_1602_p4;
wire   [22:0] tmp_110_fu_1612_p1;
wire   [0:0] notrhs5_fu_1622_p2;
wire   [0:0] notlhs5_fu_1616_p2;
wire   [0:0] tmp_50_fu_1628_p2;
wire   [31:0] tmp_18_neg_fu_1640_p2;
wire   [7:0] tmp_87_fu_1656_p2;
wire   [7:0] tmp_89_fu_1671_p2;
wire   [7:0] tmp_91_fu_1686_p2;
wire   [7:0] tmp_93_fu_1701_p2;
wire   [7:0] tmp_95_fu_1716_p2;
wire   [7:0] tmp_97_fu_1731_p2;
wire   [7:0] tmp_99_fu_1746_p2;
wire   [1:0] tmp_66_fu_1782_p4;
wire   [7:0] tmp_102_fu_1809_p3;
wire   [1:0] tmp_105_fu_1822_p4;
wire   [2:0] tmp_103_fu_1838_p1;
wire   [7:0] tmp_104_fu_1842_p3;
reg   [4:0] grp_fu_711_opcode;
reg   [114:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 115'b1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
end

minver_hwa_work #(
    .DataWidth( 5 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
work_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(work_address0),
    .ce0(work_ce0),
    .we0(work_we0),
    .d0(work_d0),
    .q0(work_q0),
    .address1(work_address1),
    .ce1(work_ce1),
    .we1(work_we1),
    .d1(work_d1),
    .q1(work_q1)
);

minver_hwa_fsub_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
minver_hwa_fsub_3bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_685_p0),
    .din1(grp_fu_685_p1),
    .ce(1'b1),
    .dout(grp_fu_685_p2)
);

minver_hwa_fsub_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
minver_hwa_fsub_3bkb_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_689_p0),
    .din1(grp_fu_689_p1),
    .ce(1'b1),
    .dout(grp_fu_689_p2)
);

minver_hwa_fmul_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
minver_hwa_fmul_3cud_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_1_reg_2259),
    .din1(a_0_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_693_p2)
);

minver_hwa_fmul_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
minver_hwa_fmul_3cud_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_1_reg_2259),
    .din1(a_1_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_698_p2)
);

minver_hwa_fdiv_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
minver_hwa_fdiv_3dEe_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_703_p0),
    .din1(reg_743),
    .ce(1'b1),
    .dout(grp_fu_703_p2)
);

minver_hwa_fpext_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
minver_hwa_fpext_eOg_U6(
    .din0(api_reg_2055),
    .dout(tmp_5_fu_708_p1)
);

minver_hwa_fcmp_3fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
minver_hwa_fcmp_3fYi_U7(
    .din0(grp_fu_711_p0),
    .din1(ap_const_lv32_0),
    .opcode(grp_fu_711_opcode),
    .dout(grp_fu_711_p2)
);

minver_hwa_fcmp_3fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
minver_hwa_fcmp_3fYi_U8(
    .din0(w_3_reg_2021),
    .din1(wmax_phi_fu_622_p4),
    .opcode(ap_const_lv5_2),
    .dout(tmp_46_fu_716_p2)
);

minver_hwa_dcmp_6g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
minver_hwa_dcmp_6g8j_U9(
    .din0(tmp_5_reg_2060),
    .din1(ap_const_lv64_3EB0C6F7A0B5ED8D),
    .opcode(ap_const_lv5_5),
    .dout(tmp_32_fu_721_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(1'b0 == exitcond6_fu_1028_p2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == tmp_2_fu_846_p3))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == exitcond6_fu_1028_p2))) begin
            ap_enable_reg_pp1_iter1 <= 1'b1;
        end else if ((((1'b1 == ap_CS_fsm_state4) & (1'b0 == tmp_2_fu_846_p3)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & ~(1'b0 == exitcond6_fu_1028_p2)))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(1'b0 == exitcond4_fu_1411_p2))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == exitcond4_reg_2131))) begin
            ap_enable_reg_pp3_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state21) | ((1'b1 == ap_CS_fsm_pp3_stage2) & ~(1'b0 == exitcond4_reg_2131)))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp3_stage2)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp3_stage2)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp3_stage2)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp3_stage2)) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp3_stage2)) begin
            ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
        end else if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_enable_reg_pp3_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp4_stage0) & ~(1'b0 == exitcond3_fu_1560_p2))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state41)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == exitcond3_reg_2224) & (1'b1 == ap_CS_fsm_pp4_stage25))) begin
            ap_enable_reg_pp4_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_pp4_stage25) & ~(1'b0 == exitcond3_reg_2224)))) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp5_stage1) & ~(1'b0 == tmp_8_fu_1798_p2))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state86) & (1'b0 == exitcond1_fu_1761_p2))) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage48))) begin
            ap_enable_reg_pp5_iter1 <= 1'b1;
        end else if ((((1'b1 == ap_CS_fsm_state86) & (1'b0 == exitcond1_fu_1761_p2)) | ((1'b1 == ap_CS_fsm_pp5_stage48) & ~(1'b0 == tmp_8_reg_2480)))) begin
            ap_enable_reg_pp5_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == exitcond4_reg_2131) & (1'b1 == ap_enable_reg_pp3_iter1))) begin
        i_2_reg_651 <= i_8_reg_2135;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        i_2_reg_651 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_3_reg_662 <= ap_const_lv5_0;
    end else if (((1'b0 == exitcond3_reg_2224) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter1))) begin
        i_3_reg_662 <= i_9_reg_2228;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ~(1'b0 == tmp_2_fu_846_p3))) begin
        i_4_reg_673 <= ap_const_lv5_0;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        i_4_reg_673 <= i_7_reg_2459;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_5_reg_606 <= ap_const_lv5_0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        i_5_reg_606 <= k_reg_1884;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond7_fu_824_p2))) begin
        i_reg_594 <= i_1_fu_830_p2;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_594 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (1'b0 == exitcond5_reg_2085))) begin
        j_reg_640 <= j_1_reg_2089;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        j_reg_640 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == tmp_2_fu_846_p3))) begin
        r_1_reg_630 <= i_5_cast_fu_860_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (exitcond6_reg_2002 == 1'b0))) begin
        r_1_reg_630 <= i_6_reg_2016;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp1_iter4) & (1'b0 == ap_pipeline_reg_pp1_iter3_exitcond6_reg_2002))) begin
        r_fu_158 <= r_2_fu_1202_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        r_fu_158 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b1 == ap_enable_reg_pp5_iter0))) begin
        reg_749 <= work_q1;
    end else if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage2) & (1'b0 == tmp_8_reg_2480)))) begin
        reg_749 <= work_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == tmp_2_fu_846_p3))) begin
        wmax_reg_618 <= ap_const_lv32_0;
    end else if (((1'b1 == ap_enable_reg_pp1_iter4) & (1'b0 == ap_pipeline_reg_pp1_iter3_exitcond6_reg_2002))) begin
        wmax_reg_618 <= wmax_1_fu_1196_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        a_0_addr_10_reg_2316[6 : 3] <= tmp_84_fu_1651_p1[6 : 3];
        a_1_addr_10_reg_2321[6 : 3] <= tmp_84_fu_1651_p1[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == tmp_2_fu_846_p3))) begin
        a_0_addr_11_reg_1930[6 : 3] <= tmp_60_fu_984_p3[6 : 3];
        a_0_addr_13_reg_1925[6 : 3] <= tmp_58_fu_968_p3[6 : 3];
        a_0_addr_15_reg_1920[6 : 3] <= tmp_56_fu_952_p3[6 : 3];
        a_0_addr_17_reg_1915[6 : 3] <= tmp_54_fu_936_p3[6 : 3];
        a_0_addr_19_reg_1910[6 : 3] <= tmp_49_fu_920_p3[6 : 3];
        a_0_addr_21_reg_1905[6 : 3] <= tmp_40_fu_904_p3[6 : 3];
        a_0_addr_23_reg_1900[6 : 3] <= tmp_30_fu_888_p3[6 : 3];
        a_0_addr_7_reg_1987 <= tmp_63_fu_1006_p1;
        a_0_addr_9_reg_1935[6 : 3] <= tmp_11_fu_876_p1[6 : 3];
        a_1_addr_11_reg_1970[6 : 3] <= tmp_60_fu_984_p3[6 : 3];
        a_1_addr_13_reg_1965[6 : 3] <= tmp_58_fu_968_p3[6 : 3];
        a_1_addr_15_reg_1960[6 : 3] <= tmp_56_fu_952_p3[6 : 3];
        a_1_addr_17_reg_1955[6 : 3] <= tmp_54_fu_936_p3[6 : 3];
        a_1_addr_19_reg_1950[6 : 3] <= tmp_49_fu_920_p3[6 : 3];
        a_1_addr_21_reg_1945[6 : 3] <= tmp_40_fu_904_p3[6 : 3];
        a_1_addr_23_reg_1940[6 : 3] <= tmp_30_fu_888_p3[6 : 3];
        a_1_addr_7_reg_1992 <= tmp_63_fu_1006_p1;
        a_1_addr_9_reg_1975[6 : 3] <= tmp_11_fu_876_p1[6 : 3];
        i_5_cast_reg_1889[4 : 0] <= i_5_cast_fu_860_p1[4 : 0];
        icmp_reg_1997 <= icmp_fu_1022_p2;
        tmp_3_reg_1895[4 : 0] <= tmp_3_fu_864_p1[4 : 0];
        tmp_61_reg_1980 <= tmp_61_fu_994_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b1 == ap_CS_fsm_pp4_stage11))) begin
        a_0_addr_12_reg_2336[6 : 3] <= tmp_88_fu_1661_p3[6 : 3];
        a_1_addr_12_reg_2341[6 : 3] <= tmp_88_fu_1661_p3[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b1 == ap_CS_fsm_pp4_stage12))) begin
        a_0_addr_14_reg_2356[6 : 3] <= tmp_90_fu_1676_p3[6 : 3];
        a_1_addr_14_reg_2361[6 : 3] <= tmp_90_fu_1676_p3[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b1 == ap_CS_fsm_pp4_stage13))) begin
        a_0_addr_16_reg_2376[6 : 3] <= tmp_92_fu_1691_p3[6 : 3];
        a_1_addr_16_reg_2381[6 : 3] <= tmp_92_fu_1691_p3[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b1 == ap_CS_fsm_pp4_stage14))) begin
        a_0_addr_18_reg_2396[6 : 3] <= tmp_94_fu_1706_p3[6 : 3];
        a_1_addr_18_reg_2401[6 : 3] <= tmp_94_fu_1706_p3[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b1 == ap_CS_fsm_pp4_stage15))) begin
        a_0_addr_20_reg_2416[6 : 3] <= tmp_96_fu_1721_p3[6 : 3];
        a_1_addr_20_reg_2421[6 : 3] <= tmp_96_fu_1721_p3[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b1 == ap_CS_fsm_pp4_stage16))) begin
        a_0_addr_22_reg_2436[6 : 3] <= tmp_98_fu_1736_p3[6 : 3];
        a_1_addr_22_reg_2441[6 : 3] <= tmp_98_fu_1736_p3[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b1 == ap_CS_fsm_pp4_stage17))) begin
        a_0_addr_24_reg_2446[6 : 3] <= tmp_100_fu_1751_p3[6 : 3];
        a_1_addr_24_reg_2451[6 : 3] <= tmp_100_fu_1751_p3[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == tmp_8_fu_1798_p2))) begin
        a_0_addr_2_reg_2484 <= tmp_74_fu_1816_p1;
        a_1_addr_2_reg_2489 <= tmp_74_fu_1816_p1;
        icmp2_reg_2500 <= icmp2_fu_1832_p2;
        work_addr_2_reg_2494[4 : 0] <= tmp_10_fu_1804_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage2) & (1'b0 == tmp_8_reg_2480))) begin
        a_0_addr_3_reg_2505 <= tmp_76_fu_1850_p1;
        a_1_addr_3_reg_2510 <= tmp_76_fu_1850_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'b0 == exitcond5_fu_1336_p2))) begin
        a_0_addr_4_reg_2099 <= tmp_78_fu_1360_p1;
        a_1_addr_4_reg_2104 <= tmp_78_fu_1360_p1;
        icmp3_reg_2109 <= icmp3_fu_1376_p2;
        tmp_106_reg_2094 <= tmp_106_fu_1348_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == exitcond4_fu_1411_p2))) begin
        a_0_addr_5_reg_2140 <= tmp_82_fu_1435_p1;
        a_1_addr_5_reg_2145 <= tmp_82_fu_1435_p1;
        icmp4_reg_2150 <= icmp4_fu_1451_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        a_0_addr_6_reg_2115 <= tmp_80_fu_1389_p1;
        a_1_addr_6_reg_2120 <= tmp_80_fu_1389_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == exitcond3_fu_1560_p2) & (1'b0 == tmp_15_fu_1572_p2))) begin
        a_0_addr_8_reg_2249 <= tmp_86_fu_1593_p1;
        a_1_addr_8_reg_2254 <= tmp_86_fu_1593_p1;
        tmp_83_reg_2237[7 : 3] <= tmp_83_fu_1578_p3[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_3_reg_2172) & (1'b1 == ap_CS_fsm_pp4_stage14))) begin
        a_0_load_17_reg_2406 <= a_0_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_4_reg_2176) & (1'b1 == ap_CS_fsm_pp4_stage15))) begin
        a_0_load_19_reg_2426 <= a_0_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_10_reg_2204) & (1'b1 == ap_CS_fsm_pp4_stage14))) begin
        a_1_load_20_reg_2411 <= a_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_11_reg_2208) & (1'b1 == ap_CS_fsm_pp4_stage15))) begin
        a_1_load_22_reg_2431 <= a_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == exitcond4_reg_2131))) begin
        a_load_5_phi_reg_2155 <= a_load_5_phi_fu_1457_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp1_stage0)) begin
        ap_pipeline_reg_pp1_iter1_exitcond6_reg_2002 <= exitcond6_reg_2002;
        ap_pipeline_reg_pp1_iter1_r_1_reg_630 <= r_1_reg_630;
        exitcond6_reg_2002 <= exitcond6_fu_1028_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        ap_pipeline_reg_pp1_iter2_exitcond6_reg_2002 <= ap_pipeline_reg_pp1_iter1_exitcond6_reg_2002;
        ap_pipeline_reg_pp1_iter2_r_1_reg_630 <= ap_pipeline_reg_pp1_iter1_r_1_reg_630;
        ap_pipeline_reg_pp1_iter3_exitcond6_reg_2002 <= ap_pipeline_reg_pp1_iter2_exitcond6_reg_2002;
        ap_pipeline_reg_pp1_iter3_r_1_reg_630 <= ap_pipeline_reg_pp1_iter2_r_1_reg_630;
        ap_pipeline_reg_pp1_iter3_w_3_reg_2021 <= w_3_reg_2021;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp3_stage0)) begin
        ap_pipeline_reg_pp3_iter1_a_0_addr_5_reg_2140 <= a_0_addr_5_reg_2140;
        ap_pipeline_reg_pp3_iter1_a_1_addr_5_reg_2145 <= a_1_addr_5_reg_2145;
        ap_pipeline_reg_pp3_iter1_icmp4_reg_2150 <= icmp4_reg_2150;
        ap_pipeline_reg_pp3_iter2_a_0_addr_5_reg_2140 <= ap_pipeline_reg_pp3_iter1_a_0_addr_5_reg_2140;
        ap_pipeline_reg_pp3_iter2_a_1_addr_5_reg_2145 <= ap_pipeline_reg_pp3_iter1_a_1_addr_5_reg_2145;
        ap_pipeline_reg_pp3_iter2_icmp4_reg_2150 <= ap_pipeline_reg_pp3_iter1_icmp4_reg_2150;
        ap_pipeline_reg_pp3_iter3_a_0_addr_5_reg_2140 <= ap_pipeline_reg_pp3_iter2_a_0_addr_5_reg_2140;
        ap_pipeline_reg_pp3_iter3_a_1_addr_5_reg_2145 <= ap_pipeline_reg_pp3_iter2_a_1_addr_5_reg_2145;
        ap_pipeline_reg_pp3_iter3_icmp4_reg_2150 <= ap_pipeline_reg_pp3_iter2_icmp4_reg_2150;
        ap_pipeline_reg_pp3_iter4_a_0_addr_5_reg_2140 <= ap_pipeline_reg_pp3_iter3_a_0_addr_5_reg_2140;
        ap_pipeline_reg_pp3_iter4_a_1_addr_5_reg_2145 <= ap_pipeline_reg_pp3_iter3_a_1_addr_5_reg_2145;
        ap_pipeline_reg_pp3_iter4_icmp4_reg_2150 <= ap_pipeline_reg_pp3_iter3_icmp4_reg_2150;
        ap_pipeline_reg_pp3_iter5_a_0_addr_5_reg_2140 <= ap_pipeline_reg_pp3_iter4_a_0_addr_5_reg_2140;
        ap_pipeline_reg_pp3_iter5_a_1_addr_5_reg_2145 <= ap_pipeline_reg_pp3_iter4_a_1_addr_5_reg_2145;
        ap_pipeline_reg_pp3_iter5_icmp4_reg_2150 <= ap_pipeline_reg_pp3_iter4_icmp4_reg_2150;
        ap_pipeline_reg_pp3_iter6_a_0_addr_5_reg_2140 <= ap_pipeline_reg_pp3_iter5_a_0_addr_5_reg_2140;
        ap_pipeline_reg_pp3_iter6_a_1_addr_5_reg_2145 <= ap_pipeline_reg_pp3_iter5_a_1_addr_5_reg_2145;
        ap_pipeline_reg_pp3_iter6_icmp4_reg_2150 <= ap_pipeline_reg_pp3_iter5_icmp4_reg_2150;
        exitcond4_reg_2131 <= exitcond4_fu_1411_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp4_stage0)) begin
        ap_pipeline_reg_pp4_iter1_a_0_addr_8_reg_2249 <= a_0_addr_8_reg_2249;
        ap_pipeline_reg_pp4_iter1_a_1_addr_8_reg_2254 <= a_1_addr_8_reg_2254;
        ap_pipeline_reg_pp4_iter1_tmp_15_reg_2233 <= tmp_15_reg_2233;
        exitcond3_reg_2224 <= exitcond3_fu_1560_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        api_reg_2055 <= api_fu_1279_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        exitcond5_reg_2085 <= exitcond5_fu_1336_p2;
        j_1_reg_2089 <= j_1_fu_1342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == exitcond6_fu_1028_p2) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        i_6_reg_2016 <= i_6_fu_1047_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        i_7_reg_2459 <= i_7_fu_1767_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        i_8_reg_2135 <= i_8_fu_1417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        i_9_reg_2228 <= i_9_fu_1566_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) & (1'b0 == exitcond1_fu_1761_p2))) begin
        icmp1_reg_2475 <= icmp1_fu_1792_p2;
        tmp_65_reg_2470 <= tmp_65_fu_1778_p1;
        work_addr_1_reg_2464[4 : 0] <= tmp_s_fu_1773_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        k_reg_1884 <= k_fu_854_p2;
        tmp_2_reg_1880 <= i_5_reg_606[ap_const_lv32_4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        r_load_1_reg_2039 <= r_fu_158;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (exitcond6_reg_2002 == 1'b0)) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_743 <= grp_fu_726_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_24_reg_2160)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == tmp_20_3_reg_2172)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == tmp_20_6_reg_2184)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == tmp_20_1_reg_2164)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_6_reg_2184) & (1'b1 == ap_CS_fsm_pp4_stage17)))) begin
        reg_756 <= a_0_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_8_reg_2192)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == tmp_20_10_reg_2204)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == tmp_20_13_reg_2216)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == tmp_20_9_reg_2196)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == tmp_20_13_reg_2216)))) begin
        reg_762 <= a_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage2) & (1'b1 == ap_enable_reg_pp3_iter5)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage17)) | (1'b1 == ap_CS_fsm_state84))) begin
        reg_768 <= grp_fu_703_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_1_reg_2164) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == tmp_20_4_reg_2176)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == tmp_20_7_reg_2188)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == tmp_20_2_reg_2168)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_7_reg_2188) & (1'b1 == ap_CS_fsm_pp4_stage18)))) begin
        reg_774 <= a_0_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_9_reg_2196) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == tmp_20_11_reg_2208)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == tmp_20_14_reg_2220)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == tmp_20_s_reg_2200)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == tmp_20_14_reg_2220)))) begin
        reg_780 <= a_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_2_reg_2168) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == tmp_20_5_reg_2180)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_24_reg_2160) & (1'b1 == ap_CS_fsm_pp4_stage11)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_5_reg_2180) & (1'b1 == ap_CS_fsm_pp4_stage16)))) begin
        reg_786 <= a_0_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_s_reg_2200) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == tmp_20_12_reg_2212)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_8_reg_2192) & (1'b1 == ap_CS_fsm_pp4_stage11)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == tmp_20_12_reg_2212)))) begin
        reg_792 <= a_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_24_reg_2160) & (1'b1 == ap_CS_fsm_pp4_stage16)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_2_reg_2168) & (1'b1 == ap_CS_fsm_pp4_stage18)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_4_reg_2176) & (1'b1 == ap_CS_fsm_pp4_stage20)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_6_reg_2184) & (1'b1 == ap_CS_fsm_pp4_stage22)))) begin
        reg_798 <= grp_fu_685_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_8_reg_2192) & (1'b1 == ap_CS_fsm_pp4_stage16)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == tmp_20_s_reg_2200)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_11_reg_2208) & (1'b1 == ap_CS_fsm_pp4_stage20)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_13_reg_2216) & (1'b1 == ap_CS_fsm_pp4_stage22)))) begin
        reg_803 <= grp_fu_689_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_1_reg_2164) & (1'b1 == ap_CS_fsm_pp4_stage17)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_3_reg_2172) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_5_reg_2180) & (1'b1 == ap_CS_fsm_pp4_stage21)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_7_reg_2188) & (1'b1 == ap_CS_fsm_pp4_stage23)))) begin
        reg_808 <= grp_fu_685_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == tmp_20_9_reg_2196)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_10_reg_2204) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_12_reg_2212) & (1'b1 == ap_CS_fsm_pp4_stage21)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_14_reg_2220) & (1'b1 == ap_CS_fsm_pp4_stage23)))) begin
        reg_813 <= grp_fu_689_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage2) & (1'b0 == tmp_8_reg_2480)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage6)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage9)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage12)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage15)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage18)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage21)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage24)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage27)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage30)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage33)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage36)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage39)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage42)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage45)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage48)))) begin
        reg_818 <= grp_fu_736_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == exitcond3_fu_1560_p2))) begin
        tmp_15_reg_2233 <= tmp_15_fu_1572_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        tmp_20_10_reg_2204 <= tmp_20_10_fu_1530_p2;
        tmp_20_11_reg_2208 <= tmp_20_11_fu_1536_p2;
        tmp_20_12_reg_2212 <= tmp_20_12_fu_1542_p2;
        tmp_20_13_reg_2216 <= tmp_20_13_fu_1548_p2;
        tmp_20_14_reg_2220 <= tmp_20_14_fu_1554_p2;
        tmp_20_1_reg_2164 <= tmp_20_1_fu_1470_p2;
        tmp_20_2_reg_2168 <= tmp_20_2_fu_1476_p2;
        tmp_20_3_reg_2172 <= tmp_20_3_fu_1482_p2;
        tmp_20_4_reg_2176 <= tmp_20_4_fu_1488_p2;
        tmp_20_5_reg_2180 <= tmp_20_5_fu_1494_p2;
        tmp_20_6_reg_2184 <= tmp_20_6_fu_1500_p2;
        tmp_20_7_reg_2188 <= tmp_20_7_fu_1506_p2;
        tmp_20_8_reg_2192 <= tmp_20_8_fu_1512_p2;
        tmp_20_9_reg_2196 <= tmp_20_9_fu_1518_p2;
        tmp_20_s_reg_2200 <= tmp_20_s_fu_1524_p2;
        tmp_24_reg_2160 <= tmp_24_fu_1464_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == tmp_20_10_reg_2204))) begin
        tmp_22_10_reg_2311 <= grp_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == tmp_20_11_reg_2208))) begin
        tmp_22_11_reg_2331 <= grp_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == tmp_20_12_reg_2212))) begin
        tmp_22_12_reg_2351 <= grp_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == tmp_20_13_reg_2216))) begin
        tmp_22_13_reg_2371 <= grp_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == tmp_20_14_reg_2220))) begin
        tmp_22_14_reg_2391 <= grp_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_1_reg_2164) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        tmp_22_1_reg_2286 <= grp_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_2_reg_2168) & (1'b1 == ap_CS_fsm_pp4_stage8))) begin
        tmp_22_2_reg_2296 <= grp_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_3_reg_2172) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        tmp_22_3_reg_2306 <= grp_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_4_reg_2176) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        tmp_22_4_reg_2326 <= grp_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_5_reg_2180) & (1'b1 == ap_CS_fsm_pp4_stage11))) begin
        tmp_22_5_reg_2346 <= grp_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_6_reg_2184) & (1'b1 == ap_CS_fsm_pp4_stage12))) begin
        tmp_22_6_reg_2366 <= grp_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_7_reg_2188) & (1'b1 == ap_CS_fsm_pp4_stage13))) begin
        tmp_22_7_reg_2386 <= grp_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == tmp_20_8_reg_2192))) begin
        tmp_22_8_reg_2281 <= grp_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_9_reg_2196) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        tmp_22_9_reg_2291 <= grp_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_s_reg_2200) & (1'b1 == ap_CS_fsm_pp4_stage8))) begin
        tmp_22_s_reg_2301 <= grp_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_24_reg_2160) & (1'b1 == ap_CS_fsm_pp4_stage6))) begin
        tmp_25_reg_2276 <= grp_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp1_iter2_exitcond6_reg_2002)) begin
        tmp_47_reg_2028 <= tmp_47_fu_1190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        tmp_52_reg_2267 <= tmp_52_fu_1634_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_5_reg_2060 <= tmp_5_fu_708_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp5_stage1)) begin
        tmp_8_reg_2480 <= tmp_8_fu_1798_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        w_1_reg_2259 <= grp_fu_726_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp1_iter1_exitcond6_reg_2002)) begin
        w_3_reg_2021 <= w_3_fu_1105_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        w_reg_2125 <= w_fu_1395_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == tmp_2_reg_1880) & (1'b0 == tmp_33_fu_1326_p2) & (1'b0 == tmp_1_fu_1332_p2))) begin
        work_addr_3_reg_2073[4 : 0] <= tmp_3_reg_1895[4 : 0];
        work_addr_4_reg_2079 <= tmp_4_fu_1287_p1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage4)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage7)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage10)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage13)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage16)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage19)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage22)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage25)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage28)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage31)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage34)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage37)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage40)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage43)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage46)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter1)))) begin
        a_0_Addr_A_orig = a_0_addr_3_reg_2505;
    end else if ((((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage6)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage9)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage12)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage15)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage18)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage21)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage24)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage27)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage30)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage33)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage36)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage39)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage42)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage45)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage48)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage3)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage5)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage8)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage11)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage14)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage17)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage20)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage23)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage26)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage29)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage32)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage35)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage38)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage41)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage44)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage47)))) begin
        a_0_Addr_A_orig = a_0_addr_2_reg_2484;
    end else if (((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage2))) begin
        a_0_Addr_A_orig = tmp_76_fu_1850_p1;
    end else if (((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b1 == ap_enable_reg_pp5_iter0))) begin
        a_0_Addr_A_orig = tmp_74_fu_1816_p1;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        a_0_Addr_A_orig = a_0_addr_7_reg_1987;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage1) & (1'b1 == ap_enable_reg_pp4_iter1))) begin
        a_0_Addr_A_orig = ap_pipeline_reg_pp4_iter1_a_0_addr_8_reg_2249;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage25))) begin
        a_0_Addr_A_orig = a_0_addr_24_reg_2446;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage24))) begin
        a_0_Addr_A_orig = a_0_addr_22_reg_2436;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage23))) begin
        a_0_Addr_A_orig = a_0_addr_20_reg_2416;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage22))) begin
        a_0_Addr_A_orig = a_0_addr_18_reg_2396;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage21))) begin
        a_0_Addr_A_orig = a_0_addr_16_reg_2376;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage20))) begin
        a_0_Addr_A_orig = a_0_addr_14_reg_2356;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage19))) begin
        a_0_Addr_A_orig = a_0_addr_12_reg_2336;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage18))) begin
        a_0_Addr_A_orig = a_0_addr_10_reg_2316;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage17))) begin
        a_0_Addr_A_orig = tmp_100_fu_1751_p3;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage16))) begin
        a_0_Addr_A_orig = tmp_98_fu_1736_p3;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage15))) begin
        a_0_Addr_A_orig = tmp_96_fu_1721_p3;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage14))) begin
        a_0_Addr_A_orig = tmp_94_fu_1706_p3;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage13))) begin
        a_0_Addr_A_orig = tmp_92_fu_1691_p3;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage12))) begin
        a_0_Addr_A_orig = tmp_90_fu_1676_p3;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage11))) begin
        a_0_Addr_A_orig = tmp_88_fu_1661_p3;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        a_0_Addr_A_orig = tmp_84_fu_1651_p1;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        a_0_Addr_A_orig = a_0_addr_23_reg_1900;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage8))) begin
        a_0_Addr_A_orig = a_0_addr_21_reg_1905;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        a_0_Addr_A_orig = a_0_addr_19_reg_1910;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage6))) begin
        a_0_Addr_A_orig = a_0_addr_17_reg_1915;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage5))) begin
        a_0_Addr_A_orig = a_0_addr_15_reg_1920;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage4))) begin
        a_0_Addr_A_orig = a_0_addr_13_reg_1925;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (1'b1 == ap_enable_reg_pp4_iter0))) begin
        a_0_Addr_A_orig = a_0_addr_11_reg_1930;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        a_0_Addr_A_orig = a_0_addr_9_reg_1935;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        a_0_Addr_A_orig = tmp_86_fu_1593_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b1 == ap_enable_reg_pp3_iter6))) begin
        a_0_Addr_A_orig = ap_pipeline_reg_pp3_iter6_a_0_addr_5_reg_2140;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        a_0_Addr_A_orig = tmp_82_fu_1435_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        a_0_Addr_A_orig = a_0_addr_6_reg_2115;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        a_0_Addr_A_orig = a_0_addr_4_reg_2099;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        a_0_Addr_A_orig = tmp_80_fu_1389_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        a_0_Addr_A_orig = tmp_78_fu_1360_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_0_Addr_A_orig = tmp_68_fu_1221_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        a_0_Addr_A_orig = tmp_72_fu_1041_p1;
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage6)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage9)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage12)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage15)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage18)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage21)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage24)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage27)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage30)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage33)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage36)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage39)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage42)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage45)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage48)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage4)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage7)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage10)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage13)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage16)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage19)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage22)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage25)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage28)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage31)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage34)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage37)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage40)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage43)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage46)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter1)))) begin
        a_0_Din_A = reg_818;
    end else if (((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage3))) begin
        a_0_Din_A = a_load_4_0_phi_fu_1856_p3;
    end else if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage21)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage23)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage25)))) begin
        a_0_Din_A = reg_808;
    end else if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage18)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage20)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage24)))) begin
        a_0_Din_A = reg_798;
    end else if (((1'b1 == ap_CS_fsm_state85) | ((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b1 == ap_enable_reg_pp3_iter6)) | ((1'b1 == ap_CS_fsm_pp4_stage1) & (1'b1 == ap_enable_reg_pp4_iter1)))) begin
        a_0_Din_A = reg_768;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        a_0_Din_A = w_reg_2125;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        a_0_Din_A = a_load_2_phi_fu_1402_p3;
    end else begin
        a_0_Din_A = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b1 == ap_enable_reg_pp5_iter0)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage2)) | (1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (1'b1 == ap_enable_reg_pp4_iter0)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage9)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage17)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage10)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage13)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage18)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage11)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage16)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage20)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage21)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage23)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage6)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage9)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage12)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage15)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage18)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage21)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage24)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage27)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage30)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage33)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage36)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage39)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage42)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage45)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage48)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0)) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage14)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage15)) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage3)) | ((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b1 == ap_enable_reg_pp3_iter6)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage24)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage25)) | ((1'b1 == ap_CS_fsm_pp4_stage1) & (1'b1 == ap_enable_reg_pp4_iter1)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage4)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage5)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage7)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage8)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage10)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage11)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage13)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage14)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage16)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage17)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage19)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage20)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage22)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage23)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage25)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage26)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage28)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage29)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage31)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage32)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage34)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage35)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage37)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage38)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage40)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage41)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage43)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage44)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage46)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage47)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter1)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state19) & ~(1'b0 == icmp3_reg_2109)) | ((1'b1 == ap_CS_fsm_state20) & (1'b0 == exitcond5_reg_2085) & ~(1'b0 == icmp3_reg_2109)) | ((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b1 == ap_enable_reg_pp3_iter6) & ~(1'b0 == ap_pipeline_reg_pp3_iter6_icmp4_reg_2150)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_24_reg_2160) & (1'b1 == ap_CS_fsm_pp4_stage18)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_1_reg_2164) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_2_reg_2168) & (1'b1 == ap_CS_fsm_pp4_stage20)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_3_reg_2172) & (1'b1 == ap_CS_fsm_pp4_stage21)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_4_reg_2176) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_5_reg_2180) & (1'b1 == ap_CS_fsm_pp4_stage23)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_6_reg_2184) & (1'b1 == ap_CS_fsm_pp4_stage24)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_7_reg_2188) & (1'b1 == ap_CS_fsm_pp4_stage25)) | ((1'b0 == tmp_52_reg_2267) & ~(1'b0 == icmp_reg_1997) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b1 == ap_enable_reg_pp4_iter1) & (1'b0 == ap_pipeline_reg_pp4_iter1_tmp_15_reg_2233)) | (~(1'b0 == icmp_reg_1997) & (1'b1 == ap_CS_fsm_state85)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage3) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage4) & ~(1'b0 == icmp2_reg_2500)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage6) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & ~(1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage7)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage9) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & ~(1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage10)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage12) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & ~(1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage13)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage15) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & ~(1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage16)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage18) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & ~(1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage19)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage21) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & ~(1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage22)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage24) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & ~(1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage25)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage27) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & ~(1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage28)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage30) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & ~(1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage31)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage33) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & ~(1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage34)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage36) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & ~(1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage37)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage39) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & ~(1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage40)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage42) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & ~(1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage43)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage45) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & ~(1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage46)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage48) & ~(1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & ~(1'b0 == icmp2_reg_2500) & (1'b1 == ap_enable_reg_pp5_iter1)))) begin
        a_0_WEN_A = ap_const_lv4_F;
    end else begin
        a_0_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage4)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage7)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage10)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage13)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage16)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage19)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage22)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage25)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage28)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage31)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage34)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage37)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage40)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage43)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage46)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter1)))) begin
        a_1_Addr_A_orig = a_1_addr_3_reg_2510;
    end else if ((((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage6)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage9)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage12)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage15)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage18)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage21)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage24)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage27)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage30)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage33)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage36)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage39)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage42)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage45)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage48)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage3)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage5)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage8)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage11)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage14)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage17)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage20)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage23)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage26)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage29)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage32)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage35)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage38)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage41)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage44)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage47)))) begin
        a_1_Addr_A_orig = a_1_addr_2_reg_2489;
    end else if (((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage2))) begin
        a_1_Addr_A_orig = tmp_76_fu_1850_p1;
    end else if (((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b1 == ap_enable_reg_pp5_iter0))) begin
        a_1_Addr_A_orig = tmp_74_fu_1816_p1;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        a_1_Addr_A_orig = a_1_addr_7_reg_1992;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage1) & (1'b1 == ap_enable_reg_pp4_iter1))) begin
        a_1_Addr_A_orig = ap_pipeline_reg_pp4_iter1_a_1_addr_8_reg_2254;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage25))) begin
        a_1_Addr_A_orig = a_1_addr_24_reg_2451;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage24))) begin
        a_1_Addr_A_orig = a_1_addr_22_reg_2441;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage23))) begin
        a_1_Addr_A_orig = a_1_addr_20_reg_2421;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage22))) begin
        a_1_Addr_A_orig = a_1_addr_18_reg_2401;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage21))) begin
        a_1_Addr_A_orig = a_1_addr_16_reg_2381;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage20))) begin
        a_1_Addr_A_orig = a_1_addr_14_reg_2361;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage19))) begin
        a_1_Addr_A_orig = a_1_addr_12_reg_2341;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage18))) begin
        a_1_Addr_A_orig = a_1_addr_10_reg_2321;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage17))) begin
        a_1_Addr_A_orig = tmp_100_fu_1751_p3;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage16))) begin
        a_1_Addr_A_orig = tmp_98_fu_1736_p3;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage15))) begin
        a_1_Addr_A_orig = tmp_96_fu_1721_p3;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage14))) begin
        a_1_Addr_A_orig = tmp_94_fu_1706_p3;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage13))) begin
        a_1_Addr_A_orig = tmp_92_fu_1691_p3;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage12))) begin
        a_1_Addr_A_orig = tmp_90_fu_1676_p3;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage11))) begin
        a_1_Addr_A_orig = tmp_88_fu_1661_p3;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage10))) begin
        a_1_Addr_A_orig = tmp_84_fu_1651_p1;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage9))) begin
        a_1_Addr_A_orig = a_1_addr_23_reg_1940;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage8))) begin
        a_1_Addr_A_orig = a_1_addr_21_reg_1945;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage7))) begin
        a_1_Addr_A_orig = a_1_addr_19_reg_1950;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage6))) begin
        a_1_Addr_A_orig = a_1_addr_17_reg_1955;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage5))) begin
        a_1_Addr_A_orig = a_1_addr_15_reg_1960;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage4))) begin
        a_1_Addr_A_orig = a_1_addr_13_reg_1965;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (1'b1 == ap_enable_reg_pp4_iter0))) begin
        a_1_Addr_A_orig = a_1_addr_11_reg_1970;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        a_1_Addr_A_orig = a_1_addr_9_reg_1975;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        a_1_Addr_A_orig = tmp_86_fu_1593_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b1 == ap_enable_reg_pp3_iter6))) begin
        a_1_Addr_A_orig = ap_pipeline_reg_pp3_iter6_a_1_addr_5_reg_2145;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        a_1_Addr_A_orig = tmp_82_fu_1435_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        a_1_Addr_A_orig = a_1_addr_6_reg_2120;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        a_1_Addr_A_orig = a_1_addr_4_reg_2104;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        a_1_Addr_A_orig = tmp_80_fu_1389_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        a_1_Addr_A_orig = tmp_78_fu_1360_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_1_Addr_A_orig = tmp_68_fu_1221_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        a_1_Addr_A_orig = tmp_72_fu_1041_p1;
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage6)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage9)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage12)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage15)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage18)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage21)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage24)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage27)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage30)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage33)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage36)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage39)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage42)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage45)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage48)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage4)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage7)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage10)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage13)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage16)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage19)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage22)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage25)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage28)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage31)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage34)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage37)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage40)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage43)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage46)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter1)))) begin
        a_1_Din_A = reg_818;
    end else if (((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage3))) begin
        a_1_Din_A = a_load_4_0_phi_fu_1856_p3;
    end else if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage21)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage23)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage25)))) begin
        a_1_Din_A = reg_813;
    end else if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage18)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage20)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage24)))) begin
        a_1_Din_A = reg_803;
    end else if (((1'b1 == ap_CS_fsm_state85) | ((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b1 == ap_enable_reg_pp3_iter6)) | ((1'b1 == ap_CS_fsm_pp4_stage1) & (1'b1 == ap_enable_reg_pp4_iter1)))) begin
        a_1_Din_A = reg_768;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        a_1_Din_A = w_reg_2125;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        a_1_Din_A = a_load_2_phi_fu_1402_p3;
    end else begin
        a_1_Din_A = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b1 == ap_enable_reg_pp5_iter0)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage2)) | (1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (1'b1 == ap_enable_reg_pp4_iter0)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage9)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage17)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage10)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage13)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage18)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage11)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage16)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage20)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage21)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage23)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage6)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage9)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage12)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage15)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage18)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage21)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage24)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage27)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage30)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage33)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage36)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage39)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage42)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage45)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage48)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0)) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage14)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage15)) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage3)) | ((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b1 == ap_enable_reg_pp3_iter6)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage24)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage25)) | ((1'b1 == ap_CS_fsm_pp4_stage1) & (1'b1 == ap_enable_reg_pp4_iter1)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage4)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage5)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage7)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage8)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage10)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage11)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage13)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage14)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage16)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage17)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage19)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage20)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage22)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage23)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage25)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage26)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage28)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage29)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage31)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage32)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage34)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage35)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage37)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage38)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage40)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage41)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage43)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage44)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage46)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage47)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter1)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state19) & (1'b0 == icmp3_reg_2109)) | ((1'b1 == ap_CS_fsm_state20) & (1'b0 == exitcond5_reg_2085) & (1'b0 == icmp3_reg_2109)) | ((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b1 == ap_enable_reg_pp3_iter6) & (1'b0 == ap_pipeline_reg_pp3_iter6_icmp4_reg_2150)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_8_reg_2192) & (1'b1 == ap_CS_fsm_pp4_stage18)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_9_reg_2196) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_s_reg_2200) & (1'b1 == ap_CS_fsm_pp4_stage20)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_10_reg_2204) & (1'b1 == ap_CS_fsm_pp4_stage21)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_11_reg_2208) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_12_reg_2212) & (1'b1 == ap_CS_fsm_pp4_stage23)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_13_reg_2216) & (1'b1 == ap_CS_fsm_pp4_stage24)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b0 == tmp_52_reg_2267) & (1'b0 == tmp_20_14_reg_2220) & (1'b1 == ap_CS_fsm_pp4_stage25)) | ((1'b0 == tmp_52_reg_2267) & (1'b0 == icmp_reg_1997) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b1 == ap_enable_reg_pp4_iter1) & (1'b0 == ap_pipeline_reg_pp4_iter1_tmp_15_reg_2233)) | ((1'b0 == icmp_reg_1997) & (1'b1 == ap_CS_fsm_state85)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage3) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage4) & (1'b0 == icmp2_reg_2500)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage6) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage7)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage9) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage10)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage12) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage13)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage15) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage16)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage18) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage19)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage21) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage22)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage24) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage25)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage27) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage28)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage30) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage31)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage33) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage34)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage36) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage37)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage39) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage40)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage42) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage43)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage45) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b0 == icmp2_reg_2500) & (1'b1 == ap_CS_fsm_pp5_stage46)) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage48) & (1'b0 == icmp1_reg_2475)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == icmp2_reg_2500) & (1'b1 == ap_enable_reg_pp5_iter1)))) begin
        a_1_WEN_A = ap_const_lv4_F;
    end else begin
        a_1_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (~(1'b0 == tmp_2_reg_1880) | ~(1'b0 == tmp_33_fu_1326_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (~(1'b0 == tmp_2_reg_1880) | ~(1'b0 == tmp_33_fu_1326_p2)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage16))) begin
        grp_fu_685_p0 = a_0_load_19_reg_2426;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage15))) begin
        grp_fu_685_p0 = a_0_load_17_reg_2406;
    end else if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage14)))) begin
        grp_fu_685_p0 = reg_774;
    end else if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage13)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage18)))) begin
        grp_fu_685_p0 = reg_756;
    end else if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage17)))) begin
        grp_fu_685_p0 = reg_786;
    end else begin
        grp_fu_685_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp4_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp4_stage19)) begin
            grp_fu_685_p1 = tmp_22_7_reg_2386;
        end else if ((1'b1 == ap_CS_fsm_pp4_stage18)) begin
            grp_fu_685_p1 = tmp_22_6_reg_2366;
        end else if ((1'b1 == ap_CS_fsm_pp4_stage17)) begin
            grp_fu_685_p1 = tmp_22_5_reg_2346;
        end else if ((1'b1 == ap_CS_fsm_pp4_stage16)) begin
            grp_fu_685_p1 = tmp_22_4_reg_2326;
        end else if ((1'b1 == ap_CS_fsm_pp4_stage15)) begin
            grp_fu_685_p1 = tmp_22_3_reg_2306;
        end else if ((1'b1 == ap_CS_fsm_pp4_stage14)) begin
            grp_fu_685_p1 = tmp_22_2_reg_2296;
        end else if ((1'b1 == ap_CS_fsm_pp4_stage13)) begin
            grp_fu_685_p1 = tmp_22_1_reg_2286;
        end else if ((1'b1 == ap_CS_fsm_pp4_stage12)) begin
            grp_fu_685_p1 = tmp_25_reg_2276;
        end else begin
            grp_fu_685_p1 = 'bx;
        end
    end else begin
        grp_fu_685_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage16))) begin
        grp_fu_689_p0 = a_1_load_22_reg_2431;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage15))) begin
        grp_fu_689_p0 = a_1_load_20_reg_2411;
    end else if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage14)))) begin
        grp_fu_689_p0 = reg_780;
    end else if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage13)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage18)))) begin
        grp_fu_689_p0 = reg_762;
    end else if ((((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage17)))) begin
        grp_fu_689_p0 = reg_792;
    end else begin
        grp_fu_689_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp4_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp4_stage19)) begin
            grp_fu_689_p1 = tmp_22_14_reg_2391;
        end else if ((1'b1 == ap_CS_fsm_pp4_stage18)) begin
            grp_fu_689_p1 = tmp_22_13_reg_2371;
        end else if ((1'b1 == ap_CS_fsm_pp4_stage17)) begin
            grp_fu_689_p1 = tmp_22_12_reg_2351;
        end else if ((1'b1 == ap_CS_fsm_pp4_stage16)) begin
            grp_fu_689_p1 = tmp_22_11_reg_2331;
        end else if ((1'b1 == ap_CS_fsm_pp4_stage15)) begin
            grp_fu_689_p1 = tmp_22_10_reg_2311;
        end else if ((1'b1 == ap_CS_fsm_pp4_stage14)) begin
            grp_fu_689_p1 = tmp_22_s_reg_2301;
        end else if ((1'b1 == ap_CS_fsm_pp4_stage13)) begin
            grp_fu_689_p1 = tmp_22_9_reg_2291;
        end else if ((1'b1 == ap_CS_fsm_pp4_stage12)) begin
            grp_fu_689_p1 = tmp_22_8_reg_2281;
        end else begin
            grp_fu_689_p1 = 'bx;
        end
    end else begin
        grp_fu_689_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_703_p0 = ap_const_lv32_3F800000;
    end else if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        grp_fu_703_p0 = tmp_18_fu_1646_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage2) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        grp_fu_703_p0 = a_load_5_phi_reg_2155;
    end else begin
        grp_fu_703_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_reg_2224) & (1'b0 == tmp_15_reg_2233) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        grp_fu_711_opcode = ap_const_lv5_1;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_pipeline_reg_pp1_iter1_exitcond6_reg_2002) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        grp_fu_711_opcode = ap_const_lv5_3;
    end else begin
        grp_fu_711_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp4_iter0) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        grp_fu_711_p0 = w_1_reg_2259;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_enable_reg_pp1_iter2))) begin
        grp_fu_711_p0 = reg_743;
    end else begin
        grp_fu_711_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == exitcond4_reg_2131) & (1'b1 == ap_enable_reg_pp3_iter1))) begin
        i_2_phi_fu_655_p4 = i_8_reg_2135;
    end else begin
        i_2_phi_fu_655_p4 = i_2_reg_651;
    end
end

always @ (*) begin
    if (((1'b0 == exitcond3_reg_2224) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter1))) begin
        i_3_phi_fu_666_p4 = i_9_reg_2228;
    end else begin
        i_3_phi_fu_666_p4 = i_3_reg_662;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (exitcond6_reg_2002 == 1'b0))) begin
        r_1_phi_fu_633_p4 = i_6_reg_2016;
    end else begin
        r_1_phi_fu_633_p4 = r_1_reg_630;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter4) & (1'b0 == ap_pipeline_reg_pp1_iter3_exitcond6_reg_2002))) begin
        wmax_phi_fu_622_p4 = wmax_1_fu_1196_p3;
    end else begin
        wmax_phi_fu_622_p4 = wmax_reg_618;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage3))) begin
        work_address0 = work_addr_1_reg_2464;
    end else if (((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b1 == ap_enable_reg_pp5_iter0))) begin
        work_address0 = tmp_10_fu_1804_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        work_address0 = work_addr_4_reg_2079;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        work_address0 = tmp_3_reg_1895;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        work_address0 = tmp_fu_836_p1;
    end else begin
        work_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage2))) begin
        work_address1 = work_addr_2_reg_2494;
    end else if (((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        work_address1 = work_addr_1_reg_2464;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        work_address1 = work_addr_3_reg_2073;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        work_address1 = tmp_4_fu_1287_p1;
    end else begin
        work_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b1 == ap_enable_reg_pp5_iter0)) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage3)))) begin
        work_ce0 = 1'b1;
    end else begin
        work_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage2)) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage0)))) begin
        work_ce1 = 1'b1;
    end else begin
        work_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage3)))) begin
        work_d0 = reg_749;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        work_d0 = i_reg_594;
    end else begin
        work_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage2))) begin
        work_d1 = reg_749;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        work_d1 = work_q1;
    end else begin
        work_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond7_fu_824_p2)) | (1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == tmp_8_reg_2480) & (1'b1 == ap_CS_fsm_pp5_stage3)))) begin
        work_we0 = 1'b1;
    end else begin
        work_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_enable_reg_pp5_iter0) & (1'b1 == ap_CS_fsm_pp5_stage2) & (1'b0 == tmp_8_reg_2480)))) begin
        work_we1 = 1'b1;
    end else begin
        work_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((1'b0 == exitcond7_fu_824_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (~(1'b0 == tmp_2_fu_846_p3)) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp1_iter4) & ~(1'b1 == ap_enable_reg_pp1_iter3)) & ~((1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond6_fu_1028_p2) & ~(1'b1 == ap_enable_reg_pp1_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond6_fu_1028_p2) & ~(1'b1 == ap_enable_reg_pp1_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if ((~(1'b0 == tmp_2_reg_1880) | ~(1'b0 == tmp_33_fu_1326_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b0 == tmp_2_reg_1880) & (1'b0 == tmp_33_fu_1326_p2) & ~(1'b0 == tmp_1_fu_1332_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if ((1'b0 == exitcond5_fu_1336_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp3_iter0) & ~(1'b0 == exitcond4_fu_1411_p2) & ~(1'b1 == ap_enable_reg_pp3_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if (~((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b1 == ap_enable_reg_pp3_iter6) & ~(1'b1 == ap_enable_reg_pp3_iter5))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_pp3_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp4_iter0) & ~(1'b0 == exitcond3_fu_1560_p2) & ~(1'b1 == ap_enable_reg_pp4_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_pp4_stage1 : begin
            if (~((1'b1 == ap_CS_fsm_pp4_stage1) & (1'b1 == ap_enable_reg_pp4_iter1) & ~(1'b1 == ap_enable_reg_pp4_iter0))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_pp4_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage3;
        end
        ap_ST_fsm_pp4_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage4;
        end
        ap_ST_fsm_pp4_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage5;
        end
        ap_ST_fsm_pp4_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage6;
        end
        ap_ST_fsm_pp4_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage7;
        end
        ap_ST_fsm_pp4_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage8;
        end
        ap_ST_fsm_pp4_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage9;
        end
        ap_ST_fsm_pp4_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage10;
        end
        ap_ST_fsm_pp4_stage10 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage11;
        end
        ap_ST_fsm_pp4_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage12;
        end
        ap_ST_fsm_pp4_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage13;
        end
        ap_ST_fsm_pp4_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage14;
        end
        ap_ST_fsm_pp4_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage15;
        end
        ap_ST_fsm_pp4_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage16;
        end
        ap_ST_fsm_pp4_stage16 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage17;
        end
        ap_ST_fsm_pp4_stage17 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage18;
        end
        ap_ST_fsm_pp4_stage18 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage19;
        end
        ap_ST_fsm_pp4_stage19 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage20;
        end
        ap_ST_fsm_pp4_stage20 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage21;
        end
        ap_ST_fsm_pp4_stage21 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage22;
        end
        ap_ST_fsm_pp4_stage22 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage23;
        end
        ap_ST_fsm_pp4_stage23 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage24;
        end
        ap_ST_fsm_pp4_stage24 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage25;
        end
        ap_ST_fsm_pp4_stage25 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state86 : begin
            if (~(1'b0 == exitcond1_fu_1761_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_pp5_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage1;
        end
        ap_ST_fsm_pp5_stage1 : begin
            if (~((1'b1 == ap_enable_reg_pp5_iter0) & ~(1'b0 == tmp_8_fu_1798_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state137;
            end
        end
        ap_ST_fsm_pp5_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage3;
        end
        ap_ST_fsm_pp5_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage4;
        end
        ap_ST_fsm_pp5_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage5;
        end
        ap_ST_fsm_pp5_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage6;
        end
        ap_ST_fsm_pp5_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage7;
        end
        ap_ST_fsm_pp5_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage8;
        end
        ap_ST_fsm_pp5_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage9;
        end
        ap_ST_fsm_pp5_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage10;
        end
        ap_ST_fsm_pp5_stage10 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage11;
        end
        ap_ST_fsm_pp5_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage12;
        end
        ap_ST_fsm_pp5_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage13;
        end
        ap_ST_fsm_pp5_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage14;
        end
        ap_ST_fsm_pp5_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage15;
        end
        ap_ST_fsm_pp5_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage16;
        end
        ap_ST_fsm_pp5_stage16 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage17;
        end
        ap_ST_fsm_pp5_stage17 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage18;
        end
        ap_ST_fsm_pp5_stage18 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage19;
        end
        ap_ST_fsm_pp5_stage19 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage20;
        end
        ap_ST_fsm_pp5_stage20 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage21;
        end
        ap_ST_fsm_pp5_stage21 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage22;
        end
        ap_ST_fsm_pp5_stage22 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage23;
        end
        ap_ST_fsm_pp5_stage23 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage24;
        end
        ap_ST_fsm_pp5_stage24 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage25;
        end
        ap_ST_fsm_pp5_stage25 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage26;
        end
        ap_ST_fsm_pp5_stage26 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage27;
        end
        ap_ST_fsm_pp5_stage27 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage28;
        end
        ap_ST_fsm_pp5_stage28 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage29;
        end
        ap_ST_fsm_pp5_stage29 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage30;
        end
        ap_ST_fsm_pp5_stage30 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage31;
        end
        ap_ST_fsm_pp5_stage31 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage32;
        end
        ap_ST_fsm_pp5_stage32 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage33;
        end
        ap_ST_fsm_pp5_stage33 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage34;
        end
        ap_ST_fsm_pp5_stage34 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage35;
        end
        ap_ST_fsm_pp5_stage35 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage36;
        end
        ap_ST_fsm_pp5_stage36 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage37;
        end
        ap_ST_fsm_pp5_stage37 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage38;
        end
        ap_ST_fsm_pp5_stage38 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage39;
        end
        ap_ST_fsm_pp5_stage39 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage40;
        end
        ap_ST_fsm_pp5_stage40 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage41;
        end
        ap_ST_fsm_pp5_stage41 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage42;
        end
        ap_ST_fsm_pp5_stage42 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage43;
        end
        ap_ST_fsm_pp5_stage43 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage44;
        end
        ap_ST_fsm_pp5_stage44 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage45;
        end
        ap_ST_fsm_pp5_stage45 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage46;
        end
        ap_ST_fsm_pp5_stage46 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage47;
        end
        ap_ST_fsm_pp5_stage47 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage48;
        end
        ap_ST_fsm_pp5_stage48 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage0;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Rst_A = ap_rst;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Rst_A = ap_rst;

assign a_load_2_phi_fu_1402_p3 = ((icmp3_reg_2109[0:0] === 1'b1) ? a_0_Dout_A : a_1_Dout_A);

assign a_load_4_0_phi_fu_1856_p3 = ((icmp2_reg_2500[0:0] === 1'b1) ? a_0_Dout_A : a_1_Dout_A);

assign a_load_5_phi_fu_1457_p3 = ((icmp4_reg_2150[0:0] === 1'b1) ? a_0_Dout_A : a_1_Dout_A);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[ap_const_lv32_11];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[ap_const_lv32_12];

assign ap_CS_fsm_pp3_stage2 = ap_CS_fsm[ap_const_lv32_13];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[ap_const_lv32_15];

assign ap_CS_fsm_pp4_stage1 = ap_CS_fsm[ap_const_lv32_16];

assign ap_CS_fsm_pp4_stage10 = ap_CS_fsm[ap_const_lv32_1F];

assign ap_CS_fsm_pp4_stage11 = ap_CS_fsm[ap_const_lv32_20];

assign ap_CS_fsm_pp4_stage12 = ap_CS_fsm[ap_const_lv32_21];

assign ap_CS_fsm_pp4_stage13 = ap_CS_fsm[ap_const_lv32_22];

assign ap_CS_fsm_pp4_stage14 = ap_CS_fsm[ap_const_lv32_23];

assign ap_CS_fsm_pp4_stage15 = ap_CS_fsm[ap_const_lv32_24];

assign ap_CS_fsm_pp4_stage16 = ap_CS_fsm[ap_const_lv32_25];

assign ap_CS_fsm_pp4_stage17 = ap_CS_fsm[ap_const_lv32_26];

assign ap_CS_fsm_pp4_stage18 = ap_CS_fsm[ap_const_lv32_27];

assign ap_CS_fsm_pp4_stage19 = ap_CS_fsm[ap_const_lv32_28];

assign ap_CS_fsm_pp4_stage2 = ap_CS_fsm[ap_const_lv32_17];

assign ap_CS_fsm_pp4_stage20 = ap_CS_fsm[ap_const_lv32_29];

assign ap_CS_fsm_pp4_stage21 = ap_CS_fsm[ap_const_lv32_2A];

assign ap_CS_fsm_pp4_stage22 = ap_CS_fsm[ap_const_lv32_2B];

assign ap_CS_fsm_pp4_stage23 = ap_CS_fsm[ap_const_lv32_2C];

assign ap_CS_fsm_pp4_stage24 = ap_CS_fsm[ap_const_lv32_2D];

assign ap_CS_fsm_pp4_stage25 = ap_CS_fsm[ap_const_lv32_2E];

assign ap_CS_fsm_pp4_stage3 = ap_CS_fsm[ap_const_lv32_18];

assign ap_CS_fsm_pp4_stage4 = ap_CS_fsm[ap_const_lv32_19];

assign ap_CS_fsm_pp4_stage5 = ap_CS_fsm[ap_const_lv32_1A];

assign ap_CS_fsm_pp4_stage6 = ap_CS_fsm[ap_const_lv32_1B];

assign ap_CS_fsm_pp4_stage7 = ap_CS_fsm[ap_const_lv32_1C];

assign ap_CS_fsm_pp4_stage8 = ap_CS_fsm[ap_const_lv32_1D];

assign ap_CS_fsm_pp4_stage9 = ap_CS_fsm[ap_const_lv32_1E];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[ap_const_lv32_41];

assign ap_CS_fsm_pp5_stage1 = ap_CS_fsm[ap_const_lv32_42];

assign ap_CS_fsm_pp5_stage10 = ap_CS_fsm[ap_const_lv32_4B];

assign ap_CS_fsm_pp5_stage11 = ap_CS_fsm[ap_const_lv32_4C];

assign ap_CS_fsm_pp5_stage12 = ap_CS_fsm[ap_const_lv32_4D];

assign ap_CS_fsm_pp5_stage13 = ap_CS_fsm[ap_const_lv32_4E];

assign ap_CS_fsm_pp5_stage14 = ap_CS_fsm[ap_const_lv32_4F];

assign ap_CS_fsm_pp5_stage15 = ap_CS_fsm[ap_const_lv32_50];

assign ap_CS_fsm_pp5_stage16 = ap_CS_fsm[ap_const_lv32_51];

assign ap_CS_fsm_pp5_stage17 = ap_CS_fsm[ap_const_lv32_52];

assign ap_CS_fsm_pp5_stage18 = ap_CS_fsm[ap_const_lv32_53];

assign ap_CS_fsm_pp5_stage19 = ap_CS_fsm[ap_const_lv32_54];

assign ap_CS_fsm_pp5_stage2 = ap_CS_fsm[ap_const_lv32_43];

assign ap_CS_fsm_pp5_stage20 = ap_CS_fsm[ap_const_lv32_55];

assign ap_CS_fsm_pp5_stage21 = ap_CS_fsm[ap_const_lv32_56];

assign ap_CS_fsm_pp5_stage22 = ap_CS_fsm[ap_const_lv32_57];

assign ap_CS_fsm_pp5_stage23 = ap_CS_fsm[ap_const_lv32_58];

assign ap_CS_fsm_pp5_stage24 = ap_CS_fsm[ap_const_lv32_59];

assign ap_CS_fsm_pp5_stage25 = ap_CS_fsm[ap_const_lv32_5A];

assign ap_CS_fsm_pp5_stage26 = ap_CS_fsm[ap_const_lv32_5B];

assign ap_CS_fsm_pp5_stage27 = ap_CS_fsm[ap_const_lv32_5C];

assign ap_CS_fsm_pp5_stage28 = ap_CS_fsm[ap_const_lv32_5D];

assign ap_CS_fsm_pp5_stage29 = ap_CS_fsm[ap_const_lv32_5E];

assign ap_CS_fsm_pp5_stage3 = ap_CS_fsm[ap_const_lv32_44];

assign ap_CS_fsm_pp5_stage30 = ap_CS_fsm[ap_const_lv32_5F];

assign ap_CS_fsm_pp5_stage31 = ap_CS_fsm[ap_const_lv32_60];

assign ap_CS_fsm_pp5_stage32 = ap_CS_fsm[ap_const_lv32_61];

assign ap_CS_fsm_pp5_stage33 = ap_CS_fsm[ap_const_lv32_62];

assign ap_CS_fsm_pp5_stage34 = ap_CS_fsm[ap_const_lv32_63];

assign ap_CS_fsm_pp5_stage35 = ap_CS_fsm[ap_const_lv32_64];

assign ap_CS_fsm_pp5_stage36 = ap_CS_fsm[ap_const_lv32_65];

assign ap_CS_fsm_pp5_stage37 = ap_CS_fsm[ap_const_lv32_66];

assign ap_CS_fsm_pp5_stage38 = ap_CS_fsm[ap_const_lv32_67];

assign ap_CS_fsm_pp5_stage39 = ap_CS_fsm[ap_const_lv32_68];

assign ap_CS_fsm_pp5_stage4 = ap_CS_fsm[ap_const_lv32_45];

assign ap_CS_fsm_pp5_stage40 = ap_CS_fsm[ap_const_lv32_69];

assign ap_CS_fsm_pp5_stage41 = ap_CS_fsm[ap_const_lv32_6A];

assign ap_CS_fsm_pp5_stage42 = ap_CS_fsm[ap_const_lv32_6B];

assign ap_CS_fsm_pp5_stage43 = ap_CS_fsm[ap_const_lv32_6C];

assign ap_CS_fsm_pp5_stage44 = ap_CS_fsm[ap_const_lv32_6D];

assign ap_CS_fsm_pp5_stage45 = ap_CS_fsm[ap_const_lv32_6E];

assign ap_CS_fsm_pp5_stage46 = ap_CS_fsm[ap_const_lv32_6F];

assign ap_CS_fsm_pp5_stage47 = ap_CS_fsm[ap_const_lv32_70];

assign ap_CS_fsm_pp5_stage48 = ap_CS_fsm[ap_const_lv32_71];

assign ap_CS_fsm_pp5_stage5 = ap_CS_fsm[ap_const_lv32_46];

assign ap_CS_fsm_pp5_stage6 = ap_CS_fsm[ap_const_lv32_47];

assign ap_CS_fsm_pp5_stage7 = ap_CS_fsm[ap_const_lv32_48];

assign ap_CS_fsm_pp5_stage8 = ap_CS_fsm[ap_const_lv32_49];

assign ap_CS_fsm_pp5_stage9 = ap_CS_fsm[ap_const_lv32_4A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state10 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_state11 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state12 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state13 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_state137 = ap_CS_fsm[ap_const_lv32_72];

assign ap_CS_fsm_state14 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_state15 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state16 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_state17 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_state18 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_state19 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state20 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_state21 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_state41 = ap_CS_fsm[ap_const_lv32_14];

assign ap_CS_fsm_state69 = ap_CS_fsm[ap_const_lv32_2F];

assign ap_CS_fsm_state84 = ap_CS_fsm[ap_const_lv32_3E];

assign ap_CS_fsm_state85 = ap_CS_fsm[ap_const_lv32_3F];

assign ap_CS_fsm_state86 = ap_CS_fsm[ap_const_lv32_40];

assign ap_return = ap_const_lv32_1;

assign api_fu_1279_p3 = ((tmp_28_fu_1263_p2[0:0] === 1'b1) ? reg_743 : f_fu_1275_p1);

assign exitcond1_fu_1761_p2 = ((i_4_reg_673 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond3_fu_1560_p2 = ((i_3_phi_fu_666_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond4_fu_1411_p2 = ((i_2_phi_fu_655_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond5_fu_1336_p2 = ((j_reg_640 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond6_fu_1028_p2 = ((r_1_phi_fu_633_p4 == ap_const_lv32_10) ? 1'b1 : 1'b0);

assign exitcond7_fu_824_p2 = ((i_reg_594 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign f_1_fu_1101_p1 = f_neg_i_fu_1095_p2;

assign f_fu_1275_p1 = f_neg_i1_fu_1269_p2;

assign f_neg_i1_fu_1269_p2 = (pivot_to_int_fu_1227_p1 ^ ap_const_lv32_80000000);

assign f_neg_i_fu_1095_p2 = (n_assign_1_to_int_fu_1053_p1 ^ ap_const_lv32_80000000);

assign grp_fu_726_p3 = ((icmp_reg_1997[0:0] === 1'b1) ? a_0_Dout_A : a_1_Dout_A);

assign grp_fu_736_p3 = ((icmp1_reg_2475[0:0] === 1'b1) ? a_0_Dout_A : a_1_Dout_A);

assign i_1_fu_830_p2 = (i_reg_594 + ap_const_lv5_1);

assign i_5_cast_fu_860_p1 = i_5_reg_606;

assign i_6_fu_1047_p2 = (ap_const_lv32_1 + r_1_phi_fu_633_p4);

assign i_7_fu_1767_p2 = (i_4_reg_673 + ap_const_lv5_1);

assign i_8_fu_1417_p2 = (i_2_phi_fu_655_p4 + ap_const_lv5_1);

assign i_9_fu_1566_p2 = (i_3_phi_fu_666_p4 + ap_const_lv5_1);

assign icmp1_fu_1792_p2 = ((tmp_66_fu_1782_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp2_fu_1832_p2 = ((tmp_105_fu_1822_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp3_fu_1376_p2 = ((tmp_107_fu_1366_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp4_fu_1451_p2 = ((tmp_109_fu_1441_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign icmp_fu_1022_p2 = ((tmp_64_fu_1012_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign j_1_fu_1342_p2 = (j_reg_640 + ap_const_lv5_1);

assign k_fu_854_p2 = (i_5_reg_606 + ap_const_lv5_1);

assign n_assign_1_to_int_fu_1053_p1 = reg_743;

assign notlhs1_fu_1245_p2 = ((tmp_9_fu_1231_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs2_fu_1308_p2 = ((tmp_29_fu_1294_p4 != ap_const_lv11_7FF) ? 1'b1 : 1'b0);

assign notlhs3_fu_1148_p2 = ((tmp_39_fu_1116_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs4_fu_1166_p2 = ((tmp_41_fu_1134_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs5_fu_1616_p2 = ((tmp_48_fu_1602_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs_fu_1071_p2 = ((tmp_34_fu_1057_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notrhs1_fu_1251_p2 = ((tmp_69_fu_1241_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs2_fu_1314_p2 = ((tmp_70_fu_1304_p1 == ap_const_lv52_0) ? 1'b1 : 1'b0);

assign notrhs3_fu_1154_p2 = ((tmp_75_fu_1126_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs4_fu_1172_p2 = ((tmp_101_fu_1144_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs5_fu_1622_p2 = ((tmp_110_fu_1612_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs_fu_1077_p2 = ((tmp_73_fu_1067_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign pivot_to_int_fu_1227_p1 = reg_743;

assign r_2_fu_1202_p3 = ((tmp_47_reg_2028[0:0] === 1'b1) ? ap_pipeline_reg_pp1_iter3_r_1_reg_630 : r_fu_158);

assign tmp_100_fu_1751_p3 = {{ap_const_lv56_0}, {tmp_99_fu_1746_p2}};

assign tmp_101_fu_1144_p1 = wmax_to_int_fu_1130_p1[22:0];

assign tmp_102_fu_1809_p3 = {{work_q1}, {tmp_65_reg_2470}};

assign tmp_103_fu_1838_p1 = reg_749[2:0];

assign tmp_104_fu_1842_p3 = {{reg_749}, {tmp_103_fu_1838_p1}};

assign tmp_105_fu_1822_p4 = {{work_q1[ap_const_lv32_4 : ap_const_lv32_3]}};

assign tmp_106_fu_1348_p1 = j_reg_640[2:0];

assign tmp_107_fu_1366_p4 = {{j_reg_640[ap_const_lv32_4 : ap_const_lv32_3]}};

assign tmp_108_fu_1423_p1 = i_2_phi_fu_655_p4[2:0];

assign tmp_109_fu_1441_p4 = {{i_2_phi_fu_655_p4[ap_const_lv32_4 : ap_const_lv32_3]}};

assign tmp_10_fu_1804_p1 = work_q1;

assign tmp_110_fu_1612_p1 = w_1_to_int_fu_1599_p1[22:0];

assign tmp_11_fu_876_p1 = tmp_7_fu_868_p3;

assign tmp_15_fu_1572_p2 = ((i_3_phi_fu_666_p4 == i_5_reg_606) ? 1'b1 : 1'b0);

assign tmp_16_fu_882_p2 = (tmp_7_fu_868_p3 | ap_const_lv8_7);

assign tmp_17_fu_1257_p2 = (notrhs1_fu_1251_p2 | notlhs1_fu_1245_p2);

assign tmp_18_fu_1646_p1 = tmp_18_neg_fu_1640_p2;

assign tmp_18_neg_fu_1640_p2 = (w_1_to_int_fu_1599_p1 ^ ap_const_lv32_80000000);

assign tmp_1_fu_1332_p2 = ((r_load_1_reg_2039 == i_5_cast_reg_1889) ? 1'b1 : 1'b0);

assign tmp_20_10_fu_1530_p2 = ((i_5_reg_606 == ap_const_lv5_B) ? 1'b1 : 1'b0);

assign tmp_20_11_fu_1536_p2 = ((i_5_reg_606 == ap_const_lv5_C) ? 1'b1 : 1'b0);

assign tmp_20_12_fu_1542_p2 = ((i_5_reg_606 == ap_const_lv5_D) ? 1'b1 : 1'b0);

assign tmp_20_13_fu_1548_p2 = ((i_5_reg_606 == ap_const_lv5_E) ? 1'b1 : 1'b0);

assign tmp_20_14_fu_1554_p2 = ((i_5_reg_606 == ap_const_lv5_F) ? 1'b1 : 1'b0);

assign tmp_20_1_fu_1470_p2 = ((i_5_reg_606 == ap_const_lv5_1) ? 1'b1 : 1'b0);

assign tmp_20_2_fu_1476_p2 = ((i_5_reg_606 == ap_const_lv5_2) ? 1'b1 : 1'b0);

assign tmp_20_3_fu_1482_p2 = ((i_5_reg_606 == ap_const_lv5_3) ? 1'b1 : 1'b0);

assign tmp_20_4_fu_1488_p2 = ((i_5_reg_606 == ap_const_lv5_4) ? 1'b1 : 1'b0);

assign tmp_20_5_fu_1494_p2 = ((i_5_reg_606 == ap_const_lv5_5) ? 1'b1 : 1'b0);

assign tmp_20_6_fu_1500_p2 = ((i_5_reg_606 == ap_const_lv5_6) ? 1'b1 : 1'b0);

assign tmp_20_7_fu_1506_p2 = ((i_5_reg_606 == ap_const_lv5_7) ? 1'b1 : 1'b0);

assign tmp_20_8_fu_1512_p2 = ((i_5_reg_606 == ap_const_lv5_8) ? 1'b1 : 1'b0);

assign tmp_20_9_fu_1518_p2 = ((i_5_reg_606 == ap_const_lv5_9) ? 1'b1 : 1'b0);

assign tmp_20_s_fu_1524_p2 = ((i_5_reg_606 == ap_const_lv5_A) ? 1'b1 : 1'b0);

assign tmp_24_fu_1464_p2 = ((i_5_reg_606 == ap_const_lv5_0) ? 1'b1 : 1'b0);

assign tmp_28_fu_1263_p2 = (tmp_17_fu_1257_p2 & grp_fu_711_p2);

assign tmp_29_fu_1294_p4 = {{tmp_5_to_int_fu_1291_p1[ap_const_lv32_3E : ap_const_lv32_34]}};

assign tmp_2_fu_846_p3 = i_5_reg_606[ap_const_lv32_4];

assign tmp_30_fu_888_p3 = {{ap_const_lv56_0}, {tmp_16_fu_882_p2}};

assign tmp_31_fu_1320_p2 = (notrhs2_fu_1314_p2 | notlhs2_fu_1308_p2);

assign tmp_33_fu_1326_p2 = (tmp_31_fu_1320_p2 & tmp_32_fu_721_p2);

assign tmp_34_fu_1057_p4 = {{n_assign_1_to_int_fu_1053_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_35_fu_898_p2 = (tmp_7_fu_868_p3 | ap_const_lv8_6);

assign tmp_36_fu_1083_p2 = (notrhs_fu_1077_p2 | notlhs_fu_1071_p2);

assign tmp_38_fu_1089_p2 = (tmp_36_fu_1083_p2 & grp_fu_711_p2);

assign tmp_39_fu_1116_p4 = {{w_3_to_int_fu_1113_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_3_fu_864_p1 = i_5_reg_606;

assign tmp_40_fu_904_p3 = {{ap_const_lv56_0}, {tmp_35_fu_898_p2}};

assign tmp_41_fu_1134_p4 = {{wmax_to_int_fu_1130_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_42_fu_914_p2 = (tmp_7_fu_868_p3 | ap_const_lv8_5);

assign tmp_43_fu_1160_p2 = (notrhs3_fu_1154_p2 | notlhs3_fu_1148_p2);

assign tmp_44_fu_1178_p2 = (notrhs4_fu_1172_p2 | notlhs4_fu_1166_p2);

assign tmp_45_fu_1184_p2 = (tmp_43_fu_1160_p2 & tmp_44_fu_1178_p2);

assign tmp_47_fu_1190_p2 = (tmp_45_fu_1184_p2 & tmp_46_fu_716_p2);

assign tmp_48_fu_1602_p4 = {{w_1_to_int_fu_1599_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_49_fu_920_p3 = {{ap_const_lv56_0}, {tmp_42_fu_914_p2}};

assign tmp_4_fu_1287_p1 = $signed(r_load_1_reg_2039);

assign tmp_50_fu_1628_p2 = (notrhs5_fu_1622_p2 | notlhs5_fu_1616_p2);

assign tmp_52_fu_1634_p2 = (tmp_50_fu_1628_p2 & grp_fu_711_p2);

assign tmp_53_fu_930_p2 = (tmp_7_fu_868_p3 | ap_const_lv8_4);

assign tmp_54_fu_936_p3 = {{ap_const_lv56_0}, {tmp_53_fu_930_p2}};

assign tmp_55_fu_946_p2 = (tmp_7_fu_868_p3 | ap_const_lv8_3);

assign tmp_56_fu_952_p3 = {{ap_const_lv56_0}, {tmp_55_fu_946_p2}};

assign tmp_57_fu_962_p2 = (tmp_7_fu_868_p3 | ap_const_lv8_2);

assign tmp_58_fu_968_p3 = {{ap_const_lv56_0}, {tmp_57_fu_962_p2}};

assign tmp_59_fu_978_p2 = (tmp_7_fu_868_p3 | ap_const_lv8_1);

assign tmp_5_to_int_fu_1291_p1 = tmp_5_reg_2060;

assign tmp_60_fu_984_p3 = {{ap_const_lv56_0}, {tmp_59_fu_978_p2}};

assign tmp_61_fu_994_p1 = i_5_reg_606[2:0];

assign tmp_62_fu_998_p3 = {{i_5_reg_606}, {tmp_61_fu_994_p1}};

assign tmp_63_fu_1006_p1 = tmp_62_fu_998_p3;

assign tmp_64_fu_1012_p4 = {{i_5_reg_606[ap_const_lv32_4 : ap_const_lv32_3]}};

assign tmp_65_fu_1778_p1 = i_4_reg_673[2:0];

assign tmp_66_fu_1782_p4 = {{i_4_reg_673[ap_const_lv32_4 : ap_const_lv32_3]}};

assign tmp_67_fu_1214_p3 = {{r_fu_158}, {tmp_61_reg_1980}};

assign tmp_68_fu_1221_p1 = $signed(tmp_67_fu_1214_p3);

assign tmp_69_fu_1241_p1 = pivot_to_int_fu_1227_p1[22:0];

assign tmp_70_fu_1304_p1 = tmp_5_to_int_fu_1291_p1[51:0];

assign tmp_71_fu_1034_p3 = {{r_1_phi_fu_633_p4}, {tmp_61_reg_1980}};

assign tmp_72_fu_1041_p1 = $signed(tmp_71_fu_1034_p3);

assign tmp_73_fu_1067_p1 = n_assign_1_to_int_fu_1053_p1[22:0];

assign tmp_74_fu_1816_p1 = tmp_102_fu_1809_p3;

assign tmp_75_fu_1126_p1 = w_3_to_int_fu_1113_p1[22:0];

assign tmp_76_fu_1850_p1 = tmp_104_fu_1842_p3;

assign tmp_77_fu_1352_p3 = {{i_5_reg_606}, {tmp_106_fu_1348_p1}};

assign tmp_78_fu_1360_p1 = tmp_77_fu_1352_p3;

assign tmp_79_fu_1382_p3 = {{r_fu_158}, {tmp_106_reg_2094}};

assign tmp_7_fu_868_p3 = {{i_5_reg_606}, {ap_const_lv3_0}};

assign tmp_80_fu_1389_p1 = $signed(tmp_79_fu_1382_p3);

assign tmp_81_fu_1427_p3 = {{i_5_reg_606}, {tmp_108_fu_1423_p1}};

assign tmp_82_fu_1435_p1 = tmp_81_fu_1427_p3;

assign tmp_83_fu_1578_p3 = {{i_3_phi_fu_666_p4}, {ap_const_lv3_0}};

assign tmp_84_fu_1651_p1 = tmp_83_reg_2237;

assign tmp_85_fu_1586_p3 = {{i_3_phi_fu_666_p4}, {tmp_61_reg_1980}};

assign tmp_86_fu_1593_p1 = tmp_85_fu_1586_p3;

assign tmp_87_fu_1656_p2 = (tmp_83_reg_2237 | ap_const_lv8_1);

assign tmp_88_fu_1661_p3 = {{ap_const_lv56_0}, {tmp_87_fu_1656_p2}};

assign tmp_89_fu_1671_p2 = (tmp_83_reg_2237 | ap_const_lv8_2);

assign tmp_8_fu_1798_p2 = ((work_q1 == i_4_reg_673) ? 1'b1 : 1'b0);

assign tmp_90_fu_1676_p3 = {{ap_const_lv56_0}, {tmp_89_fu_1671_p2}};

assign tmp_91_fu_1686_p2 = (tmp_83_reg_2237 | ap_const_lv8_3);

assign tmp_92_fu_1691_p3 = {{ap_const_lv56_0}, {tmp_91_fu_1686_p2}};

assign tmp_93_fu_1701_p2 = (tmp_83_reg_2237 | ap_const_lv8_4);

assign tmp_94_fu_1706_p3 = {{ap_const_lv56_0}, {tmp_93_fu_1701_p2}};

assign tmp_95_fu_1716_p2 = (tmp_83_reg_2237 | ap_const_lv8_5);

assign tmp_96_fu_1721_p3 = {{ap_const_lv56_0}, {tmp_95_fu_1716_p2}};

assign tmp_97_fu_1731_p2 = (tmp_83_reg_2237 | ap_const_lv8_6);

assign tmp_98_fu_1736_p3 = {{ap_const_lv56_0}, {tmp_97_fu_1731_p2}};

assign tmp_99_fu_1746_p2 = (tmp_83_reg_2237 | ap_const_lv8_7);

assign tmp_9_fu_1231_p4 = {{pivot_to_int_fu_1227_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_fu_836_p1 = i_reg_594;

assign tmp_s_fu_1773_p1 = i_4_reg_673;

assign w_1_to_int_fu_1599_p1 = w_1_reg_2259;

assign w_3_fu_1105_p3 = ((tmp_38_fu_1089_p2[0:0] === 1'b1) ? reg_743 : f_1_fu_1101_p1);

assign w_3_to_int_fu_1113_p1 = w_3_reg_2021;

assign w_fu_1395_p3 = ((icmp3_reg_2109[0:0] === 1'b1) ? reg_756 : reg_762);

assign wmax_1_fu_1196_p3 = ((tmp_47_reg_2028[0:0] === 1'b1) ? ap_pipeline_reg_pp1_iter3_w_3_reg_2021 : wmax_reg_618);

assign wmax_to_int_fu_1130_p1 = wmax_phi_fu_622_p4;

always @ (posedge ap_clk) begin
    i_5_cast_reg_1889[31:5] <= 27'b000000000000000000000000000;
    tmp_3_reg_1895[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    a_0_addr_23_reg_1900[2:0] <= 3'b111;
    a_0_addr_21_reg_1905[2:0] <= 3'b110;
    a_0_addr_19_reg_1910[2:0] <= 3'b101;
    a_0_addr_17_reg_1915[2:0] <= 3'b100;
    a_0_addr_15_reg_1920[2:0] <= 3'b011;
    a_0_addr_13_reg_1925[2:0] <= 3'b010;
    a_0_addr_11_reg_1930[2:0] <= 3'b001;
    a_0_addr_9_reg_1935[2:0] <= 3'b000;
    a_1_addr_23_reg_1940[2:0] <= 3'b111;
    a_1_addr_21_reg_1945[2:0] <= 3'b110;
    a_1_addr_19_reg_1950[2:0] <= 3'b101;
    a_1_addr_17_reg_1955[2:0] <= 3'b100;
    a_1_addr_15_reg_1960[2:0] <= 3'b011;
    a_1_addr_13_reg_1965[2:0] <= 3'b010;
    a_1_addr_11_reg_1970[2:0] <= 3'b001;
    a_1_addr_9_reg_1975[2:0] <= 3'b000;
    work_addr_3_reg_2073[8:5] <= 4'b0000;
    tmp_83_reg_2237[2:0] <= 3'b000;
    a_0_addr_10_reg_2316[2:0] <= 3'b000;
    a_1_addr_10_reg_2321[2:0] <= 3'b000;
    a_0_addr_12_reg_2336[2:0] <= 3'b001;
    a_1_addr_12_reg_2341[2:0] <= 3'b001;
    a_0_addr_14_reg_2356[2:0] <= 3'b010;
    a_1_addr_14_reg_2361[2:0] <= 3'b010;
    a_0_addr_16_reg_2376[2:0] <= 3'b011;
    a_1_addr_16_reg_2381[2:0] <= 3'b011;
    a_0_addr_18_reg_2396[2:0] <= 3'b100;
    a_1_addr_18_reg_2401[2:0] <= 3'b100;
    a_0_addr_20_reg_2416[2:0] <= 3'b101;
    a_1_addr_20_reg_2421[2:0] <= 3'b101;
    a_0_addr_22_reg_2436[2:0] <= 3'b110;
    a_1_addr_22_reg_2441[2:0] <= 3'b110;
    a_0_addr_24_reg_2446[2:0] <= 3'b111;
    a_1_addr_24_reg_2451[2:0] <= 3'b111;
    work_addr_1_reg_2464[8:5] <= 4'b0000;
    work_addr_2_reg_2494[8:5] <= 4'b0000;
end

endmodule //minver_hwa
