

================================================================
== Vivado HLS Report for 'exact_dot_product'
================================================================
* Date:           Mon Apr  9 09:45:20 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        exact_dot_product
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.15|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  108|  131|  108|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |                       |            |  Latency  |  Interval | Pipeline|
        |        Instance       |   Module   | min | max | min | max |   Type  |
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |grp_get_result_fu_110  |get_result  |    3|   26|    3|   26|   none  |
        +-----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Accumulate  |  101|  101|         3|          1|          1|   100|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    438|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     645|    722|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    135|
|Register         |        -|      -|     206|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     851|   1295|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+------------+---------+-------+-----+-----+
    |grp_get_result_fu_110  |get_result  |        0|      0|  645|  722|
    +-----------------------+------------+---------+-------+-----+-----+
    |Total                  |            |        0|      0|  645|  722|
    +-----------------------+------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |cr_m_cr_V_fu_203_p2               |     +    |      0|  0|   79|          72|          72|
    |i_1_fu_123_p2                     |     +    |      0|  0|   15|           7|           1|
    |op2_assign_fu_167_p2              |     +    |      0|  0|   15|           4|           6|
    |agg_result_V_assign_s_fu_157_p2   |     -    |      0|  0|   29|           1|          22|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|    8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|    8|           1|           1|
    |data_in_V_V_0_load_A              |    and   |      0|  0|    8|           1|           1|
    |data_in_V_V_0_load_B              |    and   |      0|  0|    8|           1|           1|
    |data_out_V_V_1_load_A             |    and   |      0|  0|    8|           1|           1|
    |data_out_V_V_1_load_B             |    and   |      0|  0|    8|           1|           1|
    |data_in_V_V_0_state_cmp_full      |   icmp   |      0|  0|    8|           2|           1|
    |data_out_V_V_1_state_cmp_full     |   icmp   |      0|  0|    8|           2|           1|
    |exitcond_fu_117_p2                |   icmp   |      0|  0|   11|           7|           6|
    |result_V_fu_180_p3                |  select  |      0|  0|   22|           1|          22|
    |r_V_1_fu_193_p2                   |    shl   |      0|  0|  187|          65|          65|
    |ap_enable_pp0                     |    xor   |      0|  0|    8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|    8|           2|           1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  438|         170|         205|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |CompleteRegister_m_c_reg_87  |   9|          2|   72|        144|
    |ap_NS_fsm                    |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |data_in_V_V_0_data_out       |   9|          2|   16|         32|
    |data_in_V_V_0_state          |  15|          3|    2|          6|
    |data_in_V_V_TDATA_blk_n      |   9|          2|    1|          2|
    |data_out_V_V_1_data_out      |   9|          2|   16|         32|
    |data_out_V_V_1_state         |  15|          3|    2|          6|
    |data_out_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |i_reg_99                     |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 135|         28|  120|        248|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |CompleteRegister_m_c_reg_87            |  72|   0|   72|          0|
    |agg_result_V_assign_s_reg_228          |  12|   0|   22|         10|
    |ap_CS_fsm                              |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_reg_grp_get_result_fu_110_ap_start  |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_reg_209      |   1|   0|    1|          0|
    |data_in_V_V_0_payload_A                |  16|   0|   16|          0|
    |data_in_V_V_0_payload_B                |  16|   0|   16|          0|
    |data_in_V_V_0_sel_rd                   |   1|   0|    1|          0|
    |data_in_V_V_0_sel_wr                   |   1|   0|    1|          0|
    |data_in_V_V_0_state                    |   2|   0|    2|          0|
    |data_out_V_V_1_payload_A               |  16|   0|   16|          0|
    |data_out_V_V_1_payload_B               |  16|   0|   16|          0|
    |data_out_V_V_1_sel_rd                  |   1|   0|    1|          0|
    |data_out_V_V_1_sel_wr                  |   1|   0|    1|          0|
    |data_out_V_V_1_state                   |   2|   0|    2|          0|
    |exitcond_reg_209                       |   1|   0|    1|          0|
    |i_reg_99                               |   7|   0|    7|          0|
    |op2_assign_reg_233                     |   6|   0|    6|          0|
    |r_V_cast_reg_223                       |  10|   0|   22|         12|
    |tmp_V_2_reg_218                        |  16|   0|   16|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 206|   0|  228|         22|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+--------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+---------------------+-----+-----+--------------+-------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_none | exact_dot_product | return value |
|ap_rst_n             |  in |    1| ap_ctrl_none | exact_dot_product | return value |
|data_in_V_V_TDATA    |  in |   16|     axis     |    data_in_V_V    |    pointer   |
|data_in_V_V_TVALID   |  in |    1|     axis     |    data_in_V_V    |    pointer   |
|data_in_V_V_TREADY   | out |    1|     axis     |    data_in_V_V    |    pointer   |
|data_out_V_V_TDATA   | out |   16|     axis     |    data_out_V_V   |    pointer   |
|data_out_V_V_TVALID  | out |    1|     axis     |    data_out_V_V   |    pointer   |
|data_out_V_V_TREADY  |  in |    1|     axis     |    data_out_V_V   |    pointer   |
+---------------------+-----+-----+--------------+-------------------+--------------+

