module counter(
    input clk,
    input reset,
    output reg [7:0] count1, count2, count3, count4
	 );

always @(posedge clk) begin
    if (reset) begin
        count <= 6'b0;
    end else 
	 
	 begin
        count1 <= count1 + 1;
		  count2 <= count2 + 2;
		  count3 <= count3 + 3;
		  count4 <= count4 + 4;
    end
end

endmodule