`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec  7 2020 23:27:05 KST (Dec  7 2020 14:27:05 UTC)

module st_weight_addr_gen_Add2i1u16_4_5(in1, out1);
  input [15:0] in1;
  output [15:0] out1;
  wire [15:0] in1;
  wire [15:0] out1;
  wire inc_add_21_2_n_0, inc_add_21_2_n_2, inc_add_21_2_n_4,
       inc_add_21_2_n_6, inc_add_21_2_n_7, inc_add_21_2_n_9,
       inc_add_21_2_n_12, inc_add_21_2_n_14;
  wire inc_add_21_2_n_15, inc_add_21_2_n_17, inc_add_21_2_n_20,
       inc_add_21_2_n_22, inc_add_21_2_n_24, inc_add_21_2_n_26;
  INVX1 g4(.A (in1[0]), .Y (out1[0]));
  XNOR2X1 inc_add_21_2_g147(.A (in1[15]), .B (inc_add_21_2_n_26), .Y
       (out1[15]));
  XNOR2X1 inc_add_21_2_g148(.A (in1[14]), .B (inc_add_21_2_n_24), .Y
       (out1[14]));
  NAND2BX1 inc_add_21_2_g149(.AN (inc_add_21_2_n_24), .B (in1[14]), .Y
       (inc_add_21_2_n_26));
  XNOR2X1 inc_add_21_2_g150(.A (in1[13]), .B (inc_add_21_2_n_22), .Y
       (out1[13]));
  NAND2BX1 inc_add_21_2_g151(.AN (inc_add_21_2_n_22), .B (in1[13]), .Y
       (inc_add_21_2_n_24));
  XNOR2X1 inc_add_21_2_g152(.A (in1[12]), .B (inc_add_21_2_n_20), .Y
       (out1[12]));
  NAND2BX1 inc_add_21_2_g153(.AN (inc_add_21_2_n_20), .B (in1[12]), .Y
       (inc_add_21_2_n_22));
  XNOR2X1 inc_add_21_2_g154(.A (in1[11]), .B (inc_add_21_2_n_17), .Y
       (out1[11]));
  NAND2BX1 inc_add_21_2_g155(.AN (inc_add_21_2_n_17), .B (in1[11]), .Y
       (inc_add_21_2_n_20));
  XNOR2X1 inc_add_21_2_g156(.A (in1[9]), .B (inc_add_21_2_n_15), .Y
       (out1[9]));
  XNOR2X1 inc_add_21_2_g157(.A (in1[10]), .B (inc_add_21_2_n_14), .Y
       (out1[10]));
  NAND2BX1 inc_add_21_2_g158(.AN (inc_add_21_2_n_14), .B (in1[10]), .Y
       (inc_add_21_2_n_17));
  XNOR2X1 inc_add_21_2_g159(.A (in1[8]), .B (inc_add_21_2_n_12), .Y
       (out1[8]));
  NAND2BX1 inc_add_21_2_g160(.AN (inc_add_21_2_n_12), .B (in1[8]), .Y
       (inc_add_21_2_n_15));
  NAND3BXL inc_add_21_2_g161(.AN (inc_add_21_2_n_12), .B (in1[9]), .C
       (in1[8]), .Y (inc_add_21_2_n_14));
  XNOR2X1 inc_add_21_2_g162(.A (in1[7]), .B (inc_add_21_2_n_9), .Y
       (out1[7]));
  NAND2BX1 inc_add_21_2_g163(.AN (inc_add_21_2_n_9), .B (in1[7]), .Y
       (inc_add_21_2_n_12));
  XNOR2X1 inc_add_21_2_g164(.A (in1[5]), .B (inc_add_21_2_n_7), .Y
       (out1[5]));
  XNOR2X1 inc_add_21_2_g165(.A (in1[6]), .B (inc_add_21_2_n_6), .Y
       (out1[6]));
  NAND2BX1 inc_add_21_2_g166(.AN (inc_add_21_2_n_6), .B (in1[6]), .Y
       (inc_add_21_2_n_9));
  XNOR2X1 inc_add_21_2_g167(.A (in1[4]), .B (inc_add_21_2_n_4), .Y
       (out1[4]));
  NAND2BX1 inc_add_21_2_g168(.AN (inc_add_21_2_n_4), .B (in1[4]), .Y
       (inc_add_21_2_n_7));
  NAND3BXL inc_add_21_2_g169(.AN (inc_add_21_2_n_4), .B (in1[5]), .C
       (in1[4]), .Y (inc_add_21_2_n_6));
  XNOR2X1 inc_add_21_2_g170(.A (in1[3]), .B (inc_add_21_2_n_2), .Y
       (out1[3]));
  NAND2BX1 inc_add_21_2_g171(.AN (inc_add_21_2_n_2), .B (in1[3]), .Y
       (inc_add_21_2_n_4));
  XNOR2X1 inc_add_21_2_g172(.A (in1[2]), .B (inc_add_21_2_n_0), .Y
       (out1[2]));
  NAND2BX1 inc_add_21_2_g173(.AN (inc_add_21_2_n_0), .B (in1[2]), .Y
       (inc_add_21_2_n_2));
  XOR2XL inc_add_21_2_g174(.A (in1[1]), .B (in1[0]), .Y (out1[1]));
  NAND2X1 inc_add_21_2_g175(.A (in1[1]), .B (in1[0]), .Y
       (inc_add_21_2_n_0));
endmodule


