[{"DBLP title": "Leveraging FPGA Runtime Reconfigurability to Implement Multi-Hash-Chain Proof-of-Work.", "DBLP authors": ["Tong Wu", "Oliver Diessel"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786081", "OA papers": [{"PaperId": "https://openalex.org/W4281932511", "PaperTitle": "Leveraging FPGA Runtime Reconfigurability to Implement Multi-Hash-Chain Proof-of-Work", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["Tong Wu", "Oliver Diessel"]}]}, {"DBLP title": "Resource Sharing in Dataflow Circuits.", "DBLP authors": ["Lana Josipovic", "Axel Marmet", "Andrea Guerrieri", "Paolo Ienne"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786084", "OA papers": [{"PaperId": "https://openalex.org/W4281608838", "PaperTitle": "Resource Sharing in Dataflow Circuits", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ETH Z&#x00FC;rich,Switzerland": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0}, "Authors": ["Lana Josipovic", "Axel Marmet", "Andrea L. Guerrieri", "Paolo Ienne"]}]}, {"DBLP title": "FAXID: FPGA-Accelerated XGBoost Inference for Data Centers using HLS.", "DBLP authors": ["Archit Gajjar", "Priyank Kashyap", "Aydin Aysu", "Paul D. Franzon", "Sumon Dey", "Chris Cheng"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786085", "OA papers": [{"PaperId": "https://openalex.org/W4281689464", "PaperTitle": "FAXID: FPGA-Accelerated XGBoost Inference for Data Centers using HLS", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"North Carolina State University": 4.0, "Hewlett Packard Enterprise (United States)": 2.0}, "Authors": ["Archit Gajjar", "Priyank Kashyap", "Aydin Aysu", "Paul D. Franzon", "Sumon Dey", "Chris Chao-Chun Cheng"]}]}, {"DBLP title": "Low-Latency Modular Exponentiation for FPGAs.", "DBLP authors": ["Martin Langhammer", "Sergey Gribok", "Bogdan Pasca"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786090", "OA papers": [{"PaperId": "https://openalex.org/W4281632802", "PaperTitle": "Low-Latency Modular Exponentiation for FPGAs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United Kingdom)": 1.0, "Intel (United States)": 1.0, "Intel Corporation,France": 1.0}, "Authors": ["Martin Langhammer", "Sergey Gribok", "Bogdan Pasca"]}]}, {"DBLP title": "Dynamic C-Slow Pipelining for HLS.", "DBLP authors": ["Jianyi Cheng", "John Wickerson", "George A. Constantinides"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786096", "OA papers": [{"PaperId": "https://openalex.org/W4281753488", "PaperTitle": "Dynamic C-Slow Pipelining for HLS", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Jianyi Cheng", "John Wickerson", "George A. Constantinides"]}]}, {"DBLP title": "An Evaluation of Using CCIX for Cache-Coherent Host-FPGA Interfacing.", "DBLP authors": ["Sajjad Tamimi", "Florian Stock", "Andreas Koch", "Arthur Bernhardt", "Ilia Petrov"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786103", "OA papers": [{"PaperId": "https://openalex.org/W4281663741", "PaperTitle": "An Evaluation of Using CCIX for Cache-Coherent Host-FPGA Interfacing", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Embedded Systems (United States)": 1.5, "Technical University of Darmstadt": 1.5, "Reutlingen University": 1.0, "Data Management (Italy)": 1.0}, "Authors": ["Sajjad Tamimi", "Florian Stock", "Andreas Koch", "Arthur Bernhardt", "Ilia Petrov"]}]}, {"DBLP title": "Reverse Engineering Neural Network Folding with Remote FPGA Power Analysis.", "DBLP authors": ["Vincent Meyers", "Dennis Gnad", "Mehdi B. Tahoori"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786107", "OA papers": [{"PaperId": "https://openalex.org/W4281664040", "PaperTitle": "Reverse Engineering Neural Network Folding with Remote FPGA Power Analysis", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Vincent Meyers", "Dennis R. E. Gnad", "Mehdi B. Tahoori"]}]}, {"DBLP title": "NNReArch: A Tensor Program Scheduling Framework Against Neural Network Architecture Reverse Engineering.", "DBLP authors": ["Yukui Luo", "Shijin Duan", "Cheng Gongye", "Yunsi Fei", "Xiaolin Xu"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786112", "OA papers": [{"PaperId": "https://openalex.org/W4226176886", "PaperTitle": "NNReArch: A Tensor Program Scheduling Framework Against Neural Network Architecture Reverse Engineering", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Yukui Luo", "Shijin Duan", "Cheng Gongye", "Yunsi Fei", "Xiaolin Xu"]}]}, {"DBLP title": "FPGA Accelerator for Homomorphic Encrypted Sparse Convolutional Neural Network Inference.", "DBLP authors": ["Yang Yang", "Sanmukh R. Kuppannagari", "Rajgopal Kannan", "Viktor K. Prasanna"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786115", "OA papers": [{"PaperId": "https://openalex.org/W4281732143", "PaperTitle": "FPGA Accelerator for Homomorphic Encrypted Sparse Convolutional Neural Network Inference", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southern California": 3.0, "DEVCOM Army Research Laboratory": 1.0}, "Authors": ["Yang Yang", "Sanmukh R. Kuppannagari", "Rajgopal Kannan", "Viktor K. Prasanna"]}]}, {"DBLP title": "A Cautionary Note on Protecting Xilinx' UltraScale(+) Bitstream Encryption and Authentication Engine.", "DBLP authors": ["Maik Ender", "Gregor Leander", "Amir Moradi", "Christof Paar"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786118", "OA papers": [{"PaperId": "https://openalex.org/W4281666926", "PaperTitle": "A Cautionary Note on Protecting Xilinx\u2019 UltraScale(+) Bitstream Encryption and Authentication Engine", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Max Planck Institute for Security and Privacy": 2.0, "Ruhr University Bochum": 1.0, "University of Cologne": 1.0}, "Authors": ["Maik Ender", "Gregor Leander", "Amir Moradi", "Christof Paar"]}]}, {"DBLP title": "Augmenting HLS with Zero-Overhead Application-Specific Address Mapping for Optane DCPMM.", "DBLP authors": ["Nicholas Beckwith", "Jialiang Zhang", "Jing Jane Li"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786121", "OA papers": [{"PaperId": "https://openalex.org/W4281913376", "PaperTitle": "Augmenting HLS with Zero-Overhead Application-Specific Address Mapping for Optane DCPMM", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Pennsylvania": 3.0}, "Authors": ["Nicholas Beckwith", "Jialiang Zhang", "Jing Li"]}]}, {"DBLP title": "IMpress: Large Integer Multiplication Expression Rewriting for FPGA HLS.", "DBLP authors": ["Ecenur Ustun", "Ismail San", "Jiaqi Yin", "Cunxi Yu", "Zhiru Zhang"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786123", "OA papers": [{"PaperId": "https://openalex.org/W4282032146", "PaperTitle": "IMpress: Large Integer Multiplication Expression Rewriting for FPGA HLS", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Cornell University": 2.0, "Eskisehir Technical University": 1.0, "University of Utah": 2.0}, "Authors": ["Ecenur Ustun", "Ismail San", "Jiaqi Yin", "Cunxi Yu", "Zhiru Zhang"]}]}, {"DBLP title": "High-Rate Machine Learning for Forecasting Time-Series Signals.", "DBLP authors": ["Atiyehsadat Panahi", "Ehsan Kabir", "Austin R. J. Downey", "David Andrews", "Miaoqing Huang", "Jason D. Bakos"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786127", "OA papers": [{"PaperId": "https://openalex.org/W4281651085", "PaperTitle": "High-Rate Machine Learning for Forecasting Time-Series Signals", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Arkansas at Fayetteville": 4.0, "University of South Carolina": 2.0}, "Authors": ["Atiyehsadat Panahi", "Ehsan Kabir", "Austin Downey", "David L. Andrews", "Miaoqing Huang", "Jason D. Bakos"]}]}, {"DBLP title": "Density-Aware Parallel Hyperdimensional Genome Sequence Matching.", "DBLP authors": ["Hanning Chen", "Mohsen Imani"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786145", "OA papers": [{"PaperId": "https://openalex.org/W4281983656", "PaperTitle": "Density-Aware Parallel Hyperdimensional Genome Sequence Matching", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Hanning Chen", "Mohsen Imani"]}]}, {"DBLP title": "Precise Fault Injection to Enable DFIA for Attacking AES in Remote FPGAs.", "DBLP authors": ["Xiang Li", "Russell Tessier", "Daniel E. Holcomb"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786154", "OA papers": [{"PaperId": "https://openalex.org/W4281642442", "PaperTitle": "Precise Fault Injection to Enable DFIA for Attacking AES in Remote FPGAs", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Massachusetts Amherst": 3.0}, "Authors": ["Xiang Li", "Russell Tessier", "Daniel Holcomb"]}]}, {"DBLP title": "A Dual-Mode Similarity Search Accelerator based on Embedding Compression for Online Cross-Modal Image-Text Retrieval.", "DBLP authors": ["Yeo-Reum Park", "Ji-Hoon Kim", "Jaeyoung Do", "Joo-Young Kim"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786159", "OA papers": [{"PaperId": "https://openalex.org/W4282046439", "PaperTitle": "A Dual-Mode Similarity Search Accelerator based on Embedding Compression for Online Cross-Modal Image-Text Retrieval", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0, "Amazon (United States)": 1.0}, "Authors": ["Yeo Jin Park", "Ji-Eun Kim", "Jaeyoung Do", "Joo Sung Kim"]}]}, {"DBLP title": "Software defined optical time-domain reflectometer.", "DBLP authors": ["Thomas Mauldin", "Zhenyu Xu", "Tao Wei"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786161", "OA papers": [{"PaperId": "https://openalex.org/W4281960500", "PaperTitle": "Software defined optical time-domain reflectometer", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Rhode Island": 3.0}, "Authors": ["Thomas Mauldin", "Zhenyu Xu", "Tao Wei"]}]}, {"DBLP title": "A Generator of Numerically-Tailored and High-Throughput Accelerators for Batched GEMMs.", "DBLP authors": ["Louis Ledoux", "Marc Casas"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786164", "OA papers": [{"PaperId": "https://openalex.org/W4281618649", "PaperTitle": "A Generator of Numerically-Tailored and High-Throughput Accelerators for Batched GEMMs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Barcelona Supercomputing Center": 1.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Louis Ledoux", "Marc Casas"]}]}, {"DBLP title": "Evaluating the impact of using multiple-metal layers on the layout area of switch blocks for tile-based FPGAs in FinFET 7nm.", "DBLP authors": ["Sajjad Rostami Sani", "Anas Razzaq", "Andy Gean Ye"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786176", "OA papers": [{"PaperId": "https://openalex.org/W4282036953", "PaperTitle": "Evaluating the impact of using multiple-metal layers on the layout area of switch blocks for tile-based FPGAs in FinFET 7nm", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Toronto Metropolitan University": 3.0}, "Authors": ["Sajjad Rostami-Sani", "Anas Razzaq", "Andy Ye"]}]}, {"DBLP title": "CoMeFa: Compute-in-Memory Blocks for FPGAs.", "DBLP authors": ["Aman Arora", "Tanmay Anand", "Aatman Borda", "Rishabh Sehgal", "Bagus Hanindhito", "Jaydeep Kulkarni", "Lizy K. John"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786179", "OA papers": [{"PaperId": "https://openalex.org/W4281636568", "PaperTitle": "CoMeFa: Compute-in-Memory Blocks for FPGAs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 7.0}, "Authors": ["Aman Arora", "Tanmay Anand", "Aatman Borda", "Rishabh Sehgal", "Bagus Hanindhito", "Jaydeep P. Kulkarni", "Lizy K. John"]}]}, {"DBLP title": "An FPGA Accelerator for Genome Variant Calling.", "DBLP authors": ["Tiancheng Xu", "Scott Rixner", "Alan L. Cox"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786183", "OA papers": [{"PaperId": "https://openalex.org/W4281644355", "PaperTitle": "An FPGA Accelerator for Genome Variant Calling", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Rice University": 3.0}, "Authors": ["Tiancheng Xu", "Scott Rixner", "Alan L. Cox"]}]}, {"DBLP title": "Characterization of Side Channels on FPGA-based Off-The-Shelf Boards against Automated Attacks.", "DBLP authors": ["Jens Trautmann", "J\u00fcrgen Teich", "Stefan Wildermann"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786190", "OA papers": [{"PaperId": "https://openalex.org/W4282038745", "PaperTitle": "Characterization of Side Channels on FPGA-based Off-The-Shelf Boards against Automated Attacks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["Jens Trautmann", "J\u00fcrgen Teich", "Stefan Wildermann"]}]}, {"DBLP title": "A High-Performance Hardware Architecture for ECC Point Multiplication over Curve25519.", "DBLP authors": ["Guiming Wu", "Qianwen He", "Jiali Jiang", "Zhenxiang Zhang", "Xin Long", "Yuan Zhao", "Yinchao Zou"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786192", "OA papers": [{"PaperId": "https://openalex.org/W4281625693", "PaperTitle": "A High-Performance Hardware Architecture for ECC Point Multiplication over Curve25519", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Alibaba Group (United States)": 5.0, "Antea Group (France)": 2.0}, "Authors": ["Guiming Wu", "Qianwen He", "Jiali Jiang", "Zhen-xiang Zhang", "Xin Long", "Yuan Zhao", "Yinchao Zou"]}]}, {"DBLP title": "Managing HBM Bandwidth on Multi-Die FPGAs with FPGA Overlay NoCs.", "DBLP authors": ["Srinirdheeshwar Kuttuva Prakash", "Hiren D. Patel", "Nachiket Kapre"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786203", "OA papers": [{"PaperId": "https://openalex.org/W4282050611", "PaperTitle": "Managing HBM Bandwidth on Multi-Die FPGAs with FPGA Overlay NoCs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Srinirdheeshwar Kuttuva Prakash", "Hiren D. Patel", "Nachiket Kapre"]}]}, {"DBLP title": "Resource Sharing for Verified High-Level Synthesis.", "DBLP authors": ["Michalis Pardalos", "Yann Herklotz", "John Wickerson"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786208", "OA papers": [{"PaperId": "https://openalex.org/W4281994867", "PaperTitle": "Resource Sharing for Verified High-Level Synthesis", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Michalis Pardalos", "Yann Herklotz", "John Wickerson"]}]}, {"DBLP title": "Fast Arbitrary Precision Floating Point on FPGA.", "DBLP authors": ["Johannes de Fine Licht", "Christopher A. Pattison", "Alexandros Nikolaos Ziogas", "David Simmons-Duffin", "Torsten Hoefler"], "year": 2022, "doi": "https://doi.org/10.1109/FCCM53951.2022.9786219", "OA papers": [{"PaperId": "https://openalex.org/W4281651336", "PaperTitle": "Fast Arbitrary Precision Floating Point on FPGA", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ETH Zurich": 3.0, "California Institute of Technology": 1.0, "Quantum Group (United States)": 0.5, "Burke Foundation": 0.5}, "Authors": ["Johannes de Fine Licht", "Christopher Pattison", "Alexandros Nikolaos Ziogas", "Simmons-Duffin, David", "Torsten Hoefler"]}]}]