Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 22 03:22:10 2025
| Host         : DESKTOP-LCS45AM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dino_top_timing_summary_routed.rpt -pb dino_top_timing_summary_routed.pb -rpx dino_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dino_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display_inst/clk_divider_reg[15]/Q (HIGH)

 There are 269 register/latch pins with no clock driven by root clock pin: pclk_gen/num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1347 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.785        0.000                      0                  307        0.062        0.000                      0                  307        4.500        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.785        0.000                      0                  307        0.062        0.000                      0                  307        4.500        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.242ns (29.782%)  route 2.928ns (70.218%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X38Y55         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     5.592 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/Q
                         net (fo=3, routed)           0.961     6.553    kbd_decoder/inst/Ps2Interface_i/counter[10]
    SLICE_X40Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.677 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.414     7.091    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.215 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.698     7.913    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.148     8.061 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.855     8.916    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.328     9.244 r  kbd_decoder/inst/Ps2Interface_i/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.244    kbd_decoder/inst/Ps2Interface_i/counter[11]_i_1_n_0
    SLICE_X40Y54         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.437    14.778    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X40Y54         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[11]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X40Y54         FDCE (Setup_fdce_C_D)        0.029    15.030    kbd_decoder/inst/Ps2Interface_i/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.236ns (29.681%)  route 2.928ns (70.319%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X38Y55         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     5.592 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/Q
                         net (fo=3, routed)           0.961     6.553    kbd_decoder/inst/Ps2Interface_i/counter[10]
    SLICE_X40Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.677 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.414     7.091    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.215 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.698     7.913    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.148     8.061 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.855     8.916    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.322     9.238 r  kbd_decoder/inst/Ps2Interface_i/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.238    kbd_decoder/inst/Ps2Interface_i/counter[8]_i_1_n_0
    SLICE_X40Y54         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.437    14.778    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X40Y54         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X40Y54         FDCE (Setup_fdce_C_D)        0.075    15.076    kbd_decoder/inst/Ps2Interface_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.242ns (31.114%)  route 2.750ns (68.886%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X38Y55         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     5.592 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/Q
                         net (fo=3, routed)           0.961     6.553    kbd_decoder/inst/Ps2Interface_i/counter[10]
    SLICE_X40Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.677 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.414     7.091    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.215 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.698     7.913    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.148     8.061 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.676     8.738    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.328     9.066 r  kbd_decoder/inst/Ps2Interface_i/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.066    kbd_decoder/inst/Ps2Interface_i/counter[6]_i_1_n_0
    SLICE_X40Y54         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.437    14.778    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X40Y54         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X40Y54         FDCE (Setup_fdce_C_D)        0.031    15.032    kbd_decoder/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.271ns (31.611%)  route 2.750ns (68.389%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X38Y55         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     5.592 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/Q
                         net (fo=3, routed)           0.961     6.553    kbd_decoder/inst/Ps2Interface_i/counter[10]
    SLICE_X40Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.677 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.414     7.091    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.215 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.698     7.913    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.148     8.061 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.676     8.738    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.357     9.095 r  kbd_decoder/inst/Ps2Interface_i/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.095    kbd_decoder/inst/Ps2Interface_i/counter[9]_i_1_n_0
    SLICE_X40Y54         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.437    14.778    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X40Y54         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[9]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X40Y54         FDCE (Setup_fdce_C_D)        0.075    15.076    kbd_decoder/inst/Ps2Interface_i/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.242ns (31.077%)  route 2.755ns (68.923%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X38Y55         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     5.592 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/Q
                         net (fo=3, routed)           0.961     6.553    kbd_decoder/inst/Ps2Interface_i/counter[10]
    SLICE_X40Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.677 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.414     7.091    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.215 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.698     7.913    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.148     8.061 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.681     8.742    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I3_O)        0.328     9.070 r  kbd_decoder/inst/Ps2Interface_i/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.070    kbd_decoder/inst/Ps2Interface_i/counter[4]_i_1_n_0
    SLICE_X38Y53         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.435    14.776    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X38Y53         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[4]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y53         FDCE (Setup_fdce_C_D)        0.079    15.093    kbd_decoder/inst/Ps2Interface_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 1.242ns (31.210%)  route 2.738ns (68.790%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X38Y55         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     5.592 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/Q
                         net (fo=3, routed)           0.961     6.553    kbd_decoder/inst/Ps2Interface_i/counter[10]
    SLICE_X40Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.677 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.414     7.091    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.215 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.698     7.913    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.148     8.061 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.664     8.725    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I3_O)        0.328     9.053 r  kbd_decoder/inst/Ps2Interface_i/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.053    kbd_decoder/inst/Ps2Interface_i/counter[3]_i_1_n_0
    SLICE_X38Y53         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.435    14.776    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X38Y53         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[3]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y53         FDCE (Setup_fdce_C_D)        0.079    15.093    kbd_decoder/inst/Ps2Interface_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.242ns (32.123%)  route 2.624ns (67.877%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X38Y55         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     5.592 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[10]/Q
                         net (fo=3, routed)           0.961     6.553    kbd_decoder/inst/Ps2Interface_i/counter[10]
    SLICE_X40Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.677 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.414     7.091    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.215 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.698     7.913    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.148     8.061 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.551     8.612    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.328     8.940 r  kbd_decoder/inst/Ps2Interface_i/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.940    kbd_decoder/inst/Ps2Interface_i/counter[0]_i_1_n_0
    SLICE_X40Y53         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.437    14.778    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X40Y53         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[0]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X40Y53         FDCE (Setup_fdce_C_D)        0.029    15.030    kbd_decoder/inst/Ps2Interface_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.854ns (25.510%)  route 2.494ns (74.490%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.554     5.075    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X37Y50         FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  kbd_decoder/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.842     6.373    kbd_decoder/inst/key_in[7]
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.497 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.430     6.927    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.051 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.703     7.754    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.150     7.904 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.519     8.423    kbd_decoder/key
    SLICE_X39Y49         FDCE                                         r  kbd_decoder/key_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.446    14.787    kbd_decoder/pb_in_delay_reg
    SLICE_X39Y49         FDCE                                         r  kbd_decoder/key_reg[0]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X39Y49         FDCE (Setup_fdce_C_CE)      -0.409    14.523    kbd_decoder/key_reg[0]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.854ns (25.510%)  route 2.494ns (74.490%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.554     5.075    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X37Y50         FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  kbd_decoder/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.842     6.373    kbd_decoder/inst/key_in[7]
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.497 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.430     6.927    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.051 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.703     7.754    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.150     7.904 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.519     8.423    kbd_decoder/key
    SLICE_X39Y49         FDCE                                         r  kbd_decoder/key_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.446    14.787    kbd_decoder/pb_in_delay_reg
    SLICE_X39Y49         FDCE                                         r  kbd_decoder/key_reg[1]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X39Y49         FDCE (Setup_fdce_C_CE)      -0.409    14.523    kbd_decoder/key_reg[1]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.854ns (25.510%)  route 2.494ns (74.490%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.554     5.075    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X37Y50         FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  kbd_decoder/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.842     6.373    kbd_decoder/inst/key_in[7]
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.497 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.430     6.927    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.051 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.703     7.754    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.150     7.904 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.519     8.423    kbd_decoder/key
    SLICE_X39Y49         FDCE                                         r  kbd_decoder/key_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.446    14.787    kbd_decoder/pb_in_delay_reg
    SLICE_X39Y49         FDCE                                         r  kbd_decoder/key_reg[2]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X39Y49         FDCE (Setup_fdce_C_CE)      -0.409    14.523    kbd_decoder/key_reg[2]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/key_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.379%)  route 0.258ns (64.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.562     1.445    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X37Y52         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[3]/Q
                         net (fo=4, routed)           0.258     1.844    kbd_decoder/inst/rx_data[3]
    SLICE_X37Y49         FDCE                                         r  kbd_decoder/inst/key_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.960    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X37Y49         FDCE                                         r  kbd_decoder/inst/key_in_reg[3]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X37Y49         FDCE (Hold_fdce_C_D)         0.066     1.782    kbd_decoder/inst/key_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/key_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.956%)  route 0.280ns (60.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.562     1.445    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X37Y50         FDCE                                         r  kbd_decoder/inst/key_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kbd_decoder/inst/key_in_reg[4]/Q
                         net (fo=2, routed)           0.280     1.866    kbd_decoder/inst/key_in[4]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.911 r  kbd_decoder/inst/key[4]_i_1/O
                         net (fo=1, routed)           0.000     1.911    kbd_decoder/key0_in[4]
    SLICE_X38Y49         FDCE                                         r  kbd_decoder/key_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.960    kbd_decoder/pb_in_delay_reg
    SLICE_X38Y49         FDCE                                         r  kbd_decoder/key_reg[4]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.121     1.837    kbd_decoder/key_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 kbd_decoder/been_break_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.764%)  route 0.291ns (58.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.562     1.445    kbd_decoder/pb_in_delay_reg
    SLICE_X38Y50         FDCE                                         r  kbd_decoder/been_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  kbd_decoder/been_break_reg/Q
                         net (fo=2, routed)           0.291     1.901    kbd_decoder/been_break_reg_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.946 r  kbd_decoder/key[8]_i_1/O
                         net (fo=1, routed)           0.000     1.946    kbd_decoder/key0_in[8]
    SLICE_X38Y49         FDCE                                         r  kbd_decoder/key_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.960    kbd_decoder/pb_in_delay_reg
    SLICE_X38Y49         FDCE                                         r  kbd_decoder/key_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.121     1.837    kbd_decoder/key_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 kbd_decoder/been_extend_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.212ns (41.180%)  route 0.303ns (58.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.562     1.445    kbd_decoder/pb_in_delay_reg
    SLICE_X38Y50         FDCE                                         r  kbd_decoder/been_extend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  kbd_decoder/been_extend_reg/Q
                         net (fo=2, routed)           0.303     1.912    kbd_decoder/been_extend_reg_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.048     1.960 r  kbd_decoder/key[9]_i_2/O
                         net (fo=1, routed)           0.000     1.960    kbd_decoder/key0_in[9]
    SLICE_X38Y49         FDCE                                         r  kbd_decoder/key_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.960    kbd_decoder/pb_in_delay_reg
    SLICE_X38Y49         FDCE                                         r  kbd_decoder/key_reg[9]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.131     1.847    kbd_decoder/key_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.560     1.443    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X39Y58         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.065     1.649    kbd_decoder/inst/Ps2Interface_i/clk_count[3]
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.694 r  kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.694    kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X38Y58         FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.828     1.956    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X38Y58         FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X38Y58         FDPE (Hold_fdpe_C_D)         0.121     1.577    kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/key_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.183ns (35.642%)  route 0.330ns (64.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.562     1.445    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X36Y50         FDCE                                         r  kbd_decoder/inst/key_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kbd_decoder/inst/key_in_reg[2]/Q
                         net (fo=2, routed)           0.330     1.917    kbd_decoder/inst/key_in[2]
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.042     1.959 r  kbd_decoder/inst/key[2]_i_1/O
                         net (fo=1, routed)           0.000     1.959    kbd_decoder/key0_in[2]
    SLICE_X39Y49         FDCE                                         r  kbd_decoder/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.960    kbd_decoder/pb_in_delay_reg
    SLICE_X39Y49         FDCE                                         r  kbd_decoder/key_reg[2]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X39Y49         FDCE (Hold_fdce_C_D)         0.107     1.823    kbd_decoder/key_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.444    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X39Y55         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           0.114     1.700    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[4]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.745 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_1/O
                         net (fo=1, routed)           0.000     1.745    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_1_n_0
    SLICE_X38Y55         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.829     1.957    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X38Y55         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X38Y55         FDCE (Hold_fdce_C_D)         0.121     1.578    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.444    B/clk1/out_clk_reg_1
    SLICE_X31Y54         FDRE                                         r  B/clk1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  B/clk1/cnt_reg[2]/Q
                         net (fo=9, routed)           0.121     1.707    B/clk1/cnt_reg[2]
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.752 r  B/clk1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.752    B/clk1/p_0_in__2[4]
    SLICE_X30Y54         FDRE                                         r  B/clk1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.829     1.957    B/clk1/out_clk_reg_1
    SLICE_X30Y54         FDRE                                         r  B/clk1/cnt_reg[4]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.120     1.577    B/clk1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 kbd_decoder/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.562     1.445    kbd_decoder/pb_in_delay_reg
    SLICE_X39Y50         FDPE                                         r  kbd_decoder/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  kbd_decoder/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.122     1.708    kbd_decoder/inst/Q[0]
    SLICE_X38Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.753 r  kbd_decoder/inst/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.753    kbd_decoder/state__1[1]
    SLICE_X38Y50         FDCE                                         r  kbd_decoder/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.830     1.958    kbd_decoder/pb_in_delay_reg
    SLICE_X38Y50         FDCE                                         r  kbd_decoder/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.120     1.578    kbd_decoder/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.560     1.443    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X32Y57         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.095     1.680    kbd_decoder/inst/Ps2Interface_i/data_count[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.725 r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.725    kbd_decoder/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X33Y57         FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.828     1.956    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X33Y57         FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X33Y57         FDPE (Hold_fdpe_C_D)         0.092     1.548    kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y54   B/clk1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y54   B/clk1/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y54   B/clk1/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y54   B/clk1/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y54   B/clk1/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y54   B/clk1/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y54   B/clk1/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y54   B/clk1/out_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71    B/u1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   db_duck/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   db_duck/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   db_duck/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   db_duck/shift_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   db_start/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   db_start/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   db_start/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   db_start/shift_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   db_start/shift_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   db_start/shift_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y54   B/clk1/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y54   B/clk1/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y54   B/clk1/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y54   B/clk1/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y54   B/clk1/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y54   B/clk1/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y54   B/clk1/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y54   B/clk1/out_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    B/u1/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    B/u1/count_reg[16]/C



