{"vcs1":{"timestamp_begin":1695069021.549577367, "rt":0.57, "ut":0.28, "st":0.21}}
{"vcselab":{"timestamp_begin":1695069022.186047728, "rt":0.60, "ut":0.44, "st":0.10}}
{"link":{"timestamp_begin":1695069022.828544529, "rt":0.52, "ut":0.26, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695069020.965747063}
{"VCS_COMP_START_TIME": 1695069020.965747063}
{"VCS_COMP_END_TIME": 1695069024.212607249}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob5.sv"}
{"vcs1": {"peak_mem": 336228}}
{"stitch_vcselab": {"peak_mem": 222568}}
