

================================================================
== Vitis HLS Report for 'decoder_bit'
================================================================
* Date:           Mon Dec  5 17:43:07 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_decoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.812 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |      556|      620|  11.120 us|  12.400 us|  522|  586|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                           |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                 |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |decoder_bit_Block_split148_proc3_U0        |decoder_bit_Block_split148_proc3        |      521|      585|  10.420 us|  11.700 us|  521|  585|       no|
        |decoder_bit_Loop_VITIS_LOOP_227_6_proc_U0  |decoder_bit_Loop_VITIS_LOOP_227_6_proc  |       34|       34|   0.680 us|   0.680 us|   34|   34|       no|
        |decoder_bit_Block_split223_proc_U0         |decoder_bit_Block_split223_proc         |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        +-------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      14|    -|
|FIFO             |        -|     -|     198|     134|    -|
|Instance         |        3|     -|    2601|    2066|    0|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     0|    2801|    2232|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                  Instance                 |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |decoder_bit_Block_split148_proc3_U0        |decoder_bit_Block_split148_proc3        |        3|   0|  2518|  1516|    0|
    |decoder_bit_Block_split223_proc_U0         |decoder_bit_Block_split223_proc         |        0|   0|     2|    20|    0|
    |decoder_bit_Loop_VITIS_LOOP_227_6_proc_U0  |decoder_bit_Loop_VITIS_LOOP_227_6_proc  |        0|   0|    81|   530|    0|
    +-------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                      |                                        |        3|   0|  2601|  2066|    0|
    +-------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory          |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_trellis_survivor_V_U  |decoder_bit_temp_trellis_survivor_V  |        1|  0|   0|    0|    64|   33|     1|         2112|
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                      |                                     |        1|  0|   0|    0|    64|   33|     1|         2112|
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------------------------+---------+----+----+-----+------+-----+---------+
    |               Name               | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------------+---------+----+----+-----+------+-----+---------+
    |best_branch_3_cast_loc_channel_U  |        0|  99|   0|    -|     2|    1|        2|
    |best_branch_loc_channel_U         |        0|  99|   0|    -|     2|   32|       64|
    +----------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                             |        0| 198|   0|    0|     4|   33|       66|
    +----------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_best_branch_loc_channel             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_temp_trellis_survivor_V             |       and|   0|  0|   2|           1|           1|
    |ap_idle                                             |       and|   0|  0|   2|           1|           1|
    |decoder_bit_Block_split148_proc3_U0_ap_continue     |       and|   0|  0|   2|           1|           1|
    |decoder_bit_Loop_VITIS_LOOP_227_6_proc_U0_ap_start  |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_best_branch_loc_channel       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_temp_trellis_survivor_V       |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                               |          |   0|  0|  14|           7|           7|
    +----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_best_branch_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_temp_trellis_survivor_V  |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  18|          4|    2|          4|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_best_branch_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_temp_trellis_survivor_V  |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              |  2|   0|    2|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|   decoder_bit|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|   decoder_bit|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|   decoder_bit|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|   decoder_bit|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|   decoder_bit|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|   decoder_bit|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|   decoder_bit|  return value|
|y0300_dout        |   in|    1|     ap_fifo|         y0300|       pointer|
|y0300_empty_n     |   in|    1|     ap_fifo|         y0300|       pointer|
|y0300_read        |  out|    1|     ap_fifo|         y0300|       pointer|
|y1301_dout        |   in|    1|     ap_fifo|         y1301|       pointer|
|y1301_empty_n     |   in|    1|     ap_fifo|         y1301|       pointer|
|y1301_read        |  out|    1|     ap_fifo|         y1301|       pointer|
|output302_din     |  out|    1|     ap_fifo|     output302|       pointer|
|output302_full_n  |   in|    1|     ap_fifo|     output302|       pointer|
|output302_write   |  out|    1|     ap_fifo|     output302|       pointer|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (1.23ns)   --->   "%temp_trellis_survivor_V = alloca i64 1"   --->   Operation 5 'alloca' 'temp_trellis_survivor_V' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%best_branch_loc_channel = call i32 @decoder_bit_Block_.split148_proc3, i33 %temp_trellis_survivor_V, i1 %y0300, i1 %y1301, i1 %t, i1 %trellis_table_0_0, i1 %trellis_table_0_1, i1 %trellis_table_1_0, i1 %trellis_table_1_1, i32 %trellis_metric, i32 %trellis_survivor_V_0, i32 %trellis_survivor_V_1, i32 %trellis_survivor_V_2, i32 %trellis_survivor_V_3, i32 %trellis_survivor_V_4, i32 %trellis_survivor_V_5, i32 %trellis_survivor_V_6, i32 %trellis_survivor_V_7, i32 %trellis_survivor_V_8, i32 %trellis_survivor_V_9, i32 %trellis_survivor_V_10, i32 %trellis_survivor_V_11, i32 %trellis_survivor_V_12, i32 %trellis_survivor_V_13, i32 %trellis_survivor_V_14, i32 %trellis_survivor_V_15, i32 %trellis_survivor_V_16, i32 %trellis_survivor_V_17, i32 %trellis_survivor_V_18, i32 %trellis_survivor_V_19, i32 %trellis_survivor_V_20, i32 %trellis_survivor_V_21, i32 %trellis_survivor_V_22, i32 %trellis_survivor_V_23, i32 %trellis_survivor_V_24, i32 %trellis_survivor_V_25, i32 %trellis_survivor_V_26, i32 %trellis_survivor_V_27, i32 %trellis_survivor_V_28, i32 %trellis_survivor_V_29, i32 %trellis_survivor_V_30, i32 %trellis_survivor_V_31, i32 %trellis_survivor_V_32, i32 %trellis_survivor_V_33, i32 %trellis_survivor_V_34, i32 %trellis_survivor_V_35, i32 %trellis_survivor_V_36, i32 %trellis_survivor_V_37, i32 %trellis_survivor_V_38, i32 %trellis_survivor_V_39, i32 %trellis_survivor_V_40, i32 %trellis_survivor_V_41, i32 %trellis_survivor_V_42, i32 %trellis_survivor_V_43, i32 %trellis_survivor_V_44, i32 %trellis_survivor_V_45, i32 %trellis_survivor_V_46, i32 %trellis_survivor_V_47, i32 %trellis_survivor_V_48, i32 %trellis_survivor_V_49, i32 %trellis_survivor_V_50, i32 %trellis_survivor_V_51, i32 %trellis_survivor_V_52, i32 %trellis_survivor_V_53, i32 %trellis_survivor_V_54, i32 %trellis_survivor_V_55, i32 %trellis_survivor_V_56, i32 %trellis_survivor_V_57, i32 %trellis_survivor_V_58, i32 %trellis_survivor_V_59, i32 %trellis_survivor_V_60, i32 %trellis_survivor_V_61, i32 %trellis_survivor_V_62, i32 %trellis_survivor_V_63"   --->   Operation 6 'call' 'best_branch_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%best_branch_loc_channel = call i32 @decoder_bit_Block_.split148_proc3, i33 %temp_trellis_survivor_V, i1 %y0300, i1 %y1301, i1 %t, i1 %trellis_table_0_0, i1 %trellis_table_0_1, i1 %trellis_table_1_0, i1 %trellis_table_1_1, i32 %trellis_metric, i32 %trellis_survivor_V_0, i32 %trellis_survivor_V_1, i32 %trellis_survivor_V_2, i32 %trellis_survivor_V_3, i32 %trellis_survivor_V_4, i32 %trellis_survivor_V_5, i32 %trellis_survivor_V_6, i32 %trellis_survivor_V_7, i32 %trellis_survivor_V_8, i32 %trellis_survivor_V_9, i32 %trellis_survivor_V_10, i32 %trellis_survivor_V_11, i32 %trellis_survivor_V_12, i32 %trellis_survivor_V_13, i32 %trellis_survivor_V_14, i32 %trellis_survivor_V_15, i32 %trellis_survivor_V_16, i32 %trellis_survivor_V_17, i32 %trellis_survivor_V_18, i32 %trellis_survivor_V_19, i32 %trellis_survivor_V_20, i32 %trellis_survivor_V_21, i32 %trellis_survivor_V_22, i32 %trellis_survivor_V_23, i32 %trellis_survivor_V_24, i32 %trellis_survivor_V_25, i32 %trellis_survivor_V_26, i32 %trellis_survivor_V_27, i32 %trellis_survivor_V_28, i32 %trellis_survivor_V_29, i32 %trellis_survivor_V_30, i32 %trellis_survivor_V_31, i32 %trellis_survivor_V_32, i32 %trellis_survivor_V_33, i32 %trellis_survivor_V_34, i32 %trellis_survivor_V_35, i32 %trellis_survivor_V_36, i32 %trellis_survivor_V_37, i32 %trellis_survivor_V_38, i32 %trellis_survivor_V_39, i32 %trellis_survivor_V_40, i32 %trellis_survivor_V_41, i32 %trellis_survivor_V_42, i32 %trellis_survivor_V_43, i32 %trellis_survivor_V_44, i32 %trellis_survivor_V_45, i32 %trellis_survivor_V_46, i32 %trellis_survivor_V_47, i32 %trellis_survivor_V_48, i32 %trellis_survivor_V_49, i32 %trellis_survivor_V_50, i32 %trellis_survivor_V_51, i32 %trellis_survivor_V_52, i32 %trellis_survivor_V_53, i32 %trellis_survivor_V_54, i32 %trellis_survivor_V_55, i32 %trellis_survivor_V_56, i32 %trellis_survivor_V_57, i32 %trellis_survivor_V_58, i32 %trellis_survivor_V_59, i32 %trellis_survivor_V_60, i32 %trellis_survivor_V_61, i32 %trellis_survivor_V_62, i32 %trellis_survivor_V_63"   --->   Operation 7 'call' 'best_branch_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 8 [2/2] (1.66ns)   --->   "%best_branch_3_cast_loc_channel = call i1 @decoder_bit_Loop_VITIS_LOOP_227_6_proc, i32 %best_branch_loc_channel, i33 %temp_trellis_survivor_V"   --->   Operation 8 'call' 'best_branch_3_cast_loc_channel' <Predicate = true> <Delay = 1.66> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_7"   --->   Operation 9 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %output302, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y1301, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y0300, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/2] (0.42ns)   --->   "%best_branch_3_cast_loc_channel = call i1 @decoder_bit_Loop_VITIS_LOOP_227_6_proc, i32 %best_branch_loc_channel, i33 %temp_trellis_survivor_V"   --->   Operation 13 'call' 'best_branch_3_cast_loc_channel' <Predicate = true> <Delay = 0.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 14 [1/1] (1.83ns)   --->   "%call_ln0 = call void @decoder_bit_Block_.split223_proc, i1 %best_branch_3_cast_loc_channel, i1 %output302"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln248 = ret" [ecc_decoder_src/src/decoder.cpp:248]   --->   Operation 15 'ret' 'ret_ln248' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y0300]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y1301]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output302]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ t]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_table_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ trellis_table_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ trellis_table_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ trellis_table_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ trellis_metric]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ trellis_survivor_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_48]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_49]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_50]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_51]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_52]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_53]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_54]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_55]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_56]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_57]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_58]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_59]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_60]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_61]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_62]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_63]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_trellis_survivor_V        (alloca              ) [ 00111]
best_branch_loc_channel        (call                ) [ 00011]
specdataflowpipeline_ln0       (specdataflowpipeline) [ 00000]
specinterface_ln0              (specinterface       ) [ 00000]
specinterface_ln0              (specinterface       ) [ 00000]
specinterface_ln0              (specinterface       ) [ 00000]
best_branch_3_cast_loc_channel (call                ) [ 00000]
call_ln0                       (call                ) [ 00000]
ret_ln248                      (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y0300">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y0300"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y1301">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1301"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output302">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output302"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="t">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trellis_table_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_table_0_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="trellis_table_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_table_0_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="trellis_table_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_table_1_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="trellis_table_1_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_table_1_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="trellis_metric">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_metric"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="trellis_survivor_V_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="trellis_survivor_V_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="trellis_survivor_V_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="trellis_survivor_V_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="trellis_survivor_V_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="trellis_survivor_V_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="trellis_survivor_V_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="trellis_survivor_V_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="trellis_survivor_V_8">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="trellis_survivor_V_9">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="trellis_survivor_V_10">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="trellis_survivor_V_11">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="trellis_survivor_V_12">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="trellis_survivor_V_13">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="trellis_survivor_V_14">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="trellis_survivor_V_15">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="trellis_survivor_V_16">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="trellis_survivor_V_17">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="trellis_survivor_V_18">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_18"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="trellis_survivor_V_19">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="trellis_survivor_V_20">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_20"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="trellis_survivor_V_21">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_21"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="trellis_survivor_V_22">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_22"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="trellis_survivor_V_23">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_23"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="trellis_survivor_V_24">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_24"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="trellis_survivor_V_25">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_25"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="trellis_survivor_V_26">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_26"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="trellis_survivor_V_27">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_27"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="trellis_survivor_V_28">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_28"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="trellis_survivor_V_29">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_29"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="trellis_survivor_V_30">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_30"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="trellis_survivor_V_31">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_31"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="trellis_survivor_V_32">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="trellis_survivor_V_33">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_33"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="trellis_survivor_V_34">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_34"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="trellis_survivor_V_35">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_35"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="trellis_survivor_V_36">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_36"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="trellis_survivor_V_37">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_37"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="trellis_survivor_V_38">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_38"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="trellis_survivor_V_39">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_39"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="trellis_survivor_V_40">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_40"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="trellis_survivor_V_41">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_41"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="trellis_survivor_V_42">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_42"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="trellis_survivor_V_43">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_43"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="trellis_survivor_V_44">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_44"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="trellis_survivor_V_45">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_45"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="trellis_survivor_V_46">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_46"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="trellis_survivor_V_47">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_47"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="trellis_survivor_V_48">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_48"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="trellis_survivor_V_49">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_49"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="trellis_survivor_V_50">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_50"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="trellis_survivor_V_51">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_51"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="trellis_survivor_V_52">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_52"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="trellis_survivor_V_53">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_53"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="trellis_survivor_V_54">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_54"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="trellis_survivor_V_55">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_55"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="trellis_survivor_V_56">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_56"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="trellis_survivor_V_57">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_57"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="trellis_survivor_V_58">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_58"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="trellis_survivor_V_59">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_59"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="trellis_survivor_V_60">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_60"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="trellis_survivor_V_61">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_61"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="trellis_survivor_V_62">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_62"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="trellis_survivor_V_63">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_63"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_bit_Block_.split148_proc3"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_bit_Loop_VITIS_LOOP_227_6_proc"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_bit_Block_.split223_proc"/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="temp_trellis_survivor_V_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_trellis_survivor_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_decoder_bit_Block_split148_proc3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="33" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="0" index="3" bw="1" slack="0"/>
<pin id="175" dir="0" index="4" bw="1" slack="0"/>
<pin id="176" dir="0" index="5" bw="1" slack="0"/>
<pin id="177" dir="0" index="6" bw="1" slack="0"/>
<pin id="178" dir="0" index="7" bw="1" slack="0"/>
<pin id="179" dir="0" index="8" bw="1" slack="0"/>
<pin id="180" dir="0" index="9" bw="32" slack="0"/>
<pin id="181" dir="0" index="10" bw="32" slack="0"/>
<pin id="182" dir="0" index="11" bw="32" slack="0"/>
<pin id="183" dir="0" index="12" bw="32" slack="0"/>
<pin id="184" dir="0" index="13" bw="32" slack="0"/>
<pin id="185" dir="0" index="14" bw="32" slack="0"/>
<pin id="186" dir="0" index="15" bw="32" slack="0"/>
<pin id="187" dir="0" index="16" bw="32" slack="0"/>
<pin id="188" dir="0" index="17" bw="32" slack="0"/>
<pin id="189" dir="0" index="18" bw="32" slack="0"/>
<pin id="190" dir="0" index="19" bw="32" slack="0"/>
<pin id="191" dir="0" index="20" bw="32" slack="0"/>
<pin id="192" dir="0" index="21" bw="32" slack="0"/>
<pin id="193" dir="0" index="22" bw="32" slack="0"/>
<pin id="194" dir="0" index="23" bw="32" slack="0"/>
<pin id="195" dir="0" index="24" bw="32" slack="0"/>
<pin id="196" dir="0" index="25" bw="32" slack="0"/>
<pin id="197" dir="0" index="26" bw="32" slack="0"/>
<pin id="198" dir="0" index="27" bw="32" slack="0"/>
<pin id="199" dir="0" index="28" bw="32" slack="0"/>
<pin id="200" dir="0" index="29" bw="32" slack="0"/>
<pin id="201" dir="0" index="30" bw="32" slack="0"/>
<pin id="202" dir="0" index="31" bw="32" slack="0"/>
<pin id="203" dir="0" index="32" bw="32" slack="0"/>
<pin id="204" dir="0" index="33" bw="32" slack="0"/>
<pin id="205" dir="0" index="34" bw="32" slack="0"/>
<pin id="206" dir="0" index="35" bw="32" slack="0"/>
<pin id="207" dir="0" index="36" bw="32" slack="0"/>
<pin id="208" dir="0" index="37" bw="32" slack="0"/>
<pin id="209" dir="0" index="38" bw="32" slack="0"/>
<pin id="210" dir="0" index="39" bw="32" slack="0"/>
<pin id="211" dir="0" index="40" bw="32" slack="0"/>
<pin id="212" dir="0" index="41" bw="32" slack="0"/>
<pin id="213" dir="0" index="42" bw="32" slack="0"/>
<pin id="214" dir="0" index="43" bw="32" slack="0"/>
<pin id="215" dir="0" index="44" bw="32" slack="0"/>
<pin id="216" dir="0" index="45" bw="32" slack="0"/>
<pin id="217" dir="0" index="46" bw="32" slack="0"/>
<pin id="218" dir="0" index="47" bw="32" slack="0"/>
<pin id="219" dir="0" index="48" bw="32" slack="0"/>
<pin id="220" dir="0" index="49" bw="32" slack="0"/>
<pin id="221" dir="0" index="50" bw="32" slack="0"/>
<pin id="222" dir="0" index="51" bw="32" slack="0"/>
<pin id="223" dir="0" index="52" bw="32" slack="0"/>
<pin id="224" dir="0" index="53" bw="32" slack="0"/>
<pin id="225" dir="0" index="54" bw="32" slack="0"/>
<pin id="226" dir="0" index="55" bw="32" slack="0"/>
<pin id="227" dir="0" index="56" bw="32" slack="0"/>
<pin id="228" dir="0" index="57" bw="32" slack="0"/>
<pin id="229" dir="0" index="58" bw="32" slack="0"/>
<pin id="230" dir="0" index="59" bw="32" slack="0"/>
<pin id="231" dir="0" index="60" bw="32" slack="0"/>
<pin id="232" dir="0" index="61" bw="32" slack="0"/>
<pin id="233" dir="0" index="62" bw="32" slack="0"/>
<pin id="234" dir="0" index="63" bw="32" slack="0"/>
<pin id="235" dir="0" index="64" bw="32" slack="0"/>
<pin id="236" dir="0" index="65" bw="32" slack="0"/>
<pin id="237" dir="0" index="66" bw="32" slack="0"/>
<pin id="238" dir="0" index="67" bw="32" slack="0"/>
<pin id="239" dir="0" index="68" bw="32" slack="0"/>
<pin id="240" dir="0" index="69" bw="32" slack="0"/>
<pin id="241" dir="0" index="70" bw="32" slack="0"/>
<pin id="242" dir="0" index="71" bw="32" slack="0"/>
<pin id="243" dir="0" index="72" bw="32" slack="0"/>
<pin id="244" dir="0" index="73" bw="32" slack="0"/>
<pin id="245" dir="1" index="74" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="best_branch_loc_channel/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_decoder_bit_Loop_VITIS_LOOP_227_6_proc_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="1"/>
<pin id="323" dir="0" index="2" bw="33" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="best_branch_3_cast_loc_channel/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="call_ln0_decoder_bit_Block_split223_proc_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="334" class="1005" name="best_branch_loc_channel_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="best_branch_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="146" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="246"><net_src comp="148" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="247"><net_src comp="166" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="249"><net_src comp="2" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="250"><net_src comp="6" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="170" pin=5"/></net>

<net id="252"><net_src comp="10" pin="0"/><net_sink comp="170" pin=6"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="170" pin=7"/></net>

<net id="254"><net_src comp="14" pin="0"/><net_sink comp="170" pin=8"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="170" pin=9"/></net>

<net id="256"><net_src comp="18" pin="0"/><net_sink comp="170" pin=10"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="170" pin=11"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="170" pin=12"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="170" pin=13"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="170" pin=14"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="170" pin=15"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="170" pin=16"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="170" pin=17"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="170" pin=18"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="170" pin=19"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="170" pin=20"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="170" pin=21"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="170" pin=22"/></net>

<net id="269"><net_src comp="44" pin="0"/><net_sink comp="170" pin=23"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="170" pin=24"/></net>

<net id="271"><net_src comp="48" pin="0"/><net_sink comp="170" pin=25"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="170" pin=26"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="170" pin=27"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="170" pin=28"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="170" pin=29"/></net>

<net id="276"><net_src comp="58" pin="0"/><net_sink comp="170" pin=30"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="170" pin=31"/></net>

<net id="278"><net_src comp="62" pin="0"/><net_sink comp="170" pin=32"/></net>

<net id="279"><net_src comp="64" pin="0"/><net_sink comp="170" pin=33"/></net>

<net id="280"><net_src comp="66" pin="0"/><net_sink comp="170" pin=34"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="170" pin=35"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="170" pin=36"/></net>

<net id="283"><net_src comp="72" pin="0"/><net_sink comp="170" pin=37"/></net>

<net id="284"><net_src comp="74" pin="0"/><net_sink comp="170" pin=38"/></net>

<net id="285"><net_src comp="76" pin="0"/><net_sink comp="170" pin=39"/></net>

<net id="286"><net_src comp="78" pin="0"/><net_sink comp="170" pin=40"/></net>

<net id="287"><net_src comp="80" pin="0"/><net_sink comp="170" pin=41"/></net>

<net id="288"><net_src comp="82" pin="0"/><net_sink comp="170" pin=42"/></net>

<net id="289"><net_src comp="84" pin="0"/><net_sink comp="170" pin=43"/></net>

<net id="290"><net_src comp="86" pin="0"/><net_sink comp="170" pin=44"/></net>

<net id="291"><net_src comp="88" pin="0"/><net_sink comp="170" pin=45"/></net>

<net id="292"><net_src comp="90" pin="0"/><net_sink comp="170" pin=46"/></net>

<net id="293"><net_src comp="92" pin="0"/><net_sink comp="170" pin=47"/></net>

<net id="294"><net_src comp="94" pin="0"/><net_sink comp="170" pin=48"/></net>

<net id="295"><net_src comp="96" pin="0"/><net_sink comp="170" pin=49"/></net>

<net id="296"><net_src comp="98" pin="0"/><net_sink comp="170" pin=50"/></net>

<net id="297"><net_src comp="100" pin="0"/><net_sink comp="170" pin=51"/></net>

<net id="298"><net_src comp="102" pin="0"/><net_sink comp="170" pin=52"/></net>

<net id="299"><net_src comp="104" pin="0"/><net_sink comp="170" pin=53"/></net>

<net id="300"><net_src comp="106" pin="0"/><net_sink comp="170" pin=54"/></net>

<net id="301"><net_src comp="108" pin="0"/><net_sink comp="170" pin=55"/></net>

<net id="302"><net_src comp="110" pin="0"/><net_sink comp="170" pin=56"/></net>

<net id="303"><net_src comp="112" pin="0"/><net_sink comp="170" pin=57"/></net>

<net id="304"><net_src comp="114" pin="0"/><net_sink comp="170" pin=58"/></net>

<net id="305"><net_src comp="116" pin="0"/><net_sink comp="170" pin=59"/></net>

<net id="306"><net_src comp="118" pin="0"/><net_sink comp="170" pin=60"/></net>

<net id="307"><net_src comp="120" pin="0"/><net_sink comp="170" pin=61"/></net>

<net id="308"><net_src comp="122" pin="0"/><net_sink comp="170" pin=62"/></net>

<net id="309"><net_src comp="124" pin="0"/><net_sink comp="170" pin=63"/></net>

<net id="310"><net_src comp="126" pin="0"/><net_sink comp="170" pin=64"/></net>

<net id="311"><net_src comp="128" pin="0"/><net_sink comp="170" pin=65"/></net>

<net id="312"><net_src comp="130" pin="0"/><net_sink comp="170" pin=66"/></net>

<net id="313"><net_src comp="132" pin="0"/><net_sink comp="170" pin=67"/></net>

<net id="314"><net_src comp="134" pin="0"/><net_sink comp="170" pin=68"/></net>

<net id="315"><net_src comp="136" pin="0"/><net_sink comp="170" pin=69"/></net>

<net id="316"><net_src comp="138" pin="0"/><net_sink comp="170" pin=70"/></net>

<net id="317"><net_src comp="140" pin="0"/><net_sink comp="170" pin=71"/></net>

<net id="318"><net_src comp="142" pin="0"/><net_sink comp="170" pin=72"/></net>

<net id="319"><net_src comp="144" pin="0"/><net_sink comp="170" pin=73"/></net>

<net id="325"><net_src comp="150" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="164" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="320" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="4" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="170" pin="74"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="320" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output302 | {4 }
	Port: t | {1 2 }
	Port: trellis_table_0_0 | {1 2 }
	Port: trellis_table_0_1 | {1 2 }
	Port: trellis_table_1_0 | {1 2 }
	Port: trellis_table_1_1 | {1 2 }
	Port: trellis_metric | {1 2 }
	Port: trellis_survivor_V_0 | {1 2 }
	Port: trellis_survivor_V_1 | {1 2 }
	Port: trellis_survivor_V_2 | {1 2 }
	Port: trellis_survivor_V_3 | {1 2 }
	Port: trellis_survivor_V_4 | {1 2 }
	Port: trellis_survivor_V_5 | {1 2 }
	Port: trellis_survivor_V_6 | {1 2 }
	Port: trellis_survivor_V_7 | {1 2 }
	Port: trellis_survivor_V_8 | {1 2 }
	Port: trellis_survivor_V_9 | {1 2 }
	Port: trellis_survivor_V_10 | {1 2 }
	Port: trellis_survivor_V_11 | {1 2 }
	Port: trellis_survivor_V_12 | {1 2 }
	Port: trellis_survivor_V_13 | {1 2 }
	Port: trellis_survivor_V_14 | {1 2 }
	Port: trellis_survivor_V_15 | {1 2 }
	Port: trellis_survivor_V_16 | {1 2 }
	Port: trellis_survivor_V_17 | {1 2 }
	Port: trellis_survivor_V_18 | {1 2 }
	Port: trellis_survivor_V_19 | {1 2 }
	Port: trellis_survivor_V_20 | {1 2 }
	Port: trellis_survivor_V_21 | {1 2 }
	Port: trellis_survivor_V_22 | {1 2 }
	Port: trellis_survivor_V_23 | {1 2 }
	Port: trellis_survivor_V_24 | {1 2 }
	Port: trellis_survivor_V_25 | {1 2 }
	Port: trellis_survivor_V_26 | {1 2 }
	Port: trellis_survivor_V_27 | {1 2 }
	Port: trellis_survivor_V_28 | {1 2 }
	Port: trellis_survivor_V_29 | {1 2 }
	Port: trellis_survivor_V_30 | {1 2 }
	Port: trellis_survivor_V_31 | {1 2 }
	Port: trellis_survivor_V_32 | {1 2 }
	Port: trellis_survivor_V_33 | {1 2 }
	Port: trellis_survivor_V_34 | {1 2 }
	Port: trellis_survivor_V_35 | {1 2 }
	Port: trellis_survivor_V_36 | {1 2 }
	Port: trellis_survivor_V_37 | {1 2 }
	Port: trellis_survivor_V_38 | {1 2 }
	Port: trellis_survivor_V_39 | {1 2 }
	Port: trellis_survivor_V_40 | {1 2 }
	Port: trellis_survivor_V_41 | {1 2 }
	Port: trellis_survivor_V_42 | {1 2 }
	Port: trellis_survivor_V_43 | {1 2 }
	Port: trellis_survivor_V_44 | {1 2 }
	Port: trellis_survivor_V_45 | {1 2 }
	Port: trellis_survivor_V_46 | {1 2 }
	Port: trellis_survivor_V_47 | {1 2 }
	Port: trellis_survivor_V_48 | {1 2 }
	Port: trellis_survivor_V_49 | {1 2 }
	Port: trellis_survivor_V_50 | {1 2 }
	Port: trellis_survivor_V_51 | {1 2 }
	Port: trellis_survivor_V_52 | {1 2 }
	Port: trellis_survivor_V_53 | {1 2 }
	Port: trellis_survivor_V_54 | {1 2 }
	Port: trellis_survivor_V_55 | {1 2 }
	Port: trellis_survivor_V_56 | {1 2 }
	Port: trellis_survivor_V_57 | {1 2 }
	Port: trellis_survivor_V_58 | {1 2 }
	Port: trellis_survivor_V_59 | {1 2 }
	Port: trellis_survivor_V_60 | {1 2 }
	Port: trellis_survivor_V_61 | {1 2 }
	Port: trellis_survivor_V_62 | {1 2 }
	Port: trellis_survivor_V_63 | {1 2 }
 - Input state : 
	Port: decoder_bit : y0300 | {1 2 }
	Port: decoder_bit : y1301 | {1 2 }
	Port: decoder_bit : t | {1 2 }
	Port: decoder_bit : trellis_table_0_0 | {1 2 }
	Port: decoder_bit : trellis_table_0_1 | {1 2 }
	Port: decoder_bit : trellis_table_1_0 | {1 2 }
	Port: decoder_bit : trellis_table_1_1 | {1 2 }
	Port: decoder_bit : trellis_metric | {1 2 }
	Port: decoder_bit : trellis_survivor_V_0 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_1 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_2 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_3 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_4 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_5 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_6 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_7 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_8 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_9 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_10 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_11 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_12 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_13 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_14 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_15 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_16 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_17 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_18 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_19 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_20 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_21 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_22 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_23 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_24 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_25 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_26 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_27 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_28 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_29 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_30 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_31 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_32 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_33 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_34 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_35 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_36 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_37 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_38 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_39 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_40 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_41 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_42 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_43 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_44 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_45 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_46 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_47 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_48 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_49 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_50 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_51 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_52 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_53 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_54 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_55 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_56 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_57 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_58 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_59 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_60 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_61 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_62 | {1 2 }
	Port: decoder_bit : trellis_survivor_V_63 | {1 2 }
  - Chain level:
	State 1
		best_branch_loc_channel : 1
	State 2
	State 3
	State 4
		call_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|
|          |    grp_decoder_bit_Block_split148_proc3_fu_170    |    1    |  6.748  |   707   |   817   |    0    |
|   call   | grp_decoder_bit_Loop_VITIS_LOOP_227_6_proc_fu_320 |    0    |  0.427  |    83   |   463   |    0    |
|          |  call_ln0_decoder_bit_Block_split223_proc_fu_326  |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                   |    1    |  7.175  |   790   |   1280  |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------+--------+--------+--------+--------+
|temp_trellis_survivor_V|    1   |    0   |    0   |    0   |
+-----------------------+--------+--------+--------+--------+
|         Total         |    1   |    0   |    0   |    0   |
+-----------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|best_branch_loc_channel_reg_334|   32   |
+-------------------------------+--------+
|             Total             |   32   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |    7   |   790  |  1280  |    0   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   32   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   822  |  1280  |    0   |
+-----------+--------+--------+--------+--------+--------+
