Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov  6 09:50:45 2021
| Host         : zqp-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7k325t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    45 |
|    Minimum number of control sets                        |    45 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   137 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    45 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             101 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             136 |           47 |
| Yes          | No                    | No                     |             593 |          149 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             217 |           58 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                                   Enable Signal                                                   |                                           Set/Reset Signal                                           | Slice Load Count | Bel Load Count |
+--------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/inst/vip_maskMerge_AXILiteS_s_axi_U/waddr                                                         |                                                                                                      |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/t_V_1_reg_252_reg[0][0]                 |                                                                                                      |                2 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/vip_maskMerge_AXILiteS_s_axi_U/ar_hs                                                         |                                                                                                      |                2 |              5 |
|  ap_clk      | bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/E[0]                                                                         | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SR[0]                      |                1 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/Mat2AXIvideo_U0/E[0]                                                                         | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SR[0]                      |                1 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/pop                                     | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SR[0]                      |                1 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_s_fifo_U/pop                                     | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SR[0]                      |                2 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/pop                                     | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SR[0]                      |                1 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/t_V_reg_2020                                | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/ap_CS_fsm_state3               |                2 |             10 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/ap_CS_fsm_state2                                                     |                                                                                                      |                3 |             11 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/AXI_video_strm_V_data_V_0_state_reg[0]_0[0] | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SR[0]                      |                4 |             11 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/AXI_video_strm_V_data_V_0_state_reg[0]_1[0] | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SR[0]                      |                4 |             11 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/E[0]                                        | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SR[0]                      |                4 |             11 |
|  ap_clk      | bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/sof_1_fu_880                                                                 | bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_2_reg_184                                                   |                4 |             11 |
|  ap_clk      | bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_CS_fsm_state9                                                             | bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                |                3 |             11 |
|  ap_clk      | bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                             |                                                                                                      |                3 |             11 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/ap_enable_reg_pp0_iter0_reg_0[0]        | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/ap_enable_reg_pp0_iter0_reg[0] |                4 |             11 |
|  ap_clk      | bd_0_i/hls_inst/inst/Mat2AXIvideo_U0/t_V_1_reg_1480                                                               | bd_0_i/hls_inst/inst/Mat2AXIvideo_U0/t_V_1_reg_148                                                   |                4 |             11 |
|  ap_clk      | bd_0_i/hls_inst/inst/Mat2AXIvideo_U0/i_V_reg_2250                                                                 |                                                                                                      |                3 |             11 |
|  ap_clk      | bd_0_i/hls_inst/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                             | bd_0_i/hls_inst/inst/Mat2AXIvideo_U0/t_V_reg_137                                                     |                2 |             11 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/ap_NS_fsm1                                  |                                                                                                      |                4 |             15 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/ap_enable_reg_pp0_iter0_reg_0[0]            |                                                                                                      |                5 |             21 |
|  ap_clk      | bd_0_i/hls_inst/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_A                                             |                                                                                                      |                7 |             24 |
|  ap_clk      | bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_A                                             |                                                                                                      |                9 |             24 |
|  ap_clk      | bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_condition_545                                                             |                                                                                                      |                7 |             24 |
|  ap_clk      | bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/tmp_2_reg_3940                                                               |                                                                                                      |                6 |             24 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_s_fifo_U/imag0_0_data_stream_1_read              |                                                                                                      |                5 |             24 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/AXI_video_strm_V_data_V_0_load_A            |                                                                                                      |                3 |             24 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/AXI_video_strm_V_data_V_0_load_B            |                                                                                                      |                6 |             24 |
|  ap_clk      | bd_0_i/hls_inst/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_B                                             |                                                                                                      |                5 |             24 |
|  ap_clk      | bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_B                                             |                                                                                                      |                7 |             24 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/src_axi0_V_data_V_0_load_B                                           |                                                                                                      |                6 |             24 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/src_axi0_V_data_V_0_load_A                                           |                                                                                                      |                5 |             24 |
|  ap_clk      | bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/axi_data_V_1_reg_173[23]_i_1_n_0                                             |                                                                                                      |                4 |             25 |
|  ap_clk      | bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_sel2                                               |                                                                                                      |                5 |             25 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/AXI_video_strm_V_data_V_0_sel2              |                                                                                                      |                9 |             25 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/p_Val2_s_fu_98[23]_i_1_n_0                  |                                                                                                      |               10 |             25 |
|  ap_clk      | bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                 |                                                                                                      |                5 |             25 |
|  ap_clk      | bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/eol_2_reg_256                                                                |                                                                                                      |                8 |             26 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/ap_CS_fsm_state8                                                     | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/k_0_reg_240                                             |                7 |             26 |
|  ap_clk      | bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/AXIvideo2Mat_U0_img_data_stream_2_V_write                                    |                                                                                                      |               10 |             48 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/shiftReg_ce                             |                                                                                                      |                9 |             48 |
|  ap_clk      | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/imag0_0_data_stream_2_write                 | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SR[0]                      |               14 |             57 |
|  ap_clk      |                                                                                                                   |                                                                                                      |               39 |            101 |
|  ap_clk      |                                                                                                                   | bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SR[0]                      |               47 |            136 |
+--------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+


