Vivado Simulator 2015.4
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/clk_wiz_0_clk_wiz.vhd" Line 116
Stopped at time : 0 fs : File "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Vga_control.vhd" Line 206
Stopped at time : 0 fs : File "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Vga_control.vhd" Line 205
Stopped at time : 0 fs : File "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Vga_control.vhd" Line 204
Stopped at time : 0 fs : File "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Vga_control.vhd" Line 203
Stopped at time : 0 fs : File "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Vga_control.vhd" Line 202
Stopped at time : 0 fs : File "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Vga_control.vhd" Line 191
Stopped at time : 0 fs : File "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Vga_control.vhd" Line 187
Stopped at time : 0 fs : File "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Vga_control.vhd" Line 186
Stopped at time : 0 fs : File "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Vga_control.vhd" Line 185
Stopped at time : 0 fs : File "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Vga_control.vhd" Line 183
Stopped at time : 0 fs : File "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Vga_control.vhd" Line 182
Stopped at time : 0 fs : File "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Vga_control.vhd" Line 177
Stopped at time : 0 fs : File "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Vga_control.vhd" Line 173
