lib_name: bag2_analog
cell_name: res_trim_series
pins: [ "A", "Z", "BULK", "CTRL", "CTRLb", "VDD", "VSS" ]
instances:
  XR:
    lib_name: bag2_analog
    cell_name: res_multistrip
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "mid<0>"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "Z"
        num_bits: 1
      BULK:
        direction: inputOutput
        net_name: "BULK"
        num_bits: 1
  XRBASE:
    lib_name: bag2_analog
    cell_name: res_multistrip
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "A"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "mid<0>"
        num_bits: 1
      BULK:
        direction: inputOutput
        net_name: "BULK"
        num_bits: 1
  PIN6:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  XSW:
    lib_name: bag2_analog
    cell_name: switch
    instpins:
      BN:
        direction: input
        net_name: "VSS"
        num_bits: 1
      CTRLb:
        direction: input
        net_name: "CTRL"
        num_bits: 1
      CTRL:
        direction: input
        net_name: "CTRLb"
        num_bits: 1
      BP:
        direction: input
        net_name: "VDD"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "Z"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "mid<0>"
        num_bits: 1
