$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tester $end
   $var wire 4 # a [3:0] $end
   $var wire 4 $ b [3:0] $end
   $var wire 4 % z [3:0] $end
   $scope module b0 $end
    $var wire 1 & a $end
    $var wire 1 ' b $end
    $var wire 1 ( z $end
   $upscope $end
   $scope module b1 $end
    $var wire 1 ) a $end
    $var wire 1 * b $end
    $var wire 1 + z $end
   $upscope $end
   $scope module b2 $end
    $var wire 1 , a $end
    $var wire 1 - b $end
    $var wire 1 . z $end
   $upscope $end
   $scope module b3 $end
    $var wire 1 / a $end
    $var wire 1 0 b $end
    $var wire 1 1 z $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0100 #
b0001 $
b0101 %
0&
1'
1(
0)
0*
0+
1,
0-
1.
0/
00
01
