/afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/MAC.v {1 {vlog -work work -vopt -stats=none /afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/MAC.v
Model Technology ModelSim SE vlog 2019.1 Compiler 2019.01 Jan  1 2019
-- Compiling module MAC

Top level modules:
	MAC

} {} {}} /afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/MHA_test.v {1 {vlog -work work -vopt -stats=none /afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/MHA_test.v
Model Technology ModelSim SE vlog 2019.1 Compiler 2019.01 Jan  1 2019
-- Compiling module test_MHA

Top level modules:
	test_MHA

} {} {}} /afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/PE_Inst.v {1 {vlog -work work -vopt -stats=none /afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/PE_Inst.v
Model Technology ModelSim SE vlog 2019.1 Compiler 2019.01 Jan  1 2019
-- Compiling module PE_Inst
-- Compiling module MAC_Row

Top level modules:
	PE_Inst

} {} {}} /afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/staging_mem.v {1 {vlog -work work -vopt -stats=none /afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/staging_mem.v
Model Technology ModelSim SE vlog 2019.1 Compiler 2019.01 Jan  1 2019
-- Compiling module Staging_Mem
-- Compiling module Staging_Mem_PE
-- Compiling module Staging_Input
-- Compiling module Staging_Mem_Col

Top level modules:
	Staging_Mem
	Staging_Input

} {} {}} /afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/SRAM.v {1 {vlog -work work -vopt -stats=none /afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/SRAM.v
Model Technology ModelSim SE vlog 2019.1 Compiler 2019.01 Jan  1 2019
-- Compiling module sram
-- Compiling module sram_multp_addr

Top level modules:
	sram
	sram_multp_addr

} {} {}} /afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/MHA_FSM.v {1 {vlog -work work -vopt -stats=none /afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/MHA_FSM.v
Model Technology ModelSim SE vlog 2019.1 Compiler 2019.01 Jan  1 2019
-- Compiling module MHA_fsm

Top level modules:
	MHA_fsm

} {} {}} /afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/adder.v {1 {vlog -work work -vopt -stats=none /afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/adder.v
Model Technology ModelSim SE vlog 2019.1 Compiler 2019.01 Jan  1 2019
-- Compiling module adder

Top level modules:
	adder

} {} {}} /afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/accumulator.v {1 {vlog -work work -vopt -stats=none /afs/asu.edu/users/p/b/i/pbist/asap7_rundir_3/Project/Verilog/accumulator.v
Model Technology ModelSim SE vlog 2019.1 Compiler 2019.01 Jan  1 2019
-- Compiling module Accumulator

Top level modules:
	Accumulator

} {} {}}
