

================================================================
== Vivado HLS Report for 'subconv_3x3_8_stride'
================================================================
* Date:           Thu Dec 13 17:50:22 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  176065|  176065|  176065|  176065|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  176064|  176064|      1834|          -|          -|    96|    no    |
        | + Loop 1.1              |    1832|    1832|       458|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |     456|     456|       114|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |     105|     105|        35|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      33|      33|        11|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	17  / (exitcond1)
	6  / (!exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	6  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_24 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:765
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_1, %.loopexit.loopexit ]

ST_2: exitcond4 (8)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:765
.loopexit:1  %exitcond4 = icmp eq i7 %co, -32

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_1 (10)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:765
.loopexit:3  %co_1 = add i7 %co, 1

ST_2: StgValue_29 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:765
.loopexit:4  br i1 %exitcond4, label %4, label %.preheader7.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader7.preheader:0  %tmp = zext i7 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:765
.preheader7.preheader:1  %tmp_cast = zext i7 %co to i10

ST_2: tmp_1 (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:765
.preheader7.preheader:2  %tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl3_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:765
.preheader7.preheader:3  %p_shl3_cast = zext i10 %tmp_1 to i11

ST_2: tmp_3 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:765
.preheader7.preheader:4  %tmp_3 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl4_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader7.preheader:5  %p_shl4_cast = zext i8 %tmp_3 to i11

ST_2: tmp_4 (19)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader7.preheader:6  %tmp_4 = add i11 %p_shl4_cast, %p_shl3_cast

ST_2: tmp_6 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:765
.preheader7.preheader:7  %tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

ST_2: p_shl2_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader7.preheader:8  %p_shl2_cast = zext i9 %tmp_6 to i10

ST_2: tmp_8 (22)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader7.preheader:9  %tmp_8 = sub i10 %p_shl2_cast, %tmp_cast

ST_2: tmp_15_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader7.preheader:10  %tmp_15_cast = sext i10 %tmp_8 to i11

ST_2: tmp_9 (24)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:775
.preheader7.preheader:11  %tmp_9 = sub i11 %p_shl3_cast, %p_shl4_cast

ST_2: tmp_18_cast (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:775
.preheader7.preheader:12  %tmp_18_cast = sext i11 %tmp_9 to i12

ST_2: bias_addr (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:774
.preheader7.preheader:13  %bias_addr = getelementptr [96 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_44 (27)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:766
.preheader7.preheader:14  br label %.preheader7

ST_2: StgValue_45 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:780
:0  ret void


 <State 3>: 4.66ns
ST_3: h (29)  [1/1] 0.00ns
.preheader7:0  %h = phi i3 [ %h_1, %3 ], [ 1, %.preheader7.preheader ]

ST_3: exitcond3 (30)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:766
.preheader7:1  %exitcond3 = icmp eq i3 %h, -3

ST_3: empty_12 (31)  [1/1] 0.00ns
.preheader7:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_49 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:766
.preheader7:3  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader

ST_3: tmp_2 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader6.preheader:0  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h, i1 false)

ST_3: tmp_3_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:775
.preheader6.preheader:1  %tmp_3_cast = zext i3 %h to i12

ST_3: tmp_11 (36)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:775
.preheader6.preheader:2  %tmp_11 = add i12 %tmp_18_cast, %tmp_3_cast

ST_3: tmp_12 (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:775
.preheader6.preheader:3  %tmp_12 = trunc i12 %tmp_11 to i10

ST_3: p_shl5_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:775
.preheader6.preheader:4  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_12, i3 0)

ST_3: p_shl6_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:775
.preheader6.preheader:5  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_11, i1 false)

ST_3: tmp_13 (40)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:775
.preheader6.preheader:6  %tmp_13 = sub i13 %p_shl5_cast, %p_shl6_cast

ST_3: StgValue_57 (41)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:767
.preheader6.preheader:7  br label %.preheader6

ST_3: StgValue_58 (113)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 2.26ns
ST_4: w (43)  [1/1] 0.00ns
.preheader6:0  %w = phi i3 [ %w_1, %2 ], [ 1, %.preheader6.preheader ]

ST_4: exitcond2 (44)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:767
.preheader6:1  %exitcond2 = icmp eq i3 %w, -3

ST_4: empty_13 (45)  [1/1] 0.00ns
.preheader6:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_62 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:767
.preheader6:3  br i1 %exitcond2, label %3, label %.preheader5.preheader

ST_4: tmp_5 (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader5.preheader:0  %tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w, i1 false)

ST_4: StgValue_64 (49)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:769
.preheader5.preheader:1  br label %.preheader5

ST_4: h_1 (110)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:766
:0  %h_1 = add i3 %h, 1

ST_4: StgValue_66 (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:766
:1  br label %.preheader7


 <State 5>: 7.02ns
ST_5: sum (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader5:0  %sum = phi float [ 0.000000e+00, %.preheader5.preheader ], [ %sum_1, %.preheader5.loopexit ]

ST_5: m (52)  [1/1] 0.00ns
.preheader5:1  %m = phi i2 [ 0, %.preheader5.preheader ], [ %m_1, %.preheader5.loopexit ]

ST_5: exitcond1 (53)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:769
.preheader5:2  %exitcond1 = icmp eq i2 %m, -1

ST_5: empty_14 (54)  [1/1] 0.00ns
.preheader5:3  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_1 (55)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:769
.preheader5:4  %m_1 = add i2 %m, 1

ST_5: StgValue_72 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:769
.preheader5:5  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_5: tmp_8_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader.preheader:0  %tmp_8_cast = zext i2 %m to i11

ST_5: tmp_15 (59)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader.preheader:1  %tmp_15 = add i11 %tmp_15_cast, %tmp_8_cast

ST_5: tmp_16 (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771 (grouped into LUT with out node tmp_17)
.preheader.preheader:2  %tmp_16 = shl i11 %tmp_15, 2

ST_5: tmp_17 (61)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:771 (out node of the LUT)
.preheader.preheader:3  %tmp_17 = sub i11 %tmp_16, %tmp_15

ST_5: tmp1 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771 (grouped into LUT with out node tmp_s)
.preheader.preheader:4  %tmp1 = xor i2 %m, -2

ST_5: tmp1_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771 (grouped into LUT with out node tmp_s)
.preheader.preheader:5  %tmp1_cast = sext i2 %tmp1 to i4

ST_5: tmp_s (64)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:771 (out node of the LUT)
.preheader.preheader:6  %tmp_s = add i4 %tmp_2, %tmp1_cast

ST_5: tmp_1_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader.preheader:7  %tmp_1_cast = zext i4 %tmp_s to i11

ST_5: tmp_18 (66)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader.preheader:8  %tmp_18 = add i11 %tmp_4, %tmp_1_cast

ST_5: tmp_19 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader.preheader:9  %tmp_19 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_18, i3 0)

ST_5: p_shl7_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader.preheader:10  %p_shl7_cast = zext i14 %tmp_19 to i15

ST_5: tmp_20 (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader.preheader:11  %tmp_20 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_18, i1 false)

ST_5: p_shl8_cast (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader.preheader:12  %p_shl8_cast = zext i12 %tmp_20 to i15

ST_5: tmp_21 (71)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:771
.preheader.preheader:13  %tmp_21 = add i15 %p_shl8_cast, %p_shl7_cast

ST_5: StgValue_87 (72)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:770
.preheader.preheader:14  br label %.preheader

ST_5: bias_load (100)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:774
:0  %bias_load = load float* %bias_addr, align 4

ST_5: tmp_6_cast (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:775
:2  %tmp_6_cast = zext i3 %w to i13

ST_5: tmp_14 (103)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:775
:3  %tmp_14 = add i13 %tmp_13, %tmp_6_cast

ST_5: w_1 (107)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:767
:7  %w_1 = add i3 %w, 1


 <State 6>: 7.96ns
ST_6: sum_1 (74)  [1/1] 0.00ns
.preheader:0  %sum_1 = phi float [ %sum_2, %1 ], [ %sum, %.preheader.preheader ]

ST_6: n (75)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_1, %1 ], [ 0, %.preheader.preheader ]

ST_6: exitcond (76)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:770
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_6: empty_15 (77)  [1/1] 0.00ns
.preheader:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_1 (78)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:770
.preheader:4  %n_1 = add i2 %n, 1

ST_6: StgValue_97 (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:770
.preheader:5  br i1 %exitcond, label %.preheader5.loopexit, label %1

ST_6: tmp_4_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
:0  %tmp_4_cast = zext i2 %n to i11

ST_6: tmp_22 (82)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:771
:1  %tmp_22 = add i11 %tmp_17, %tmp_4_cast

ST_6: tmp_31_cast (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
:2  %tmp_31_cast = zext i11 %tmp_22 to i64

ST_6: weight_addr (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
:3  %weight_addr = getelementptr [864 x float]* %weight, i64 0, i64 %tmp_31_cast

ST_6: weight_load (85)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:771
:4  %weight_load = load float* %weight_addr, align 4

ST_6: tmp2 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771 (grouped into LUT with out node tmp_7)
:5  %tmp2 = xor i2 %n, -2

ST_6: tmp2_cast (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771 (grouped into LUT with out node tmp_7)
:6  %tmp2_cast = sext i2 %tmp2 to i4

ST_6: tmp_7 (88)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:771 (out node of the LUT)
:7  %tmp_7 = add i4 %tmp_5, %tmp2_cast

ST_6: tmp_9_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
:8  %tmp_9_cast = zext i4 %tmp_7 to i15

ST_6: tmp_23 (90)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:771
:9  %tmp_23 = add i15 %tmp_21, %tmp_9_cast

ST_6: tmp_32_cast (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
:10  %tmp_32_cast = zext i15 %tmp_23 to i64

ST_6: input_addr (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:771
:11  %input_addr = getelementptr [9600 x float]* %input_r, i64 0, i64 %tmp_32_cast

ST_6: input_load (93)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:771
:12  %input_load = load float* %input_addr, align 4

ST_6: StgValue_111 (98)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 7>: 3.25ns
ST_7: weight_load (85)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:771
:4  %weight_load = load float* %weight_addr, align 4

ST_7: input_load (93)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:771
:12  %input_load = load float* %input_addr, align 4


 <State 8>: 5.70ns
ST_8: tmp_10 (94)  [4/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:771
:13  %tmp_10 = fmul float %weight_load, %input_load


 <State 9>: 5.70ns
ST_9: tmp_10 (94)  [3/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:771
:13  %tmp_10 = fmul float %weight_load, %input_load


 <State 10>: 5.70ns
ST_10: tmp_10 (94)  [2/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:771
:13  %tmp_10 = fmul float %weight_load, %input_load


 <State 11>: 5.70ns
ST_11: tmp_10 (94)  [1/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:771
:13  %tmp_10 = fmul float %weight_load, %input_load


 <State 12>: 7.26ns
ST_12: sum_2 (95)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:771
:14  %sum_2 = fadd float %sum_1, %tmp_10


 <State 13>: 7.26ns
ST_13: sum_2 (95)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:771
:14  %sum_2 = fadd float %sum_1, %tmp_10


 <State 14>: 7.26ns
ST_14: sum_2 (95)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:771
:14  %sum_2 = fadd float %sum_1, %tmp_10


 <State 15>: 7.26ns
ST_15: sum_2 (95)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:771
:14  %sum_2 = fadd float %sum_1, %tmp_10


 <State 16>: 7.26ns
ST_16: sum_2 (95)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:771
:14  %sum_2 = fadd float %sum_1, %tmp_10

ST_16: StgValue_123 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:770
:15  br label %.preheader


 <State 17>: 3.25ns
ST_17: bias_load (100)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:774
:0  %bias_load = load float* %bias_addr, align 4


 <State 18>: 7.26ns
ST_18: result (101)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:774
:1  %result = fadd float %sum, %bias_load


 <State 19>: 7.26ns
ST_19: result (101)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:774
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (101)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:774
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (101)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:774
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (101)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:774
:1  %result = fadd float %sum, %bias_load


 <State 23>: 3.25ns
ST_23: tmp_23_cast (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:775
:4  %tmp_23_cast = zext i13 %tmp_14 to i64

ST_23: output_addr (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:775
:5  %output_addr = getelementptr [3456 x float]* %output_r, i64 0, i64 %tmp_23_cast

ST_23: StgValue_132 (106)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:775
:6  store float %result, float* %output_addr, align 4

ST_23: StgValue_133 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:767
:8  br label %.preheader6



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24  (br               ) [ 011111111111111111111111]
co           (phi              ) [ 001000000000000000000000]
exitcond4    (icmp             ) [ 001111111111111111111111]
empty        (speclooptripcount) [ 000000000000000000000000]
co_1         (add              ) [ 011111111111111111111111]
StgValue_29  (br               ) [ 000000000000000000000000]
tmp          (zext             ) [ 000000000000000000000000]
tmp_cast     (zext             ) [ 000000000000000000000000]
tmp_1        (bitconcatenate   ) [ 000000000000000000000000]
p_shl3_cast  (zext             ) [ 000000000000000000000000]
tmp_3        (bitconcatenate   ) [ 000000000000000000000000]
p_shl4_cast  (zext             ) [ 000000000000000000000000]
tmp_4        (add              ) [ 000111111111111111111111]
tmp_6        (bitconcatenate   ) [ 000000000000000000000000]
p_shl2_cast  (zext             ) [ 000000000000000000000000]
tmp_8        (sub              ) [ 000000000000000000000000]
tmp_15_cast  (sext             ) [ 000111111111111111111111]
tmp_9        (sub              ) [ 000000000000000000000000]
tmp_18_cast  (sext             ) [ 000111111111111111111111]
bias_addr    (getelementptr    ) [ 000111111111111111111111]
StgValue_44  (br               ) [ 001111111111111111111111]
StgValue_45  (ret              ) [ 000000000000000000000000]
h            (phi              ) [ 000111111111111111111111]
exitcond3    (icmp             ) [ 001111111111111111111111]
empty_12     (speclooptripcount) [ 000000000000000000000000]
StgValue_49  (br               ) [ 000000000000000000000000]
tmp_2        (bitconcatenate   ) [ 000011111111111111111111]
tmp_3_cast   (zext             ) [ 000000000000000000000000]
tmp_11       (add              ) [ 000000000000000000000000]
tmp_12       (trunc            ) [ 000000000000000000000000]
p_shl5_cast  (bitconcatenate   ) [ 000000000000000000000000]
p_shl6_cast  (bitconcatenate   ) [ 000000000000000000000000]
tmp_13       (sub              ) [ 000011111111111111111111]
StgValue_57  (br               ) [ 001111111111111111111111]
StgValue_58  (br               ) [ 011111111111111111111111]
w            (phi              ) [ 000011111111111110000000]
exitcond2    (icmp             ) [ 001111111111111111111111]
empty_13     (speclooptripcount) [ 000000000000000000000000]
StgValue_62  (br               ) [ 000000000000000000000000]
tmp_5        (bitconcatenate   ) [ 000001111111111110000000]
StgValue_64  (br               ) [ 001111111111111111111111]
h_1          (add              ) [ 001111111111111111111111]
StgValue_66  (br               ) [ 001111111111111111111111]
sum          (phi              ) [ 000001111111111111111110]
m            (phi              ) [ 000001000000000000000000]
exitcond1    (icmp             ) [ 001111111111111111111111]
empty_14     (speclooptripcount) [ 000000000000000000000000]
m_1          (add              ) [ 001111111111111111111111]
StgValue_72  (br               ) [ 000000000000000000000000]
tmp_8_cast   (zext             ) [ 000000000000000000000000]
tmp_15       (add              ) [ 000000000000000000000000]
tmp_16       (shl              ) [ 000000000000000000000000]
tmp_17       (sub              ) [ 000000111111111110000000]
tmp1         (xor              ) [ 000000000000000000000000]
tmp1_cast    (sext             ) [ 000000000000000000000000]
tmp_s        (add              ) [ 000000000000000000000000]
tmp_1_cast   (zext             ) [ 000000000000000000000000]
tmp_18       (add              ) [ 000000000000000000000000]
tmp_19       (bitconcatenate   ) [ 000000000000000000000000]
p_shl7_cast  (zext             ) [ 000000000000000000000000]
tmp_20       (bitconcatenate   ) [ 000000000000000000000000]
p_shl8_cast  (zext             ) [ 000000000000000000000000]
tmp_21       (add              ) [ 000000111111111110000000]
StgValue_87  (br               ) [ 001111111111111111111111]
tmp_6_cast   (zext             ) [ 000000000000000000000000]
tmp_14       (add              ) [ 000000000000000001111111]
w_1          (add              ) [ 001110000000000001111111]
sum_1        (phi              ) [ 001111111111111111111111]
n            (phi              ) [ 000000100000000000000000]
exitcond     (icmp             ) [ 001111111111111111111111]
empty_15     (speclooptripcount) [ 000000000000000000000000]
n_1          (add              ) [ 001111111111111111111111]
StgValue_97  (br               ) [ 000000000000000000000000]
tmp_4_cast   (zext             ) [ 000000000000000000000000]
tmp_22       (add              ) [ 000000000000000000000000]
tmp_31_cast  (zext             ) [ 000000000000000000000000]
weight_addr  (getelementptr    ) [ 000000010000000000000000]
tmp2         (xor              ) [ 000000000000000000000000]
tmp2_cast    (sext             ) [ 000000000000000000000000]
tmp_7        (add              ) [ 000000000000000000000000]
tmp_9_cast   (zext             ) [ 000000000000000000000000]
tmp_23       (add              ) [ 000000000000000000000000]
tmp_32_cast  (zext             ) [ 000000000000000000000000]
input_addr   (getelementptr    ) [ 000000010000000000000000]
StgValue_111 (br               ) [ 001111111111111111111111]
weight_load  (load             ) [ 000000001111000000000000]
input_load   (load             ) [ 000000001111000000000000]
tmp_10       (fmul             ) [ 000000000000111110000000]
sum_2        (fadd             ) [ 001111111111111111111111]
StgValue_123 (br               ) [ 001111111111111111111111]
bias_load    (load             ) [ 000000000000000000111110]
result       (fadd             ) [ 000000000000000000000001]
tmp_23_cast  (zext             ) [ 000000000000000000000000]
output_addr  (getelementptr    ) [ 000000000000000000000000]
StgValue_132 (store            ) [ 000000000000000000000000]
StgValue_133 (br               ) [ 001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="bias_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="7" slack="0"/>
<pin id="64" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="7" slack="3"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="weight_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="11" slack="0"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/6 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/6 "/>
</bind>
</comp>

<comp id="83" class="1004" name="input_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="15" slack="0"/>
<pin id="87" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="95" class="1004" name="output_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="13" slack="0"/>
<pin id="99" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/23 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_132_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/23 "/>
</bind>
</comp>

<comp id="107" class="1005" name="co_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="1"/>
<pin id="109" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="co_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="7" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="h_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="1"/>
<pin id="120" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="h_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="w_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="1"/>
<pin id="132" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="w_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="142" class="1005" name="sum_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="sum_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="154" class="1005" name="m_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="1"/>
<pin id="156" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="m_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="2" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="165" class="1005" name="sum_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="sum_1_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="32" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/6 "/>
</bind>
</comp>

<comp id="177" class="1005" name="n_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="1"/>
<pin id="179" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="n_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="2"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/12 result/18 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="exitcond4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="co_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="0" index="1" bw="7" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_shl3_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="7" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_shl4_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_4_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="10" slack="0"/>
<pin id="246" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_6_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_shl2_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_8_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="0" index="1" bw="7" slack="0"/>
<pin id="264" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_15_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_9_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_18_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_cast/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="exitcond3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="3" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_3_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_11_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="1"/>
<pin id="301" dir="0" index="1" bw="3" slack="0"/>
<pin id="302" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_12_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_shl5_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="13" slack="0"/>
<pin id="310" dir="0" index="1" bw="10" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_shl6_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="0"/>
<pin id="318" dir="0" index="1" bw="12" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_13_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="13" slack="0"/>
<pin id="326" dir="0" index="1" bw="13" slack="0"/>
<pin id="327" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="exitcond2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="0" index="1" bw="3" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_5_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="h_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="1"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="exitcond1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="m_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_8_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_15_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="3"/>
<pin id="368" dir="0" index="1" bw="2" slack="0"/>
<pin id="369" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_16_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="0" index="1" bw="3" slack="0"/>
<pin id="374" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_17_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="0"/>
<pin id="379" dir="0" index="1" bw="11" slack="0"/>
<pin id="380" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="2" slack="0"/>
<pin id="386" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp1_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_s_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="2"/>
<pin id="395" dir="0" index="1" bw="2" slack="0"/>
<pin id="396" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_1_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_18_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="3"/>
<pin id="404" dir="0" index="1" bw="4" slack="0"/>
<pin id="405" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_19_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="14" slack="0"/>
<pin id="409" dir="0" index="1" bw="11" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_shl7_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="14" slack="0"/>
<pin id="417" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_20_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="0"/>
<pin id="421" dir="0" index="1" bw="11" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_shl8_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="12" slack="0"/>
<pin id="429" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_21_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="12" slack="0"/>
<pin id="433" dir="0" index="1" bw="14" slack="0"/>
<pin id="434" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_6_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="1"/>
<pin id="439" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_14_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="13" slack="2"/>
<pin id="443" dir="0" index="1" bw="3" slack="0"/>
<pin id="444" dir="1" index="2" bw="13" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="w_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="1"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_1/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="exitcond_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="n_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_4_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="0"/>
<pin id="466" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_22_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="11" slack="1"/>
<pin id="470" dir="0" index="1" bw="2" slack="0"/>
<pin id="471" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_31_cast_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="11" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_cast/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp2_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_7_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="2"/>
<pin id="490" dir="0" index="1" bw="2" slack="0"/>
<pin id="491" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_9_cast_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_23_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="15" slack="1"/>
<pin id="499" dir="0" index="1" bw="4" slack="0"/>
<pin id="500" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_32_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="15" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_23_cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="13" slack="7"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/23 "/>
</bind>
</comp>

<comp id="514" class="1005" name="co_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="0"/>
<pin id="516" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_4_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="3"/>
<pin id="521" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp_15_cast_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="3"/>
<pin id="526" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_18_cast_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="12" slack="1"/>
<pin id="531" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_cast "/>
</bind>
</comp>

<comp id="534" class="1005" name="bias_addr_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="3"/>
<pin id="536" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_2_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="2"/>
<pin id="544" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="547" class="1005" name="tmp_13_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="13" slack="2"/>
<pin id="549" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_5_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="2"/>
<pin id="557" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="560" class="1005" name="h_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="1"/>
<pin id="562" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="568" class="1005" name="m_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="0"/>
<pin id="570" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp_17_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="11" slack="1"/>
<pin id="575" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp_21_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="15" slack="1"/>
<pin id="580" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="583" class="1005" name="tmp_14_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="13" slack="7"/>
<pin id="585" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="588" class="1005" name="w_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="1"/>
<pin id="590" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="n_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="2" slack="0"/>
<pin id="598" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="weight_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="10" slack="1"/>
<pin id="603" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="input_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="14" slack="1"/>
<pin id="608" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="611" class="1005" name="weight_load_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="616" class="1005" name="input_load_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_10_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="626" class="1005" name="sum_2_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="631" class="1005" name="bias_load_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="636" class="1005" name="result_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="165" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="175"><net_src comp="142" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="165" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="142" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="202"><net_src comp="111" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="111" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="111" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="218"><net_src comp="111" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="111" pin="4"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="111" pin="4"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="227" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="111" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="249" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="215" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="227" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="239" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="122" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="34" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="38" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="122" pin="4"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="24" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="122" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="20" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="299" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="24" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="308" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="316" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="134" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="134" pin="4"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="24" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="118" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="158" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="158" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="50" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="158" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="52" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="366" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="158" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="56" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="20" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="58" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="402" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="24" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="419" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="415" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="130" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="130" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="32" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="181" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="46" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="181" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="50" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="181" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="468" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="482"><net_src comp="181" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="54" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="510"><net_src comp="507" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="517"><net_src comp="204" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="522"><net_src comp="243" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="527"><net_src comp="267" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="532"><net_src comp="277" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="537"><net_src comp="60" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="545"><net_src comp="287" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="550"><net_src comp="324" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="558"><net_src comp="336" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="563"><net_src comp="344" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="571"><net_src comp="356" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="576"><net_src comp="377" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="581"><net_src comp="431" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="586"><net_src comp="441" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="591"><net_src comp="446" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="599"><net_src comp="458" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="604"><net_src comp="71" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="609"><net_src comp="83" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="614"><net_src comp="78" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="619"><net_src comp="90" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="624"><net_src comp="194" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="629"><net_src comp="188" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="634"><net_src comp="67" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="639"><net_src comp="188" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="102" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {23 }
 - Input state : 
	Port: subconv_3x3_8_stride : input_r | {6 7 }
	Port: subconv_3x3_8_stride : weight | {6 7 }
	Port: subconv_3x3_8_stride : bias | {5 17 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		co_1 : 1
		StgValue_29 : 2
		tmp : 1
		tmp_cast : 1
		tmp_1 : 1
		p_shl3_cast : 2
		tmp_3 : 1
		p_shl4_cast : 2
		tmp_4 : 3
		tmp_6 : 1
		p_shl2_cast : 2
		tmp_8 : 3
		tmp_15_cast : 4
		tmp_9 : 3
		tmp_18_cast : 4
		bias_addr : 2
	State 3
		exitcond3 : 1
		StgValue_49 : 2
		tmp_2 : 1
		tmp_3_cast : 1
		tmp_11 : 2
		tmp_12 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		tmp_13 : 5
	State 4
		exitcond2 : 1
		StgValue_62 : 2
		tmp_5 : 1
	State 5
		exitcond1 : 1
		m_1 : 1
		StgValue_72 : 2
		tmp_8_cast : 1
		tmp_15 : 2
		tmp_16 : 3
		tmp_17 : 3
		tmp1 : 1
		tmp1_cast : 1
		tmp_s : 2
		tmp_1_cast : 3
		tmp_18 : 4
		tmp_19 : 5
		p_shl7_cast : 6
		tmp_20 : 5
		p_shl8_cast : 6
		tmp_21 : 7
		tmp_14 : 1
	State 6
		exitcond : 1
		n_1 : 1
		StgValue_97 : 2
		tmp_4_cast : 1
		tmp_22 : 2
		tmp_31_cast : 3
		weight_addr : 4
		weight_load : 5
		tmp2 : 1
		tmp2_cast : 1
		tmp_7 : 2
		tmp_9_cast : 3
		tmp_23 : 4
		tmp_32_cast : 5
		input_addr : 6
		input_load : 7
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		output_addr : 1
		StgValue_132 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     co_1_fu_204    |    0    |    26   |    12   |
|          |    tmp_4_fu_243    |    0    |    35   |    15   |
|          |    tmp_11_fu_299   |    0    |    38   |    16   |
|          |     h_1_fu_344     |    0    |    14   |    9    |
|          |     m_1_fu_356     |    0    |    11   |    8    |
|          |    tmp_15_fu_366   |    0    |    35   |    15   |
|          |    tmp_s_fu_393    |    0    |    17   |    9    |
|    add   |    tmp_18_fu_402   |    0    |    38   |    16   |
|          |    tmp_21_fu_431   |    0    |    47   |    19   |
|          |    tmp_14_fu_441   |    0    |    44   |    18   |
|          |     w_1_fu_446     |    0    |    14   |    9    |
|          |     n_1_fu_458     |    0    |    11   |    8    |
|          |    tmp_22_fu_468   |    0    |    38   |    16   |
|          |    tmp_7_fu_488    |    0    |    17   |    9    |
|          |    tmp_23_fu_497   |    0    |    50   |    20   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_188     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_194     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_8_fu_261    |    0    |    32   |    14   |
|    sub   |    tmp_9_fu_271    |    0    |    35   |    15   |
|          |    tmp_13_fu_324   |    0    |    44   |    18   |
|          |    tmp_17_fu_377   |    0    |    38   |    16   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond4_fu_198  |    0    |    0    |    4    |
|          |  exitcond3_fu_281  |    0    |    0    |    1    |
|   icmp   |  exitcond2_fu_330  |    0    |    0    |    1    |
|          |  exitcond1_fu_350  |    0    |    0    |    1    |
|          |   exitcond_fu_452  |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|    xor   |     tmp1_fu_383    |    0    |    0    |    2    |
|          |     tmp2_fu_478    |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_210     |    0    |    0    |    0    |
|          |   tmp_cast_fu_215  |    0    |    0    |    0    |
|          | p_shl3_cast_fu_227 |    0    |    0    |    0    |
|          | p_shl4_cast_fu_239 |    0    |    0    |    0    |
|          | p_shl2_cast_fu_257 |    0    |    0    |    0    |
|          |  tmp_3_cast_fu_295 |    0    |    0    |    0    |
|          |  tmp_8_cast_fu_362 |    0    |    0    |    0    |
|   zext   |  tmp_1_cast_fu_398 |    0    |    0    |    0    |
|          | p_shl7_cast_fu_415 |    0    |    0    |    0    |
|          | p_shl8_cast_fu_427 |    0    |    0    |    0    |
|          |  tmp_6_cast_fu_437 |    0    |    0    |    0    |
|          |  tmp_4_cast_fu_464 |    0    |    0    |    0    |
|          | tmp_31_cast_fu_473 |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_493 |    0    |    0    |    0    |
|          | tmp_32_cast_fu_502 |    0    |    0    |    0    |
|          | tmp_23_cast_fu_507 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_1_fu_219    |    0    |    0    |    0    |
|          |    tmp_3_fu_231    |    0    |    0    |    0    |
|          |    tmp_6_fu_249    |    0    |    0    |    0    |
|          |    tmp_2_fu_287    |    0    |    0    |    0    |
|bitconcatenate| p_shl5_cast_fu_308 |    0    |    0    |    0    |
|          | p_shl6_cast_fu_316 |    0    |    0    |    0    |
|          |    tmp_5_fu_336    |    0    |    0    |    0    |
|          |    tmp_19_fu_407   |    0    |    0    |    0    |
|          |    tmp_20_fu_419   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | tmp_15_cast_fu_267 |    0    |    0    |    0    |
|   sext   | tmp_18_cast_fu_277 |    0    |    0    |    0    |
|          |  tmp1_cast_fu_389  |    0    |    0    |    0    |
|          |  tmp2_cast_fu_484  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    tmp_12_fu_304   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    shl   |    tmp_16_fu_371   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   932   |   985   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| bias_addr_reg_534 |    7   |
| bias_load_reg_631 |   32   |
|    co_1_reg_514   |    7   |
|     co_reg_107    |    7   |
|    h_1_reg_560    |    3   |
|     h_reg_118     |    3   |
| input_addr_reg_606|   14   |
| input_load_reg_616|   32   |
|    m_1_reg_568    |    2   |
|     m_reg_154     |    2   |
|    n_1_reg_596    |    2   |
|     n_reg_177     |    2   |
|   result_reg_636  |   32   |
|   sum_1_reg_165   |   32   |
|   sum_2_reg_626   |   32   |
|    sum_reg_142    |   32   |
|   tmp_10_reg_621  |   32   |
|   tmp_13_reg_547  |   13   |
|   tmp_14_reg_583  |   13   |
|tmp_15_cast_reg_524|   11   |
|   tmp_17_reg_573  |   11   |
|tmp_18_cast_reg_529|   12   |
|   tmp_21_reg_578  |   15   |
|   tmp_2_reg_542   |    4   |
|   tmp_4_reg_519   |   11   |
|   tmp_5_reg_555   |    4   |
|    w_1_reg_588    |    3   |
|     w_reg_130     |    3   |
|weight_addr_reg_601|   10   |
|weight_load_reg_611|   32   |
+-------------------+--------+
|       Total       |   415  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_90 |  p0  |   2  |  14  |   28   ||    9    |
|     h_reg_118    |  p0  |   2  |   3  |    6   ||    9    |
|     w_reg_130    |  p0  |   2  |   3  |    6   ||    9    |
|    sum_reg_142   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_188    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_188    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   252  ||  11.116 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   932  |   985  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |   415  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   11   |  1347  |  1048  |
+-----------+--------+--------+--------+--------+
