`timescale  100 ps / 10 ps
module Decoder4_16Bus(D, A, E);
    

   output reg[15:0] D;

   input  [3:0] A;
   input  E;
  
      always @ (A or E)
      begin
         if(!E)
           D <= 16'b0000_0000_0000_0000;
        else
        begin
           case(A)
             4'b0000 :  D <= 16'b0000_0000_0000_0001;
             4'b0001 :  D <= 16'b0000_0000_0000_0010;
             4'b0010 :  D <= 16'b0000_0000_0000_0100;
             4'b0011 :  D <= 16'b0000_0000_0000_1000;
             4'b0100 :  D <= 16'b0000_0000_0001_0000;
             4'b0101 :  D <= 16'b0000_0000_0010_0000;
             4'b0110 :  D <= 16'b0000_0000_0100_0000;
             4'b0111 :  D <= 16'b0000_0000_1000_0000;
             4'b1000 :  D <= 16'b0000_0001_0000_0000;
             4'b1001 :  D <= 16'b0000_0010_0000_0000;
             4'b1010 :  D <= 16'b0000_0100_0000_0000;
             4'b1011 :  D <= 16'b0000_1000_0000_0000;
             4'b1100 :  D <= 16'b0001_0000_0000_0000;
             4'b1101 :  D <= 16'b0010_0000_0000_0000;
             4'b1110 :  D <= 16'b0100_0000_0000_0000;
             4'b1111 :  D <= 16'b1000_0000_0000_0000;
          endcase
        end
     end 

endmodule
