// Seed: 3811466332
module module_0;
  generate
    supply1 id_3;
  endgenerate
  assign id_3 = 1;
  wire id_4;
  wire id_5;
  supply0 id_6 = 'b0, id_7;
  assign id_2 = 1;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
macromodule module_1 (
    input tri1 id_0
    , id_3,
    output supply1 id_1
);
  module_0 modCall_1 ();
  assign modCall_1.type_19 = 0;
  id_5(
      (1), {id_1#(1 / 1, 1), id_1}, 1, id_0
  );
endmodule
