

================================================================
== Vivado HLS Report for 'read_data'
================================================================
* Date:           Tue Jul 14 13:29:08 2020

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ALG
* Solution:       solution22
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     13|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        -|      -|      74|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      74|     88|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |input_data_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |input_data_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |input_data_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  13|           8|           8|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done                   |   9|          2|    1|          2|
    |buf_0_V_blk_n             |   9|          2|    1|          2|
    |input_AX_ALG_TDATA_blk_n  |   9|          2|    1|          2|
    |input_data_V_0_data_out   |   9|          2|   32|         64|
    |input_data_V_0_state      |  15|          3|    2|          6|
    |input_dest_V_0_state      |  15|          3|    2|          6|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  75|         16|   40|         84|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |input_data_V_0_payload_A  |  32|   0|   32|          0|
    |input_data_V_0_payload_B  |  32|   0|   32|          0|
    |input_data_V_0_sel_rd     |   1|   0|    1|          0|
    |input_data_V_0_sel_wr     |   1|   0|    1|          0|
    |input_data_V_0_state      |   2|   0|    2|          0|
    |input_dest_V_0_state      |   2|   0|    2|          0|
    |start_once_reg            |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  74|   0|   74|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   read_data  | return value |
|start_full_n         |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   read_data  | return value |
|start_out            | out |    1| ap_ctrl_hs |   read_data  | return value |
|start_write          | out |    1| ap_ctrl_hs |   read_data  | return value |
|buf_0_V_din          | out |   32|   ap_fifo  |    buf_0_V   |    pointer   |
|buf_0_V_full_n       |  in |    1|   ap_fifo  |    buf_0_V   |    pointer   |
|buf_0_V_write        | out |    1|   ap_fifo  |    buf_0_V   |    pointer   |
|input_AX_ALG_TDATA   |  in |   32|    axis    | input_data_V |    pointer   |
|input_AX_ALG_TVALID  |  in |    1|    axis    | input_dest_V |    pointer   |
|input_AX_ALG_TREADY  | out |    1|    axis    | input_dest_V |    pointer   |
|input_AX_ALG_TDEST   |  in |    5|    axis    | input_dest_V |    pointer   |
|input_AX_ALG_TKEEP   |  in |    4|    axis    | input_keep_V |    pointer   |
|input_AX_ALG_TSTRB   |  in |    4|    axis    | input_strb_V |    pointer   |
|input_AX_ALG_TUSER   |  in |    4|    axis    | input_user_V |    pointer   |
|input_AX_ALG_TLAST   |  in |    1|    axis    | input_last_V |    pointer   |
|input_AX_ALG_TID     |  in |    5|    axis    |  input_id_V  |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

