

================================================================
== Vitis HLS Report for 'linear_array_array_ap_fixed_16_6_5_3_0_3u_linear_config11_s'
================================================================
* Date:           Wed Aug 14 11:30:50 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.818 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer11_out, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i45 %layer15_out, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.40ns)   --->   "%layer15_out_read = read i45 @_ssdm_op_Read.ap_fifo.volatile.i45P0A, i45 %layer15_out" [firmware/nnet_utils/nnet_activation_stream.h:22]   --->   Operation 4 'read' 'layer15_out_read' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 45> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i45 %layer15_out_read" [firmware/nnet_utils/nnet_activation_stream.h:22]   --->   Operation 5 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i15 @_ssdm_op_PartSelect.i15.i45.i32.i32, i45 %layer15_out_read, i32 15, i32 29" [firmware/nnet_utils/nnet_activation_stream.h:22]   --->   Operation 6 'partselect' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = partselect i15 @_ssdm_op_PartSelect.i15.i45.i32.i32, i45 %layer15_out_read, i32 30, i32 44" [firmware/nnet_utils/nnet_activation_stream.h:22]   --->   Operation 7 'partselect' 'trunc_ln22_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i15 %trunc_ln22" [firmware/nnet_utils/nnet_activation_stream.h:29]   --->   Operation 8 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i15 %trunc_ln22_1" [firmware/nnet_utils/nnet_activation_stream.h:32]   --->   Operation 9 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i15.i16.i16, i15 %trunc_ln22_2, i16 %sext_ln32, i16 %sext_ln29" [firmware/nnet_utils/nnet_activation_stream.h:32]   --->   Operation 10 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i47 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:32]   --->   Operation 11 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.40ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer11_out, i48 %sext_ln32_1" [firmware/nnet_utils/nnet_activation_stream.h:32]   --->   Operation 12 'write' 'write_ln32' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [firmware/nnet_utils/nnet_activation_stream.h:34]   --->   Operation 13 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer15_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer11_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface ) [ 00]
specinterface_ln0 (specinterface ) [ 00]
layer15_out_read  (read          ) [ 00]
trunc_ln22        (trunc         ) [ 00]
trunc_ln22_1      (partselect    ) [ 00]
trunc_ln22_2      (partselect    ) [ 00]
sext_ln29         (sext          ) [ 00]
sext_ln32         (sext          ) [ 00]
tmp               (bitconcatenate) [ 00]
sext_ln32_1       (sext          ) [ 00]
write_ln32        (write         ) [ 00]
ret_ln34          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer15_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer15_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer11_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i45P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i15.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="layer15_out_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="45" slack="0"/>
<pin id="32" dir="0" index="1" bw="45" slack="0"/>
<pin id="33" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer15_out_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="write_ln32_write_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="48" slack="0"/>
<pin id="39" dir="0" index="2" bw="47" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="trunc_ln22_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="45" slack="0"/>
<pin id="45" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="trunc_ln22_1_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="15" slack="0"/>
<pin id="49" dir="0" index="1" bw="45" slack="0"/>
<pin id="50" dir="0" index="2" bw="5" slack="0"/>
<pin id="51" dir="0" index="3" bw="6" slack="0"/>
<pin id="52" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_1/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="trunc_ln22_2_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="15" slack="0"/>
<pin id="59" dir="0" index="1" bw="45" slack="0"/>
<pin id="60" dir="0" index="2" bw="6" slack="0"/>
<pin id="61" dir="0" index="3" bw="7" slack="0"/>
<pin id="62" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_2/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="sext_ln29_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="15" slack="0"/>
<pin id="69" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="sext_ln32_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="15" slack="0"/>
<pin id="73" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="tmp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="47" slack="0"/>
<pin id="77" dir="0" index="1" bw="15" slack="0"/>
<pin id="78" dir="0" index="2" bw="15" slack="0"/>
<pin id="79" dir="0" index="3" bw="15" slack="0"/>
<pin id="80" dir="1" index="4" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sext_ln32_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="47" slack="0"/>
<pin id="87" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="14" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="28" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="30" pin="2"/><net_sink comp="43" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="54"><net_src comp="30" pin="2"/><net_sink comp="47" pin=1"/></net>

<net id="55"><net_src comp="18" pin="0"/><net_sink comp="47" pin=2"/></net>

<net id="56"><net_src comp="20" pin="0"/><net_sink comp="47" pin=3"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="64"><net_src comp="30" pin="2"/><net_sink comp="57" pin=1"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="57" pin=3"/></net>

<net id="70"><net_src comp="43" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="74"><net_src comp="47" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="57" pin="4"/><net_sink comp="75" pin=1"/></net>

<net id="83"><net_src comp="71" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="84"><net_src comp="67" pin="1"/><net_sink comp="75" pin=3"/></net>

<net id="88"><net_src comp="75" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="36" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer11_out | {1 }
 - Input state : 
	Port: linear<array,array<ap_fixed<16,6,5,3,0>,3u>,linear_config11> : layer15_out | {1 }
  - Chain level:
	State 1
		sext_ln29 : 1
		sext_ln32 : 1
		tmp : 2
		sext_ln32_1 : 3
		write_ln32 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|
| Operation|       Functional Unit       |
|----------|-----------------------------|
|   read   | layer15_out_read_read_fu_30 |
|----------|-----------------------------|
|   write  |    write_ln32_write_fu_36   |
|----------|-----------------------------|
|   trunc  |       trunc_ln22_fu_43      |
|----------|-----------------------------|
|partselect|      trunc_ln22_1_fu_47     |
|          |      trunc_ln22_2_fu_57     |
|----------|-----------------------------|
|          |       sext_ln29_fu_67       |
|   sext   |       sext_ln32_fu_71       |
|          |      sext_ln32_1_fu_85      |
|----------|-----------------------------|
|bitconcatenate|          tmp_fu_75          |
|----------|-----------------------------|
|   Total  |                             |
|----------|-----------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
