
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//MIS_21250M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000002 cycles: 2941290 heartbeat IPC: 3.39987 cumulative IPC: 3.39987 (Simulation time: 0 hr 0 min 48 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5882462 heartbeat IPC: 3.40001 cumulative IPC: 3.39994 (Simulation time: 0 hr 1 min 36 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8823636 heartbeat IPC: 3.4 cumulative IPC: 3.39996 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11764812 heartbeat IPC: 3.4 cumulative IPC: 3.39997 (Simulation time: 0 hr 3 min 19 sec) 

Warmup complete CPU 0 instructions: 40000005 cycles: 11764813 (Simulation time: 0 hr 3 min 19 sec) 

Heartbeat CPU 0 instructions: 50000001 cycles: 77857112 heartbeat IPC: 0.151304 cumulative IPC: 0.151303 (Simulation time: 0 hr 10 min 10 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 90690800 heartbeat IPC: 0.779199 cumulative IPC: 0.253402 (Simulation time: 0 hr 11 min 38 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 100424798 heartbeat IPC: 1.02733 cumulative IPC: 0.338371 (Simulation time: 0 hr 13 min 2 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 109973118 heartbeat IPC: 1.0473 cumulative IPC: 0.407297 (Simulation time: 0 hr 14 min 31 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 119654429 heartbeat IPC: 1.03292 cumulative IPC: 0.463437 (Simulation time: 0 hr 16 min 0 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 129453419 heartbeat IPC: 1.02051 cumulative IPC: 0.50982 (Simulation time: 0 hr 17 min 20 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 140366730 heartbeat IPC: 0.916312 cumulative IPC: 0.544315 (Simulation time: 0 hr 18 min 30 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 154440543 heartbeat IPC: 0.710539 cumulative IPC: 0.560712 (Simulation time: 0 hr 19 min 34 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 167123746 heartbeat IPC: 0.788444 cumulative IPC: 0.579304 (Simulation time: 0 hr 20 min 45 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 180647935 heartbeat IPC: 0.739416 cumulative IPC: 0.592125 (Simulation time: 0 hr 21 min 53 sec) 
Finished CPU 0 instructions: 100000000 cycles: 168883123 cumulative IPC: 0.592125 (Simulation time: 0 hr 21 min 53 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.592125 instructions: 100000000 cycles: 168883123
cpu0_DTLB TOTAL     ACCESS:   24501285  HIT:   24424218  MISS:      77067
cpu0_DTLB LOAD      ACCESS:   24278517  HIT:   24202096  MISS:      76421
cpu0_DTLB RFO       ACCESS:     222768  HIT:     222122  MISS:        646
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 43.7909 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 116360
cpu0_ITLB TOTAL     ACCESS:    6654477  HIT:    6654469  MISS:          8
cpu0_ITLB LOAD      ACCESS:    6654477  HIT:    6654469  MISS:          8
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 361.25 cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:        198  HIT:        106  MISS:         92
cpu0_L1I LOAD      ACCESS:        198  HIT:        106  MISS:         92
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 177.022 cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      77075  HIT:      62101  MISS:      14974
cpu0_STLB LOAD      ACCESS:      76429  HIT:      62101  MISS:      14328
cpu0_STLB RFO       ACCESS:        646  HIT:          0  MISS:        646
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 180.228 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   16186926  HIT:   13888980  MISS:    2297946
cpu0_L1D LOAD      ACCESS:   16105693  HIT:   13851900  MISS:    2253793
cpu0_L1D RFO       ACCESS:      66256  HIT:      25040  MISS:      41216
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      14977  HIT:      12040  MISS:       2937
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 102.179 cycles
cpu0_L1D MSHR FULL EVENTS: 2732424 MSHR MERGE EVENTS: 2662002
cpu0_L2C TOTAL     ACCESS:    2339666  HIT:    1372042  MISS:     967623
cpu0_L2C LOAD      ACCESS:    2253885  HIT:    1327517  MISS:     926368
cpu0_L2C RFO       ACCESS:      41216  HIT:          0  MISS:      41216
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      41628  HIT:      41627  MISS:          1
cpu0_L2C TRANSLATION ACCESS:       2937  HIT:       2898  MISS:         39
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 217.476 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    1935249  HIT:      35625  MISS:     931999
LLC LOAD      ACCESS:     926368  HIT:      35597  MISS:     890771
LLC RFO       ACCESS:      41216  HIT:          4  MISS:      41212
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     967626  HIT:          1  MISS:     967625
LLC TRANSLATION ACCESS:         39  HIT:         23  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 204.986 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     165486  ROW_BUFFER_MISS:     766513
 DBUS AVG_CONGESTED_CYCLE:    3.96348
 WQ ROW_BUFFER_HIT:     136392  ROW_BUFFER_MISS:     151447  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.802% MPKI: 3.81062 Average ROB Occupancy at Mispredict: 153.751
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3.81025
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 8e-05

