$date
	Sun Sep 01 12:38:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_21_test $end
$var wire 1 ! X $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ S $end
$scope module newMux $end
$var wire 1 " I0 $end
$var wire 1 # I1 $end
$var wire 1 $ J $end
$var wire 1 ! O $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1!
1#
#10
0!
0#
1"
#15
1!
1#
#20
0!
0#
0"
1$
#25
1#
#30
1!
0#
1"
#35
1#
