<stg><name>streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2</name>


<trans_list>

<trans id="115" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %a = alloca i32 1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %shl_ln32_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %shl_ln32_1

]]></Node>
<StgValue><ssdm name="shl_ln32_1_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %zext_ln32_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="zext_ln32_2_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %shl_ln30_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %shl_ln30_1

]]></Node>
<StgValue><ssdm name="shl_ln30_1_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %zext_ln30_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="zext_ln30_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %out_memory_assign_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_memory_assign

]]></Node>
<StgValue><ssdm name="out_memory_assign_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %even_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %even

]]></Node>
<StgValue><ssdm name="even_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %tmp_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="6">
<![CDATA[
newFuncRoot:9 %zext_ln32_2_cast = zext i6 %zext_ln32_2_read

]]></Node>
<StgValue><ssdm name="zext_ln32_2_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
newFuncRoot:10 %zext_ln30_1_cast = zext i6 %zext_ln30_1_read

]]></Node>
<StgValue><ssdm name="zext_ln30_1_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 1024, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 256, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i32 0, i32 %a

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body:0 %high = phi i1 0, void %newFuncRoot, i1 %high_1, void %if.end

]]></Node>
<StgValue><ssdm name="high"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body:1 %i_load = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="31">
<![CDATA[
for.body:2 %zext_ln25 = zext i31 %i_load

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:3 %icmp_ln25 = icmp_slt  i32 %zext_ln25, i32 %tmp_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body:4 %add_ln25 = add i31 %i_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln25 = br i1 %icmp_ln25, void %for.end.loopexit_ifconv.exitStub, void %for.body.split

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:6 %br_ln29 = br i1 %high, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="even_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end:1 %xor_ln33 = xor i1 %high, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln33"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.end:2 %high_1 = select i1 %even_read, i1 %xor_ln33, i1 %high

]]></Node>
<StgValue><ssdm name="high_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:6 %store_ln25 = store i31 %add_ln25, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body.split:2 %inbuf_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %inbuf

]]></Node>
<StgValue><ssdm name="inbuf_read"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="33">
<![CDATA[
for.body.split:3 %trunc_ln145 = trunc i33 %inbuf_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:5 %a_load_1 = load i32 %a

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
if.else:0 %shl_ln2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %a_load_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="35">
<![CDATA[
if.else:1 %sext_ln32 = sext i35 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else:2 %add_ln32 = add i64 %out_memory_assign_read, i64 %sext_ln32

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:4 %trunc_ln3 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln32, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:0 %add_ln30 = add i32 %a_load_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
if.then:1 %shl_ln1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %add_ln30, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
if.then:2 %or_ln30 = or i35 %shl_ln1, i35 4

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="35">
<![CDATA[
if.then:3 %sext_ln30 = sext i35 %or_ln30

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:4 %add_ln30_1 = add i64 %sext_ln30, i64 %out_memory_assign_read

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:6 %trunc_ln30_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln30_1, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end:0 %a_load = load i32 %a

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:3 %add_ln35 = add i32 %a_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="even_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:4 %select_ln35 = select i1 %high_1, i32 %add_ln35, i32 %a_load

]]></Node>
<StgValue><ssdm name="select_ln35"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:5 %a_1 = select i1 %even_read, i32 %select_ln35, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end:7 %store_ln25 = store i32 %a_1, i32 %a

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
if.end:8 %br_ln25 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:0 %specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
for.body.split:4 %zext_ln32 = zext i32 %trunc_ln145

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else:3 %shl_ln32 = shl i64 %zext_ln32, i64 %zext_ln32_2_cast

]]></Node>
<StgValue><ssdm name="shl_ln32"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="61">
<![CDATA[
if.else:5 %sext_ln32_1 = sext i61 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln32_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else:6 %gmem0_addr_1 = getelementptr i64 %gmem0, i64 %sext_ln32_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.else:7 %empty_40 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:5 %shl_ln30 = shl i64 %zext_ln32, i64 %zext_ln30_1_cast

]]></Node>
<StgValue><ssdm name="shl_ln30"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="61">
<![CDATA[
if.then:7 %sext_ln30_1 = sext i61 %trunc_ln30_1

]]></Node>
<StgValue><ssdm name="sext_ln30_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:8 %gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln30_1

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then:9 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="68" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
if.else:8 %write_ln32 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem0_addr_1, i64 %shl_ln32, i8 %shl_ln32_1_read

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
if.then:10 %write_ln30 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem0_addr, i64 %shl_ln30, i8 %shl_ln30_1_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="70" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:9 %empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:11 %empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="72" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:9 %empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:11 %empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="74" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:9 %empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:11 %empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="76" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:9 %empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:11 %empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0">
<![CDATA[
for.end.loopexit_ifconv.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="78" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:9 %empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
if.else:10 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:11 %empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="high" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
if.then:12 %br_ln30 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
