INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.ip_user_files/bd/design_TestePrecision/ip/design_TestePrecision_sim_clk_gen_0_0/sim/design_TestePrecision_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_TestePrecision_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.ip_user_files/bd/design_TestePrecision/sim/design_TestePrecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_TestePrecision
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.ip_user_files/bd/design_TestePrecision/ipshared/ce9f/CMFtesteprecision/solution1/impl/verilog/CMFtestePrecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMFtestePrecision
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.srcs/sources_1/imports/hdl/design_TestePrecision_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_TestePrecision_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.ip_user_files/bd/design_TestePrecision/ipshared/ce9f/CMFtesteprecision/solution1/syn/vhdl/CMFtestePrecision.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CMFtestePrecision'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.ip_user_files/bd/design_TestePrecision/ip/design_TestePrecision_CMFtestePrecision_0_0/sim/design_TestePrecision_CMFtestePrecision_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_TestePrecision_CMFtestePrecision_0_0'
