PROJECT = Core
TARGET_PART = xc3s500e-4fg320
XILINX = /opt/Xilinx/14.7/ISE_DS/ISE
VSOURCE = core/core.v
VSOURCE += core/ram.v
VSOURCE += cpu/definitions.v
VSOURCE += cpu/collaterals.v
VSOURCE += cpu/register_file.v
VSOURCE += cpu/decoder.v
VSOURCE += cpu/Module_ROM.v
VSOURCE += cpu/alu.v
VSOURCE += cpu/bubbler.v
VSOURCE += cpu/output.v
VSOURCE += cpu/cpu.v



PROGRAMMER = impact
