---
layout: page
title: Version 1.3
date: 2019-06-04
category: released
tagline: 
---
{% include JB/setup %}
 - **Download** [pdf](https://raw.githubusercontent.com/openrisc/doc/master/openrisc-arch-1.3-rev1.pdf)
 - **Changes**
   - ORFPX64A32 double-precision floating point operations on 32-bit hardware using register pairs (P14)
   - Define `CPUCFGR[15]` for ORFPX64A32 presence flag
   - New instructions `lf.stod.d` `lf.dtos.d` for converting between single and double precision floats (P7)
   - New instruction `l.adrp` for constructing addresses (P9)
   - New instructions `lf.sfun*` to support unordered compares (P11)
   - New instruction `l.lf` to load floats with NaN boxing on 64-bit hardware
   - Removed instructions `lf.rem.d` and `lf.rem.s` used to calculate floating point remainder
   - Various cleanups and clarifications on internal rounding, truncation and others
     - Clarification on internal rounding for `lf.madd.*` instructions (P6)
     - Update `l.div*` to mention fraction is truncated
     - Update `lf.ftoi.*` to mention fraction is truncated (P13)
     - Add single-precision floating point NaN boxing on 64-bit hardware
     - Updated machine instruction table (Section 18), removed unused page column, added class and opcode for quick reference
     - Document `lf.sf*` floating point exceptions
     - Document that floating point exceptions do write back results to registers
     - Define addresses for `FPMADD*` and `VMAC*` sprs
 - **Authors** Stafford Horne <shorne@gmail.com>, Andrey Bacherov <bandvig@mail.ru>

<!--more--> 
## Details of Additions/Changes

{% for proposal in site.proposals %}
  {% if proposal.category == "r1.3" %}

### [{{ proposal.title }}]({{proposal.url}})
*{{proposal.date | date: "%Y-%m-%d"}} - {{proposal.author}}*
{{proposal.excerpt}}
---
  {% endif %}
{% endfor %}

