WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2502135 heartbeat IPC: 3.997 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5002135 heartbeat IPC: 4 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6252136 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6252136 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 8916732 heartbeat IPC: 2.555 cumulative IPC: 1.876 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 14194263 heartbeat IPC: 1.895 cumulative IPC: 1.889 (Simulation time: 00 hr 01 min 27 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 18594260 heartbeat IPC: 2.273 cumulative IPC: 2.026 (Simulation time: 00 hr 01 min 52 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 23319003 heartbeat IPC: 2.117 cumulative IPC: 2.051 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 28641211 heartbeat IPC: 1.879 cumulative IPC: 2.01 (Simulation time: 00 hr 02 min 47 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 33585899 heartbeat IPC: 2.022 cumulative IPC: 2.012 (Simulation time: 00 hr 03 min 13 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_556.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 38861042 heartbeat IPC: 1.896 cumulative IPC: 1.993 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 43764139 heartbeat IPC: 2.04 cumulative IPC: 1.999 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 49148485 heartbeat IPC: 1.857 cumulative IPC: 1.982 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 54515531 heartbeat IPC: 1.863 cumulative IPC: 1.968 (Simulation time: 00 hr 05 min 06 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 50465282 cumulative IPC: 1.982 (Simulation time: 00 hr 05 min 18 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 50465282 cumulative IPC: 1.982 (Simulation time: 00 hr 05 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_556.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.982 instructions: 100000003 cycles: 50465282
CPU 0 Branch Prediction Accuracy: 91.89% MPKI: 14.89 Average ROB Occupancy at Mispredict: 24.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0.78
BRANCH_CONDITIONAL: 14.1
BRANCH_DIRECT_CALL: 6e-05
BRANCH_INDIRECT_CALL: 0.00186
BRANCH_RETURN: 0.00037

LLC TOTAL        ACCESS:     281447 HIT:     147565 MISS:     133882
LLC LOAD         ACCESS:     195755 HIT:     102252 MISS:      93503
LLC RFO          ACCESS:      42115 HIT:       3362 MISS:      38753
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      43432 HIT:      41930 MISS:       1502
LLC TRANSLATION  ACCESS:        145 HIT:         21 MISS:        124
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 332.7 cycles
cpu0_DTLB TOTAL        ACCESS:   18062487 HIT:   18037062 MISS:      25425
cpu0_DTLB LOAD         ACCESS:   18062487 HIT:   18037062 MISS:      25425
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.828 cycles
cpu0_ITLB TOTAL        ACCESS:      14435 HIT:      13682 MISS:        753
cpu0_ITLB LOAD         ACCESS:      14435 HIT:      13682 MISS:        753
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.041 cycles
cpu0_L1D TOTAL        ACCESS:   21780923 HIT:   20749993 MISS:    1030930
cpu0_L1D LOAD         ACCESS:   16907638 HIT:   16072830 MISS:     834808
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    4871359 HIT:    4675860 MISS:     195499
cpu0_L1D TRANSLATION  ACCESS:       1926 HIT:       1303 MISS:        623
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 50.3 cycles
cpu0_L1I TOTAL        ACCESS:      16423 HIT:      11460 MISS:       4963
cpu0_L1I LOAD         ACCESS:      16423 HIT:      11460 MISS:       4963
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 41.2 cycles
cpu0_L2C TOTAL        ACCESS:     775403 HIT:     537219 MISS:     238184
cpu0_L2C LOAD         ACCESS:     466248 HIT:     270493 MISS:     195755
cpu0_L2C RFO          ACCESS:     105785 HIT:      63670 MISS:      42115
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     202747 HIT:     202578 MISS:        169
cpu0_L2C TRANSLATION  ACCESS:        623 HIT:        478 MISS:        145
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 207.6 cycles
cpu0_STLB TOTAL        ACCESS:       5966 HIT:       4072 MISS:       1894
cpu0_STLB LOAD         ACCESS:       5966 HIT:       4072 MISS:       1894
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 197 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      94276
  ROW_BUFFER_MISS:      38104
 AVG DBUS CONGESTED CYCLE: 3.991
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       9290
  FULL:      33912
