<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Practical/Implementation knowledge on Cloudian</title>
    <link>http://localhost:1313/posts/system-verilog/practical-knowledge/</link>
    <description>Recent content in Practical/Implementation knowledge on Cloudian</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <copyright>Â© 2025 Connie</copyright>
    <atom:link href="http://localhost:1313/posts/system-verilog/practical-knowledge/index.xml" rel="self" type="application/rss+xml" />
    
    <item>
      <title>Debugging a Half-Adder Testbench: A Journey in Four Lessons</title>
      <link>http://localhost:1313/posts/system-verilog/practical-knowledge/debugging-a-half-adder-testbench/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/system-verilog/practical-knowledge/debugging-a-half-adder-testbench/</guid>
      <description>When I set out expecting a quick smoke test for my pure combinational half-adder in SystemVerilog, I expected it to be trivial.</description>
      
    </item>
    
  </channel>
</rss>
