<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ChibiOS/HAL: stm32_dma.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">6.0.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32__dma_8c_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">stm32_dma.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32__dma_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">    ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">    Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">    you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">    You may obtain a copy of the License at</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">        http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    limitations under the License.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * @file    DMAv1/stm32_dma.c</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * @brief   DMA helper driver code.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * @addtogroup STM32_DMA</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * @details DMA sharing helper driver. In the STM32 the DMA streams are a</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *          shared resource, this driver allows to allocate and free DMA</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *          streams at runtime in order to allow all the other device</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *          drivers to coordinate the access to the resource.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * @note    The DMA ISR handlers are all declared into this module because</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *          sharing, the various device drivers can associate a callback to</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *          ISRs when allocating streams.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="hal_8h.html">hal.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/* The following macro is only defined if some driver requiring DMA services</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">   has been enabled.*/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#if defined(STM32_DMA_REQUIRED) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* Driver local definitions.                                                 */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * @brief   Mask of the DMA1 streams in @p dma_streams_mask.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#gabd60a32bc34143f331245b8a514c25e9">   45</a></span>&#160;<span class="preprocessor">#define STM32_DMA1_STREAMS_MASK     ((1U &lt;&lt; STM32_DMA1_NUM_CHANNELS) - 1U)</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * @brief   Mask of the DMA2 streams in @p dma_streams_mask.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga526ff809b4d88dedf8e96bc0367407b1">   50</a></span>&#160;<span class="preprocessor">#define STM32_DMA2_STREAMS_MASK     (((1U &lt;&lt; STM32_DMA2_NUM_CHANNELS) -     \</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">                                     1U) &lt;&lt; STM32_DMA1_NUM_CHANNELS)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * @brief   Post-reset value of the stream CCR register.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#gab9378f6eff563ad2c40b5d19c85641ea">   56</a></span>&#160;<span class="preprocessor">#define STM32_DMA_CCR_RESET_VALUE   0x00000000U</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#if STM32_DMA_SUPPORTS_CSELR == TRUE</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#if defined(DMA1_CSELR)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define ADDR_DMA1_CSELR             &amp;DMA1_CSELR-&gt;CSELR</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define ADDR_DMA1_CSELR             &amp;DMA1-&gt;CSELR</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#if defined(DMA2_CSELR)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define ADDR_DMA2_CSELR             &amp;DMA2_CSELR-&gt;CSELR</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define ADDR_DMA2_CSELR             &amp;DMA2-&gt;CSELR</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !defined(DMA1_CSELR) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define ADDR_DMA1_CSELR             NULL</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define ADDR_DMA2_CSELR             NULL</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !defined(DMA1_CSELR) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> * Default ISR collision masks.</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#if !defined(DMA1_CH1_CMASK)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define DMA1_CH1_CMASK              0x00000001U</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#if !defined(DMA1_CH2_CMASK)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define DMA1_CH2_CMASK              0x00000002U</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#if !defined(DMA1_CH3_CMASK)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define DMA1_CH3_CMASK              0x00000004U</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#if !defined(DMA1_CH4_CMASK)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define DMA1_CH4_CMASK              0x00000008U</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#if !defined(DMA1_CH5_CMASK)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define DMA1_CH5_CMASK              0x00000010U</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#if !defined(DMA1_CH6_CMASK)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define DMA1_CH6_CMASK              0x00000020U</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#if !defined(DMA1_CH7_CMASK)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define DMA1_CH7_CMASK              0x00000040U</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#if !defined(DMA2_CH1_CMASK)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define DMA2_CH1_CMASK              0x00000080U</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#if !defined(DMA2_CH2_CMASK)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define DMA2_CH2_CMASK              0x00000100U</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#if !defined(DMA2_CH3_CMASK)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define DMA2_CH3_CMASK              0x00000200U</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#if !defined(DMA2_CH4_CMASK)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define DMA2_CH4_CMASK              0x00000400U</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#if !defined(DMA2_CH5_CMASK)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define DMA2_CH5_CMASK              0x00000800U</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#if !defined(DMA2_CH6_CMASK)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define DMA2_CH6_CMASK              0x00001000U</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#if !defined(DMA2_CH7_CMASK)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define DMA2_CH7_CMASK              0x00002000U</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* Driver exported variables.                                                */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> * @brief   DMA streams descriptors.</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> * @details This table keeps the association between an unique stream</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> *          identifier and the involved physical registers.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> * @note    Don&#39;t use this array directly, use the appropriate wrapper macros</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> *          instead: @p STM32_DMA1_STREAM1, @p STM32_DMA1_STREAM2 etc.</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga2c3920c6621e5edadca1d565d19adb30">  149</a></span>&#160;<span class="keyword">const</span> <a class="code" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> <a class="code" href="group___s_t_m32___d_m_a.html#ga2c3920c6621e5edadca1d565d19adb30">_stm32_dma_streams</a>[<a class="code" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>] = {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  {DMA1, DMA1_Channel1, DMA1_CH1_CMASK, ADDR_DMA1_CSELR,  0,  0, STM32_DMA1_CH1_NUMBER},</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  {DMA1, DMA1_Channel2, DMA1_CH2_CMASK, ADDR_DMA1_CSELR,  4,  1, STM32_DMA1_CH2_NUMBER},</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  {DMA1, DMA1_Channel3, DMA1_CH3_CMASK, ADDR_DMA1_CSELR,  8,  2, STM32_DMA1_CH3_NUMBER},</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  {DMA1, DMA1_Channel4, DMA1_CH4_CMASK, ADDR_DMA1_CSELR, 12,  3, STM32_DMA1_CH4_NUMBER},</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  {DMA1, DMA1_Channel5, DMA1_CH5_CMASK, ADDR_DMA1_CSELR, 16,  4, STM32_DMA1_CH5_NUMBER},</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#if STM32_DMA1_NUM_CHANNELS &gt; 5</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  {DMA1, DMA1_Channel6, DMA1_CH6_CMASK, ADDR_DMA1_CSELR, 20,  5, STM32_DMA1_CH6_NUMBER},</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#if STM32_DMA1_NUM_CHANNELS &gt; 6</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  {DMA1, DMA1_Channel7, DMA1_CH7_CMASK, ADDR_DMA1_CSELR, 24,  6, STM32_DMA1_CH7_NUMBER},</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#if STM32_DMA2_NUM_CHANNELS &gt; 0</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  {DMA2, DMA2_Channel1, DMA2_CH1_CMASK, ADDR_DMA2_CSELR,  0,  7, STM32_DMA2_CH1_NUMBER},</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  {DMA2, DMA2_Channel2, DMA2_CH2_CMASK, ADDR_DMA2_CSELR,  4,  8, STM32_DMA2_CH2_NUMBER},</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  {DMA2, DMA2_Channel3, DMA2_CH3_CMASK, ADDR_DMA2_CSELR,  8,  9, STM32_DMA2_CH3_NUMBER},</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  {DMA2, DMA2_Channel4, DMA2_CH4_CMASK, ADDR_DMA2_CSELR, 12, 10, STM32_DMA2_CH4_NUMBER},</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  {DMA2, DMA2_Channel5, DMA2_CH5_CMASK, ADDR_DMA2_CSELR, 16, 11, STM32_DMA2_CH5_NUMBER},</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#if STM32_DMA2_NUM_CHANNELS &gt; 5</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  {DMA2, DMA2_Channel6, DMA2_CH6_CMASK, ADDR_DMA2_CSELR, 20, 12, STM32_DMA2_CH6_NUMBER},</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#if STM32_DMA2_NUM_CHANNELS &gt; 6</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  {DMA2, DMA2_Channel7, DMA2_CH7_CMASK, ADDR_DMA2_CSELR, 24, 13, STM32_DMA2_CH7_NUMBER},</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;};</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> * @brief   DMA IRQ redirectors.</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga7bddfe7df96dff33f26355e14168dab6">  179</a></span>&#160;<a class="code" href="structdma__isr__redir__t.html">dma_isr_redir_t</a> <a class="code" href="group___s_t_m32___d_m_a.html#ga7bddfe7df96dff33f26355e14168dab6">_stm32_dma_isr_redir</a>[<a class="code" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>];</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* Driver local variables and types.                                         */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> * @brief   Masks regarding the allocated streams.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="keyword">static</span> <span class="keyword">struct </span>{<span class="comment"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">   * @brief   Mask of the enabled streams.</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="stm32__dma_8c.html#af603d6679403a64f3877b9ca79313aa8">  192</a></span>&#160;  uint32_t      <a class="code" href="stm32__dma_8c.html#af603d6679403a64f3877b9ca79313aa8">streams_mask</a>;<span class="comment"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">   * @brief   Mask of the enabled stream ISRs.</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="stm32__dma_8c.html#a14cc4970a8ad2d8ea98f997514db88d2">  196</a></span>&#160;  uint32_t      <a class="code" href="stm32__dma_8c.html#a14cc4970a8ad2d8ea98f997514db88d2">isr_mask</a>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;} <a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* Driver local functions.                                                   */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* Driver interrupt handlers.                                                */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#if defined(STM32_DMA1_CH1_HANDLER) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> * @brief   DMA1 stream 1 shared ISR.</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">  213</a></span>&#160;<a class="code" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a>(STM32_DMA1_CH1_HANDLER) {</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA1_STREAM1);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;}</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#if defined(STM32_DMA1_CH2_HANDLER) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> * @brief   DMA1 stream 2 shared ISR.</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#gaef7bd1d142150e3cd87283ade87d209e">  229</a></span>&#160;<a class="code" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a>(STM32_DMA1_CH2_HANDLER) {</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA1_STREAM2);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#if defined(STM32_DMA1_CH3_HANDLER) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> * @brief   DMA1 stream 3 shared ISR.</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga60133cff62003bc1969c4a3e4c69d2c1">  245</a></span>&#160;<a class="code" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a>(STM32_DMA1_CH3_HANDLER) {</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA1_STREAM3);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;}</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#if defined(STM32_DMA1_CH4_HANDLER) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> * @brief   DMA1 stream 4 shared ISR.</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga3bfbf2ae481bf981303745bbe8304088">  261</a></span>&#160;<a class="code" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a>(STM32_DMA1_CH4_HANDLER) {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA1_STREAM4);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;}</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#if defined(STM32_DMA1_CH5_HANDLER) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> * @brief   DMA1 stream 5 shared ISR.</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#gad96bf8e6a8f07305dae411ca33f5e74d">  277</a></span>&#160;<a class="code" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a>(STM32_DMA1_CH5_HANDLER) {</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA1_STREAM5);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;}</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#if defined(STM32_DMA1_CH6_HANDLER) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> * @brief   DMA1 stream 6 shared ISR.</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga00d7a01dadb6cd6e47fb2b1b22ca272f">  293</a></span>&#160;<a class="code" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a>(STM32_DMA1_CH6_HANDLER) {</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA1_STREAM6);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;}</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#if defined(STM32_DMA1_CH7_HANDLER) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> * @brief   DMA1 stream 7 shared ISR.</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga5ea6944487df5f2a717cc3a8c57c110c">  309</a></span>&#160;<a class="code" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a>(STM32_DMA1_CH7_HANDLER) {</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA1_STREAM7);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;}</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#if defined(STM32_DMA2_CH1_HANDLER) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"> * @brief   DMA2 stream 1 shared ISR.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga1f0780e7c61348d2dc7aff5d410868bc">  325</a></span>&#160;<a class="code" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a>(STM32_DMA2_CH1_HANDLER) {</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA2_STREAM1);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;}</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#if defined(STM32_DMA2_CH2_HANDLER) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> * @brief   DMA2 stream 2 shared ISR.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#gace13547137b9e5a9321c88a106b0d035">  341</a></span>&#160;<a class="code" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a>(STM32_DMA2_CH2_HANDLER) {</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA2_STREAM2);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;}</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#if defined(STM32_DMA2_CH3_HANDLER) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> * @brief   DMA2 stream 3 shared ISR.</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga4cf56ea20e023686972f33b563206250">  357</a></span>&#160;<a class="code" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a>(STM32_DMA2_CH3_HANDLER) {</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA2_STREAM3);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;}</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#if defined(STM32_DMA2_CH4_HANDLER) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> * @brief   DMA2 stream 4 shared ISR.</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga27370db4a68a7970e12afcfd8fa3c103">  373</a></span>&#160;<a class="code" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a>(STM32_DMA2_CH4_HANDLER) {</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA2_STREAM4);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;}</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#if defined(STM32_DMA2_CH5_HANDLER) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> * @brief   DMA2 stream 5 shared ISR.</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#gaa43758cde6116be10a6a65fe9bbb6320">  389</a></span>&#160;<a class="code" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a>(STM32_DMA2_CH5_HANDLER) {</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA2_STREAM5);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;}</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#if defined(STM32_DMA2_CH6_HANDLER) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> * @brief   DMA2 stream 6 shared ISR.</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga4f067175c576b087530657b2295a2ac3">  405</a></span>&#160;<a class="code" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a>(STM32_DMA2_CH6_HANDLER) {</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA2_STREAM6);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;}</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#if defined(STM32_DMA2_CH7_HANDLER) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"> * @brief   DMA2 stream 7 shared ISR.</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga0692ffda69aaa18b576a3279b11a99cc">  421</a></span>&#160;<a class="code" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a>(STM32_DMA2_CH7_HANDLER) {</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA2_STREAM7);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;}</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/* Driver exported functions.                                                */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> * @brief   STM32 DMA helper initialization.</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> * @init</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">  440</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordtype">int</span> i;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>.streams_mask = 0U;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>.isr_mask = 0U;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordflow">for</span> (i = 0; i &lt; <a class="code" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>; i++) {</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    _stm32_dma_streams[i].<a class="code" href="structstm32__dma__stream__t.html#ad71d1530bdc239ca7df56f7d057d47d2">channel</a>-&gt;CCR = 0U;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    _stm32_dma_isr_redir[i].<a class="code" href="structdma__isr__redir__t.html#a73ab9039daf3b7db038ec106d985e858">dma_func</a> = NULL;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  }</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  DMA1-&gt;IFCR = 0xFFFFFFFFU;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#if STM32_DMA2_NUM_CHANNELS &gt; 0</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  DMA2-&gt;IFCR = 0xFFFFFFFFU;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;}</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> * @brief   Allocates a DMA stream.</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> * @details The stream is allocated and, if required, the DMA clock enabled.</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"> *          The function also enables the IRQ vector associated to the stream</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> *          and initializes its priority.</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> * @pre     The stream must not be already in use or an error is returned.</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> * @post    The stream is allocated and the default ISR handler redirected</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"> *          to the specified function.</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"> * @post    The stream ISR vector is enabled and its priority configured.</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"> * @post    The stream must be freed using @p dmaStreamRelease() before it can</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"> *          be reused with another peripheral.</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> * @post    The stream is in its post-reset state.</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> * @note    This function can be invoked in both ISR or thread context.</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"> * @param[in] dmastp    pointer to a stm32_dma_stream_t structure</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> * @param[in] priority  IRQ priority for the DMA stream</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> * @param[in] func      handling function pointer, can be @p NULL</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"> * @param[in] param     a parameter to be passed to the handling function</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"> * @return              The operation status.</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"> * @retval false        no error, stream taken.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment"> * @retval true         error, stream already taken.</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"> * @special</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">  479</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(<span class="keyword">const</span> <a class="code" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *dmastp,</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                       uint32_t priority,</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                       <a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a> func,</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                       <span class="keywordtype">void</span> *param) {</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <a class="code" href="group___o_s_a_l.html#gadf56fc259582a041ae47bcabe5f49b00">osalDbgCheck</a>(dmastp != NULL);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="comment">/* Checks if the stream is already taken.*/</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>.streams_mask &amp; (1U &lt;&lt; dmastp-&gt;<a class="code" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">selfindex</a>)) != 0U)</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="comment">/* Installs the DMA handler.*/</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  _stm32_dma_isr_redir[dmastp-&gt;<a class="code" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">selfindex</a>].<a class="code" href="structdma__isr__redir__t.html#a73ab9039daf3b7db038ec106d985e858">dma_func</a>  = func;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  _stm32_dma_isr_redir[dmastp-&gt;<a class="code" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">selfindex</a>].<a class="code" href="structdma__isr__redir__t.html#a5ae27a064d7ad4a9de75b89deb169fed">dma_param</a> = param;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="comment">/* Enabling DMA clocks required by the current streams set.*/</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>.streams_mask &amp; <a class="code" href="group___s_t_m32___d_m_a.html#gabd60a32bc34143f331245b8a514c25e9">STM32_DMA1_STREAMS_MASK</a>) == 0U) {</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <a class="code" href="group___s_t_m32_f1xx___r_c_c.html#gaf8c09ac2912a6b387e10aaf6a466a855">rccEnableDMA1</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  }</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#if STM32_DMA2_NUM_CHANNELS &gt; 0</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>.streams_mask &amp; <a class="code" href="group___s_t_m32___d_m_a.html#ga526ff809b4d88dedf8e96bc0367407b1">STM32_DMA2_STREAMS_MASK</a>) == 0U) {</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <a class="code" href="group___s_t_m32_f1xx___r_c_c.html#gaa5e5d06b905fb51ccd93d568f3f6cfd8">rccEnableDMA2</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  }</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="comment">/* Putting the stream in a safe state.*/</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a>(dmastp);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  dmastp-&gt;<a class="code" href="structstm32__dma__stream__t.html#ad71d1530bdc239ca7df56f7d057d47d2">channel</a>-&gt;CCR = <a class="code" href="group___s_t_m32___d_m_a.html#gab9378f6eff563ad2c40b5d19c85641ea">STM32_DMA_CCR_RESET_VALUE</a>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="comment">/* Enables the associated IRQ vector if not already enabled and if a</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">     callback is defined.*/</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keywordflow">if</span> (func != NULL) {</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>.isr_mask &amp; dmastp-&gt;<a class="code" href="structstm32__dma__stream__t.html#a002357f79bdbd11707af1ed45644b8c8">cmask</a>) == 0U) {</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;      nvicEnableVector(dmastp-&gt;<a class="code" href="structstm32__dma__stream__t.html#a7621f3cd29c412773b1f7449dbd4dc5f">vector</a>, priority);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    }</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>.isr_mask |= (1U &lt;&lt; dmastp-&gt;<a class="code" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">selfindex</a>);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  }</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="comment">/* Marks the stream as allocated.*/</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>.streams_mask |= (1U &lt;&lt; dmastp-&gt;<a class="code" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">selfindex</a>);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;}</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"> * @brief   Releases a DMA stream.</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> * @details The stream is freed and, if required, the DMA clock disabled.</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"> *          Trying to release a unallocated stream is an illegal operation</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"> *          and is trapped if assertions are enabled.</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"> * @pre     The stream must have been allocated using @p dmaStreamAllocate().</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> * @post    The stream is again available.</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> * @note    This function can be invoked in both ISR or thread context.</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"> * @param[in] dmastp    pointer to a stm32_dma_stream_t structure</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"> * @special</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">  536</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a>(<span class="keyword">const</span> <a class="code" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *dmastp) {</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="group___o_s_a_l.html#gadf56fc259582a041ae47bcabe5f49b00">osalDbgCheck</a>(dmastp != NULL);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="comment">/* Check if the streams is not taken.*/</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>((<a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>.streams_mask &amp; (1 &lt;&lt; dmastp-&gt;<a class="code" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">selfindex</a>)) != 0U,</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                <span class="stringliteral">&quot;not allocated&quot;</span>);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="comment">/* Marks the stream as not allocated.*/</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>.streams_mask &amp;= ~(1U &lt;&lt; dmastp-&gt;<a class="code" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">selfindex</a>);</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>.isr_mask &amp;= ~(1U &lt;&lt; dmastp-&gt;<a class="code" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">selfindex</a>);</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="comment">/* Disables the associated IRQ vector if it is no more in use.*/</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>.streams_mask &amp; dmastp-&gt;<a class="code" href="structstm32__dma__stream__t.html#a002357f79bdbd11707af1ed45644b8c8">cmask</a>) == 0U) {</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    nvicDisableVector(dmastp-&gt;<a class="code" href="structstm32__dma__stream__t.html#a7621f3cd29c412773b1f7449dbd4dc5f">vector</a>);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  }</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <span class="comment">/* Removes the DMA handler.*/</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  _stm32_dma_isr_redir[dmastp-&gt;<a class="code" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">selfindex</a>].<a class="code" href="structdma__isr__redir__t.html#a73ab9039daf3b7db038ec106d985e858">dma_func</a>  = NULL;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  _stm32_dma_isr_redir[dmastp-&gt;<a class="code" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">selfindex</a>].<a class="code" href="structdma__isr__redir__t.html#a5ae27a064d7ad4a9de75b89deb169fed">dma_param</a> = NULL;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="comment">/* Shutting down clocks that are no more required, if any.*/</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>.streams_mask &amp; <a class="code" href="group___s_t_m32___d_m_a.html#gabd60a32bc34143f331245b8a514c25e9">STM32_DMA1_STREAMS_MASK</a>) == 0U) {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <a class="code" href="group___s_t_m32_f1xx___r_c_c.html#gae98ea90a07b334ebc4e09d28ccebdb13">rccDisableDMA1</a>();</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  }</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#if STM32_DMA2_NUM_CHANNELS &gt; 0</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>.streams_mask &amp; <a class="code" href="group___s_t_m32___d_m_a.html#ga526ff809b4d88dedf8e96bc0367407b1">STM32_DMA2_STREAMS_MASK</a>) == 0U) {</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <a class="code" href="group___s_t_m32_f1xx___r_c_c.html#ga5008bbe9ac21040b68e2db1fd834d60e">rccDisableDMA2</a>();</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  }</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;}</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_DMA_REQUIRED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">/** @} */</span></div><div class="ttc" id="group___s_t_m32___d_m_a_html_ga526ff809b4d88dedf8e96bc0367407b1"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga526ff809b4d88dedf8e96bc0367407b1">STM32_DMA2_STREAMS_MASK</a></div><div class="ttdeci">#define STM32_DMA2_STREAMS_MASK</div><div class="ttdoc">Mask of the DMA2 streams in dma_streams_mask. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00050">stm32_dma.c:50</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2d5b3cd06e8d4fd7df57f2563428d857"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a></div><div class="ttdeci">#define dmaServeInterrupt(dmastp)</div><div class="ttdoc">Serves a DMA IRQ. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00442">stm32_dma.h:442</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_gabd60a32bc34143f331245b8a514c25e9"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#gabd60a32bc34143f331245b8a514c25e9">STM32_DMA1_STREAMS_MASK</a></div><div class="ttdeci">#define STM32_DMA1_STREAMS_MASK</div><div class="ttdoc">Mask of the DMA1 streams in dma_streams_mask. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00045">stm32_dma.c:45</a></div></div>
<div class="ttc" id="group___o_s_a_l_html_gaa2e747522ae34aeb4fffd35ce5aae88e"><div class="ttname"><a href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a></div><div class="ttdeci">#define OSAL_IRQ_PROLOGUE()</div><div class="ttdoc">IRQ prologue code. </div><div class="ttdef"><b>Definition:</b> <a href="osal_8h_source.html#l00315">osal.h:315</a></div></div>
<div class="ttc" id="hal_8h_html"><div class="ttname"><a href="hal_8h.html">hal.h</a></div><div class="ttdoc">HAL subsystem header. </div></div>
<div class="ttc" id="group___s_t_m32_f1xx___r_c_c_html_ga5008bbe9ac21040b68e2db1fd834d60e"><div class="ttname"><a href="group___s_t_m32_f1xx___r_c_c.html#ga5008bbe9ac21040b68e2db1fd834d60e">rccDisableDMA2</a></div><div class="ttdeci">#define rccDisableDMA2()</div><div class="ttdoc">Disables the DMA2 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00384">stm32_rcc.h:384</a></div></div>
<div class="ttc" id="group___s_t_m32_f1xx___r_c_c_html_gaf8c09ac2912a6b387e10aaf6a466a855"><div class="ttname"><a href="group___s_t_m32_f1xx___r_c_c.html#gaf8c09ac2912a6b387e10aaf6a466a855">rccEnableDMA1</a></div><div class="ttdeci">#define rccEnableDMA1(lp)</div><div class="ttdoc">Enables the DMA1 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00352">stm32_rcc.h:352</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2c3920c6621e5edadca1d565d19adb30"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2c3920c6621e5edadca1d565d19adb30">_stm32_dma_streams</a></div><div class="ttdeci">const stm32_dma_stream_t _stm32_dma_streams[STM32_DMA_STREAMS]</div><div class="ttdoc">DMA streams descriptors. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00149">stm32_dma.c:149</a></div></div>
<div class="ttc" id="structdma__isr__redir__t_html"><div class="ttname"><a href="structdma__isr__redir__t.html">dma_isr_redir_t</a></div><div class="ttdoc">DMA ISR redirector type. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00252">stm32_dma.h:252</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_gab9378f6eff563ad2c40b5d19c85641ea"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#gab9378f6eff563ad2c40b5d19c85641ea">STM32_DMA_CCR_RESET_VALUE</a></div><div class="ttdeci">#define STM32_DMA_CCR_RESET_VALUE</div><div class="ttdoc">Post-reset value of the stream CCR register. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00056">stm32_dma.c:56</a></div></div>
<div class="ttc" id="group___s_t_m32_f1xx___r_c_c_html_gaa5e5d06b905fb51ccd93d568f3f6cfd8"><div class="ttname"><a href="group___s_t_m32_f1xx___r_c_c.html#gaa5e5d06b905fb51ccd93d568f3f6cfd8">rccEnableDMA2</a></div><div class="ttdeci">#define rccEnableDMA2(lp)</div><div class="ttdoc">Enables the DMA2 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00377">stm32_rcc.h:377</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga6427d36d4aba6469fd46e53bf972211e"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a></div><div class="ttdeci">void dmaStreamRelease(const stm32_dma_stream_t *dmastp)</div><div class="ttdoc">Releases a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00536">stm32_dma.c:536</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga3689954a1ba4a8ba4a6df895570235b1"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a></div><div class="ttdeci">static struct @22 dma</div><div class="ttdoc">Masks regarding the allocated streams. </div></div>
<div class="ttc" id="group___o_s_a_l_html_gadf56fc259582a041ae47bcabe5f49b00"><div class="ttname"><a href="group___o_s_a_l.html#gadf56fc259582a041ae47bcabe5f49b00">osalDbgCheck</a></div><div class="ttdeci">#define osalDbgCheck(c)</div><div class="ttdoc">Function parameters check. </div><div class="ttdef"><b>Definition:</b> <a href="osal_8h_source.html#l00278">osal.h:278</a></div></div>
<div class="ttc" id="stm32__dma_8c_html_a14cc4970a8ad2d8ea98f997514db88d2"><div class="ttname"><a href="stm32__dma_8c.html#a14cc4970a8ad2d8ea98f997514db88d2">isr_mask</a></div><div class="ttdeci">uint32_t isr_mask</div><div class="ttdoc">Mask of the enabled stream ISRs. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00196">stm32_dma.c:196</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2779cd46d0f5e9d7a6e549391e05cdd0"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a></div><div class="ttdeci">bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp, uint32_t priority, stm32_dmaisr_t func, void *param)</div><div class="ttdoc">Allocates a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00479">stm32_dma.c:479</a></div></div>
<div class="ttc" id="stm32__dma_8c_html_af603d6679403a64f3877b9ca79313aa8"><div class="ttname"><a href="stm32__dma_8c.html#af603d6679403a64f3877b9ca79313aa8">streams_mask</a></div><div class="ttdeci">uint32_t streams_mask</div><div class="ttdoc">Mask of the enabled streams. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00192">stm32_dma.c:192</a></div></div>
<div class="ttc" id="structdma__isr__redir__t_html_a73ab9039daf3b7db038ec106d985e858"><div class="ttname"><a href="structdma__isr__redir__t.html#a73ab9039daf3b7db038ec106d985e858">dma_isr_redir_t::dma_func</a></div><div class="ttdeci">stm32_dmaisr_t dma_func</div><div class="ttdoc">DMA callback function. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00253">stm32_dma.h:253</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga7bddfe7df96dff33f26355e14168dab6"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga7bddfe7df96dff33f26355e14168dab6">_stm32_dma_isr_redir</a></div><div class="ttdeci">dma_isr_redir_t _stm32_dma_isr_redir[STM32_DMA_STREAMS]</div><div class="ttdoc">DMA IRQ redirectors. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00179">stm32_dma.c:179</a></div></div>
<div class="ttc" id="structstm32__dma__stream__t_html"><div class="ttname"><a href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a></div><div class="ttdoc">STM32 DMA stream descriptor structure. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00228">stm32_dma.h:228</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga40c8c690b645654163ea9c3ec935fd9f"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a></div><div class="ttdeci">void(* stm32_dmaisr_t)(void *p, uint32_t flags)</div><div class="ttdoc">STM32 DMA ISR function type. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00247">stm32_dma.h:247</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga9c635c5c2baaf634036e4a0d71f92a53"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a></div><div class="ttdeci">#define dmaStreamDisable(dmastp)</div><div class="ttdoc">DMA stream disable. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00376">stm32_dma.h:376</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2efa21dedda1992b5cb10ca9335d17f2"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit</a></div><div class="ttdeci">void dmaInit(void)</div><div class="ttdoc">STM32 DMA helper initialization. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00440">stm32_dma.c:440</a></div></div>
<div class="ttc" id="group___s_t_m32_f1xx___r_c_c_html_gae98ea90a07b334ebc4e09d28ccebdb13"><div class="ttname"><a href="group___s_t_m32_f1xx___r_c_c.html#gae98ea90a07b334ebc4e09d28ccebdb13">rccDisableDMA1</a></div><div class="ttdeci">#define rccDisableDMA1()</div><div class="ttdoc">Disables the DMA1 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00359">stm32_rcc.h:359</a></div></div>
<div class="ttc" id="structstm32__dma__stream__t_html_a0cd018dab9fa10ec2b780e49f560be57"><div class="ttname"><a href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">stm32_dma_stream_t::selfindex</a></div><div class="ttdeci">uint8_t selfindex</div><div class="ttdoc">Index to self in array. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00236">stm32_dma.h:236</a></div></div>
<div class="ttc" id="group___o_s_a_l_html_gaf70587090fd563e3c69a296d0742f0e6"><div class="ttname"><a href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a></div><div class="ttdeci">#define OSAL_IRQ_EPILOGUE()</div><div class="ttdoc">IRQ epilogue code. </div><div class="ttdef"><b>Definition:</b> <a href="osal_8h_source.html#l00321">osal.h:321</a></div></div>
<div class="ttc" id="group___o_s_a_l_html_gad2c73ec79f38fe705784c3b51426fef7"><div class="ttname"><a href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a></div><div class="ttdeci">#define osalDbgAssert(c, remark)</div><div class="ttdoc">Condition assertion. </div><div class="ttdef"><b>Definition:</b> <a href="osal_8h_source.html#l00258">osal.h:258</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga8306e23aca0da961317c182201dbaa90"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a></div><div class="ttdeci">#define STM32_DMA_STREAMS</div><div class="ttdoc">Total number of DMA streams. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00045">stm32_dma.h:45</a></div></div>
<div class="ttc" id="structstm32__dma__stream__t_html_ad71d1530bdc239ca7df56f7d057d47d2"><div class="ttname"><a href="structstm32__dma__stream__t.html#ad71d1530bdc239ca7df56f7d057d47d2">stm32_dma_stream_t::channel</a></div><div class="ttdeci">DMA_Channel_TypeDef * channel</div><div class="ttdoc">Associated DMA channel. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00230">stm32_dma.h:230</a></div></div>
<div class="ttc" id="structdma__isr__redir__t_html_a5ae27a064d7ad4a9de75b89deb169fed"><div class="ttname"><a href="structdma__isr__redir__t.html#a5ae27a064d7ad4a9de75b89deb169fed">dma_isr_redir_t::dma_param</a></div><div class="ttdeci">void * dma_param</div><div class="ttdoc">DMA callback parameter. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00254">stm32_dma.h:254</a></div></div>
<div class="ttc" id="structstm32__dma__stream__t_html_a7621f3cd29c412773b1f7449dbd4dc5f"><div class="ttname"><a href="structstm32__dma__stream__t.html#a7621f3cd29c412773b1f7449dbd4dc5f">stm32_dma_stream_t::vector</a></div><div class="ttdeci">uint8_t vector</div><div class="ttdoc">Associated IRQ vector. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00237">stm32_dma.h:237</a></div></div>
<div class="ttc" id="structstm32__dma__stream__t_html_a002357f79bdbd11707af1ed45644b8c8"><div class="ttname"><a href="structstm32__dma__stream__t.html#a002357f79bdbd11707af1ed45644b8c8">stm32_dma_stream_t::cmask</a></div><div class="ttdeci">uint32_t cmask</div><div class="ttdoc">Mask of streams sharing the same ISR. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00231">stm32_dma.h:231</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga54100f4936583d675c07bdeef662e0aa"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a></div><div class="ttdeci">OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER)</div><div class="ttdoc">DMA1 stream 1 shared ISR. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00213">stm32_dma.c:213</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_ee25811a80f3df4596c0c063d26ab926.html">acw</a></li><li class="navelem"><a class="el" href="dir_f0cf4720dbf09e66e541bd1634883892.html">Desktop</a></li><li class="navelem"><a class="el" href="dir_1b866f7f8b91552d65f790ee4eda4ae2.html">ChibiOS_18.2.0</a></li><li class="navelem"><a class="el" href="dir_83f82ff3dedc9d2a86c66065100ebdfe.html">os</a></li><li class="navelem"><a class="el" href="dir_94598eb9a62b15169f3f1ce54d3caeb4.html">hal</a></li><li class="navelem"><a class="el" href="dir_6eb18b0b63dc12c1d948690b95cda1ae.html">ports</a></li><li class="navelem"><a class="el" href="dir_cc07318dd0672f6c5dd786bd58cc294d.html">STM32</a></li><li class="navelem"><a class="el" href="dir_0cde05cb2d6c8a89cbcb88dc304674b4.html">LLD</a></li><li class="navelem"><a class="el" href="dir_5b56d9e48ee583ea8db37c27ade7466d.html">DMAv1</a></li><li class="navelem"><a class="el" href="stm32__dma_8c.html">stm32_dma.c</a></li>
    <li class="footer">Generated on Sun May 13 2018 00:51:41 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
