powerpc/64s: Remove TM from Power10 features

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-294.el8
commit-author Jordan Niethe <jniethe5@gmail.com>
commit ec613a57fa1d57381f890c3166175fe68cf43f12
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-294.el8/ec613a57.failed

ISA v3.1 removes transactional memory and hence it should not be present
in cpu_features or cpu_user_features2. Remove CPU_FTR_TM_COMP from
CPU_FTRS_POWER10. Remove PPC_FEATURE2_HTM_COMP and
PPC_FEATURE2_HTM_NOSC_COMP from COMMON_USER2_POWER10.

Fixes: a3ea40d5c736 ("powerpc: Add POWER10 architected mode")
	Signed-off-by: Jordan Niethe <jniethe5@gmail.com>
	Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/20200827035529.900-1-jniethe5@gmail.com
(cherry picked from commit ec613a57fa1d57381f890c3166175fe68cf43f12)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/powerpc/include/asm/cputable.h
#	arch/powerpc/kernel/cputable.c
diff --cc arch/powerpc/include/asm/cputable.h
index 0aa648a6923f,3d2f94afc13a..000000000000
--- a/arch/powerpc/include/asm/cputable.h
+++ b/arch/powerpc/include/asm/cputable.h
@@@ -474,6 -468,17 +474,20 @@@ static inline void cpu_feature_keys_ini
  #define CPU_FTRS_POWER9_DD2_2 (CPU_FTRS_POWER9 | CPU_FTR_POWER9_DD2_1 | \
  			       CPU_FTR_P9_TM_HV_ASSIST | \
  			       CPU_FTR_P9_TM_XER_SO_BUG)
++<<<<<<< HEAD
++=======
+ #define CPU_FTRS_POWER10 (CPU_FTR_LWSYNC | \
+ 	    CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | CPU_FTR_ARCH_206 |\
+ 	    CPU_FTR_MMCRA | CPU_FTR_SMT | \
+ 	    CPU_FTR_COHERENT_ICACHE | \
+ 	    CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \
+ 	    CPU_FTR_DSCR | CPU_FTR_SAO  | \
+ 	    CPU_FTR_STCX_CHECKS_ADDRESS | CPU_FTR_POPCNTB | CPU_FTR_POPCNTD | \
+ 	    CPU_FTR_CFAR | CPU_FTR_HVMODE | CPU_FTR_VMX_COPY | \
+ 	    CPU_FTR_DBELL | CPU_FTR_HAS_PPR | CPU_FTR_ARCH_207S | \
+ 	    CPU_FTR_ARCH_300 | CPU_FTR_ARCH_31 | \
+ 	    CPU_FTR_DAWR | CPU_FTR_DAWR1)
++>>>>>>> ec613a57fa1d (powerpc/64s: Remove TM from Power10 features)
  #define CPU_FTRS_CELL	(CPU_FTR_LWSYNC | \
  	    CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
  	    CPU_FTR_ALTIVEC_COMP | CPU_FTR_MMCRA | CPU_FTR_SMT | \
diff --cc arch/powerpc/kernel/cputable.c
index 805429a0ee25,29de58d4dfb7..000000000000
--- a/arch/powerpc/kernel/cputable.c
+++ b/arch/powerpc/kernel/cputable.c
@@@ -124,7 -118,19 +124,23 @@@ extern void __restore_cpu_e6500(void)
  #define COMMON_USER2_POWER9	(COMMON_USER2_POWER8 | \
  				 PPC_FEATURE2_ARCH_3_00 | \
  				 PPC_FEATURE2_HAS_IEEE128 | \
++<<<<<<< HEAD
 +				 PPC_FEATURE2_DARN )
++=======
+ 				 PPC_FEATURE2_DARN | \
+ 				 PPC_FEATURE2_SCV)
+ #define COMMON_USER_POWER10	COMMON_USER_POWER9
+ #define COMMON_USER2_POWER10	(PPC_FEATURE2_ARCH_3_1 | \
+ 				 PPC_FEATURE2_MMA | \
+ 				 PPC_FEATURE2_ARCH_3_00 | \
+ 				 PPC_FEATURE2_HAS_IEEE128 | \
+ 				 PPC_FEATURE2_DARN | \
+ 				 PPC_FEATURE2_SCV | \
+ 				 PPC_FEATURE2_ARCH_2_07 | \
+ 				 PPC_FEATURE2_DSCR | \
+ 				 PPC_FEATURE2_ISEL | PPC_FEATURE2_TAR | \
+ 				 PPC_FEATURE2_VEC_CRYPTO)
++>>>>>>> ec613a57fa1d (powerpc/64s: Remove TM from Power10 features)
  
  #ifdef CONFIG_PPC_BOOK3E_64
  #define COMMON_USER_BOOKE	(COMMON_USER_PPC64 | PPC_FEATURE_BOOKE)
* Unmerged path arch/powerpc/include/asm/cputable.h
* Unmerged path arch/powerpc/kernel/cputable.c
