#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022e00a9f690 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_0000022e00a9f820 .param/l "AWIDTH" 0 2 4, +C4<00000000000000000000000000000101>;
P_0000022e00a9f858 .param/l "DWIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0000022e00a9f890 .param/l "FUNCT_WIDTH" 0 2 6, +C4<00000000000000000000000000000011>;
P_0000022e00a9f8c8 .param/l "PC_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
v0000022e00b07420_0 .var "wb_clk", 0 0;
v0000022e00b07100_0 .var "wb_i_ce", 0 0;
v0000022e00b072e0_0 .var "wb_i_csr", 31 0;
v0000022e00b07880_0 .var "wb_i_data_load", 31 0;
v0000022e00b07740_0 .var "wb_i_flush", 0 0;
v0000022e00b06ca0_0 .var "wb_i_funct", 2 0;
v0000022e00b07560_0 .var "wb_i_opcode", 10 0;
v0000022e00b077e0_0 .var "wb_i_pc", 31 0;
v0000022e00b07600_0 .var "wb_i_rd_addr", 4 0;
v0000022e00b063e0_0 .var "wb_i_rd_data", 31 0;
v0000022e00b07380_0 .var "wb_i_stall", 0 0;
v0000022e00b06c00_0 .var "wb_i_we_rd", 0 0;
v0000022e00b07920_0 .net "wb_o_ce", 0 0, v0000022e00b06980_0;  1 drivers
v0000022e00b06a20_0 .net "wb_o_change_pc", 0 0, v0000022e00b07e20_0;  1 drivers
v0000022e00b06480_0 .net "wb_o_flush", 0 0, v0000022e00b07ec0_0;  1 drivers
v0000022e00b079c0_0 .net "wb_o_next_pc", 31 0, v0000022e00b06340_0;  1 drivers
v0000022e00b06fc0_0 .net "wb_o_rd_addr", 4 0, v0000022e00b06de0_0;  1 drivers
v0000022e00b080a0_0 .net "wb_o_rd_data", 31 0, v0000022e00b07240_0;  1 drivers
v0000022e00b07b00_0 .net "wb_o_stall", 0 0, v0000022e00b07f60_0;  1 drivers
v0000022e00b07060_0 .net "wb_o_we_rd", 0 0, v0000022e00b071a0_0;  1 drivers
v0000022e00b07ba0_0 .var "wb_rst", 0 0;
S_0000022e00a62d60 .scope task, "reset" "reset" 2 72, 2 72 0, S_0000022e00a9f690;
 .timescale 0 0;
v0000022e00a912d0_0 .var/i "counter", 31 0;
E_0000022e00a90f90 .event posedge, v0000022e00a91af0_0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022e00b07ba0_0, 0, 1;
    %load/vec4 v0000022e00a912d0_0;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022e00a90f90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022e00b07ba0_0, 0, 1;
    %end;
S_0000022e00a62ef0 .scope module, "wb" "writeback" 2 32, 3 4 0, S_0000022e00a9f690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk";
    .port_info 1 /INPUT 1 "wb_rst";
    .port_info 2 /INPUT 11 "wb_i_opcode";
    .port_info 3 /INPUT 32 "wb_i_data_load";
    .port_info 4 /INPUT 1 "wb_i_we_rd";
    .port_info 5 /OUTPUT 1 "wb_o_we_rd";
    .port_info 6 /INPUT 5 "wb_i_rd_addr";
    .port_info 7 /OUTPUT 5 "wb_o_rd_addr";
    .port_info 8 /INPUT 32 "wb_i_rd_data";
    .port_info 9 /OUTPUT 32 "wb_o_rd_data";
    .port_info 10 /INPUT 32 "wb_i_pc";
    .port_info 11 /OUTPUT 32 "wb_o_next_pc";
    .port_info 12 /OUTPUT 1 "wb_o_change_pc";
    .port_info 13 /INPUT 1 "wb_i_ce";
    .port_info 14 /OUTPUT 1 "wb_o_stall";
    .port_info 15 /OUTPUT 1 "wb_o_flush";
    .port_info 16 /INPUT 32 "wb_i_csr";
    .port_info 17 /INPUT 3 "wb_i_funct";
    .port_info 18 /INPUT 1 "wb_i_flush";
    .port_info 19 /INPUT 1 "wb_i_stall";
    .port_info 20 /OUTPUT 1 "wb_o_ce";
P_0000022e00a9f910 .param/l "AWIDTH" 0 3 6, +C4<00000000000000000000000000000101>;
P_0000022e00a9f948 .param/l "DWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0000022e00a9f980 .param/l "FUNCT_WIDTH" 0 3 8, +C4<00000000000000000000000000000011>;
P_0000022e00a9f9b8 .param/l "PC_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
L_0000022e00aa4f60 .functor OR 1, v0000022e00b07380_0, v0000022e00b07f60_0, C4<0>, C4<0>;
v0000022e00a917d0_0 .net *"_ivl_0", 31 0, L_0000022e00b06660;  1 drivers
L_0000022e00b50160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022e00a91050_0 .net/2s *"_ivl_10", 1 0, L_0000022e00b50160;  1 drivers
v0000022e00a914b0_0 .net *"_ivl_12", 1 0, L_0000022e00b076a0;  1 drivers
v0000022e00a91370_0 .net *"_ivl_16", 31 0, L_0000022e00b067a0;  1 drivers
L_0000022e00b501a8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022e00a91410_0 .net *"_ivl_19", 20 0, L_0000022e00b501a8;  1 drivers
L_0000022e00b501f0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0000022e00a91cd0_0 .net/2u *"_ivl_20", 31 0, L_0000022e00b501f0;  1 drivers
v0000022e00a91870_0 .net *"_ivl_22", 0 0, L_0000022e00b07ce0;  1 drivers
L_0000022e00b50238 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000022e00a91d70_0 .net/2s *"_ivl_24", 1 0, L_0000022e00b50238;  1 drivers
L_0000022e00b50280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022e00a915f0_0 .net/2s *"_ivl_26", 1 0, L_0000022e00b50280;  1 drivers
v0000022e00a91f50_0 .net *"_ivl_28", 1 0, L_0000022e00b07d80;  1 drivers
L_0000022e00b50088 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022e00a91550_0 .net *"_ivl_3", 20 0, L_0000022e00b50088;  1 drivers
L_0000022e00b500d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000022e00a91910_0 .net/2u *"_ivl_4", 31 0, L_0000022e00b500d0;  1 drivers
v0000022e00a919b0_0 .net *"_ivl_6", 0 0, L_0000022e00b06f20;  1 drivers
L_0000022e00b50118 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000022e00a91a50_0 .net/2s *"_ivl_8", 1 0, L_0000022e00b50118;  1 drivers
v0000022e00a91eb0_0 .net "stall_bit", 0 0, L_0000022e00aa4f60;  1 drivers
v0000022e00a91af0_0 .net "wb_clk", 0 0, v0000022e00b07420_0;  1 drivers
v0000022e00a91e10_0 .net "wb_i_ce", 0 0, v0000022e00b07100_0;  1 drivers
v0000022e00a91690_0 .net "wb_i_csr", 31 0, v0000022e00b072e0_0;  1 drivers
v0000022e00a91730_0 .net "wb_i_data_load", 31 0, v0000022e00b07880_0;  1 drivers
v0000022e00a91c30_0 .net "wb_i_flush", 0 0, v0000022e00b07740_0;  1 drivers
v0000022e00a91b90_0 .net "wb_i_funct", 2 0, v0000022e00b06ca0_0;  1 drivers
v0000022e00a910f0_0 .net "wb_i_opcode", 10 0, v0000022e00b07560_0;  1 drivers
v0000022e00a91190_0 .net "wb_i_pc", 31 0, v0000022e00b077e0_0;  1 drivers
v0000022e00a91230_0 .net "wb_i_rd_addr", 4 0, v0000022e00b07600_0;  1 drivers
v0000022e00b07a60_0 .net "wb_i_rd_data", 31 0, v0000022e00b063e0_0;  1 drivers
v0000022e00b074c0_0 .net "wb_i_stall", 0 0, v0000022e00b07380_0;  1 drivers
v0000022e00b062a0_0 .net "wb_i_we_rd", 0 0, v0000022e00b06c00_0;  1 drivers
v0000022e00b06980_0 .var "wb_o_ce", 0 0;
v0000022e00b07e20_0 .var "wb_o_change_pc", 0 0;
v0000022e00b07ec0_0 .var "wb_o_flush", 0 0;
v0000022e00b06340_0 .var "wb_o_next_pc", 31 0;
v0000022e00b06de0_0 .var "wb_o_rd_addr", 4 0;
v0000022e00b07240_0 .var "wb_o_rd_data", 31 0;
v0000022e00b07f60_0 .var "wb_o_stall", 0 0;
v0000022e00b071a0_0 .var "wb_o_we_rd", 0 0;
v0000022e00b06200_0 .net "wb_opcode_load", 0 0, L_0000022e00b07c40;  1 drivers
v0000022e00b06b60_0 .net "wb_opcode_system", 0 0, L_0000022e00b08000;  1 drivers
v0000022e00b06700_0 .net "wb_rst", 0 0, v0000022e00b07ba0_0;  1 drivers
E_0000022e00a90810/0 .event negedge, v0000022e00b06700_0;
E_0000022e00a90810/1 .event posedge, v0000022e00a91af0_0;
E_0000022e00a90810 .event/or E_0000022e00a90810/0, E_0000022e00a90810/1;
L_0000022e00b06660 .concat [ 11 21 0 0], v0000022e00b07560_0, L_0000022e00b50088;
L_0000022e00b06f20 .cmp/eq 32, L_0000022e00b06660, L_0000022e00b500d0;
L_0000022e00b076a0 .functor MUXZ 2, L_0000022e00b50160, L_0000022e00b50118, L_0000022e00b06f20, C4<>;
L_0000022e00b07c40 .part L_0000022e00b076a0, 0, 1;
L_0000022e00b067a0 .concat [ 11 21 0 0], v0000022e00b07560_0, L_0000022e00b501a8;
L_0000022e00b07ce0 .cmp/eq 32, L_0000022e00b067a0, L_0000022e00b501f0;
L_0000022e00b07d80 .functor MUXZ 2, L_0000022e00b50280, L_0000022e00b50238, L_0000022e00b07ce0, C4<>;
L_0000022e00b08000 .part L_0000022e00b07d80, 0, 1;
    .scope S_0000022e00a62ef0;
T_1 ;
    %wait E_0000022e00a90810;
    %load/vec4 v0000022e00b06700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022e00b071a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022e00b06de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022e00b07240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022e00b06340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022e00b07e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022e00b07f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022e00b07ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022e00b06980_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022e00a91c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000022e00a91e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022e00b07f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022e00b07ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022e00b07e20_0, 0;
    %load/vec4 v0000022e00b062a0_0;
    %assign/vec4 v0000022e00b071a0_0, 0;
    %load/vec4 v0000022e00a91230_0;
    %assign/vec4 v0000022e00b06de0_0, 0;
    %load/vec4 v0000022e00b06200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000022e00a91730_0;
    %assign/vec4 v0000022e00b07240_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000022e00b06b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.10, 9;
    %load/vec4 v0000022e00a91b90_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0000022e00a91690_0;
    %assign/vec4 v0000022e00b07240_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0000022e00b07a60_0;
    %assign/vec4 v0000022e00b07240_0, 0;
T_1.9 ;
T_1.7 ;
    %load/vec4 v0000022e00a91190_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000022e00b06340_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022e00b07ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022e00b07f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022e00b07e20_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022e00a9f690;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022e00b07420_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000022e00b07560_0, 0, 11;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022e00b07880_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022e00b06c00_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022e00b07600_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022e00b063e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022e00b077e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022e00b07100_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022e00b072e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022e00b06ca0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022e00b07740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022e00b07380_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000022e00a9f690;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000022e00b07420_0;
    %inv;
    %store/vec4 v0000022e00b07420_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022e00a9f690;
T_4 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000022e00a912d0_0, 0, 32;
    %fork TD_tb.reset, S_0000022e00a62d60;
    %join;
    %wait E_0000022e00a90f90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022e00b07100_0, 0, 1;
    %wait E_0000022e00a90f90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022e00b06c00_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000022e00b07600_0, 0, 5;
    %wait E_0000022e00a90f90;
    %pushi/vec4 2, 0, 11;
    %store/vec4 v0000022e00b07560_0, 0, 11;
    %wait E_0000022e00a90f90;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000022e00b07880_0, 0, 32;
    %wait E_0000022e00a90f90;
    %wait E_0000022e00a90f90;
    %vpi_call 2 93 "$display", $time, " ", "wb_o_we = %b, wb_o_rd_addr = %d, wb_o_rd_data = %d, wb_o_next_pc = %d, wb_o_change_pc = %b, wb_o_stall = %b, wb_o_flush = %b", v0000022e00b07060_0, v0000022e00b06fc0_0, v0000022e00b080a0_0, v0000022e00b079c0_0, v0000022e00b06a20_0, v0000022e00b07b00_0, v0000022e00b06480_0 {0 0 0};
    %wait E_0000022e00a90f90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022e00b07100_0, 0, 1;
    %wait E_0000022e00a90f90;
    %vpi_call 2 97 "$display", $time, " ", "wb_o_we = %b, wb_o_rd_addr = %d, wb_o_rd_data = %d, wb_o_next_pc = %d, wb_o_change_pc = %b, wb_o_stall = %b, wb_o_flush = %b", v0000022e00b07060_0, v0000022e00b06fc0_0, v0000022e00b080a0_0, v0000022e00b079c0_0, v0000022e00b06a20_0, v0000022e00b07b00_0, v0000022e00b06480_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 2 98 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_write_back_stage.v";
    "././source/write_back_stage.v";
