--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraint_pushbtn.ucf -ucf constraint_switch.ucf -ucf constraint_led.ucf -ucf
constraints_ps2m.ucf -ucf constraint_clk.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: ClkGen_1/DCM_SP_INST/CLKIN
  Logical resource: ClkGen_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ClkGen_1/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: ClkGen_1/DCM_SP_INST/CLKIN
  Logical resource: ClkGen_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ClkGen_1/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: ClkGen_1/DCM_SP_INST/CLKIN
  Logical resource: ClkGen_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ClkGen_1/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "ClkGen_1/CLK0_BUF" derived from  
NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 
nS  HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 270 paths analyzed, 52 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.715ns.
--------------------------------------------------------------------------------

Paths for end point CMDOUT/hold_count_8 (SLICE_X11Y16.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMDOUT/state_3 (FF)
  Destination:          CMDOUT/hold_count_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.683ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.207 - 0.239)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMDOUT/state_3 to CMDOUT/hold_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.XQ      Tcko                  0.591   CMDOUT/state<3>
                                                       CMDOUT/state_3
    SLICE_X9Y3.G1        net (fanout=18)       2.156   CMDOUT/state<3>
    SLICE_X9Y3.Y         Tilo                  0.648   CMDOUT/data_write_en_inv
                                                       CMDOUT/clk_write_en_inv1
    SLICE_X11Y16.SR      net (fanout=7)        1.421   CMDOUT/clk_write_en_inv
    SLICE_X11Y16.CLK     Tsrck                 0.867   CMDOUT/hold_count<8>
                                                       CMDOUT/hold_count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.683ns (2.106ns logic, 3.577ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMDOUT/state_2 (FF)
  Destination:          CMDOUT/hold_count_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.207 - 0.241)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMDOUT/state_2 to CMDOUT/hold_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.XQ      Tcko                  0.591   CMDOUT/state<2>
                                                       CMDOUT/state_2
    SLICE_X9Y3.G4        net (fanout=17)       1.614   CMDOUT/state<2>
    SLICE_X9Y3.Y         Tilo                  0.648   CMDOUT/data_write_en_inv
                                                       CMDOUT/clk_write_en_inv1
    SLICE_X11Y16.SR      net (fanout=7)        1.421   CMDOUT/clk_write_en_inv
    SLICE_X11Y16.CLK     Tsrck                 0.867   CMDOUT/hold_count<8>
                                                       CMDOUT/hold_count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.141ns (2.106ns logic, 3.035ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMDOUT/state_0 (FF)
  Destination:          CMDOUT/hold_count_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.207 - 0.253)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMDOUT/state_0 to CMDOUT/hold_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y11.XQ       Tcko                  0.631   CMDOUT/state<0>
                                                       CMDOUT/state_0
    SLICE_X9Y3.G3        net (fanout=12)       1.516   CMDOUT/state<0>
    SLICE_X9Y3.Y         Tilo                  0.648   CMDOUT/data_write_en_inv
                                                       CMDOUT/clk_write_en_inv1
    SLICE_X11Y16.SR      net (fanout=7)        1.421   CMDOUT/clk_write_en_inv
    SLICE_X11Y16.CLK     Tsrck                 0.867   CMDOUT/hold_count<8>
                                                       CMDOUT/hold_count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.083ns (2.146ns logic, 2.937ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point CMDOUT/hold_count_9 (SLICE_X11Y16.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMDOUT/state_3 (FF)
  Destination:          CMDOUT/hold_count_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.683ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.207 - 0.239)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMDOUT/state_3 to CMDOUT/hold_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.XQ      Tcko                  0.591   CMDOUT/state<3>
                                                       CMDOUT/state_3
    SLICE_X9Y3.G1        net (fanout=18)       2.156   CMDOUT/state<3>
    SLICE_X9Y3.Y         Tilo                  0.648   CMDOUT/data_write_en_inv
                                                       CMDOUT/clk_write_en_inv1
    SLICE_X11Y16.SR      net (fanout=7)        1.421   CMDOUT/clk_write_en_inv
    SLICE_X11Y16.CLK     Tsrck                 0.867   CMDOUT/hold_count<8>
                                                       CMDOUT/hold_count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.683ns (2.106ns logic, 3.577ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMDOUT/state_2 (FF)
  Destination:          CMDOUT/hold_count_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.207 - 0.241)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMDOUT/state_2 to CMDOUT/hold_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.XQ      Tcko                  0.591   CMDOUT/state<2>
                                                       CMDOUT/state_2
    SLICE_X9Y3.G4        net (fanout=17)       1.614   CMDOUT/state<2>
    SLICE_X9Y3.Y         Tilo                  0.648   CMDOUT/data_write_en_inv
                                                       CMDOUT/clk_write_en_inv1
    SLICE_X11Y16.SR      net (fanout=7)        1.421   CMDOUT/clk_write_en_inv
    SLICE_X11Y16.CLK     Tsrck                 0.867   CMDOUT/hold_count<8>
                                                       CMDOUT/hold_count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.141ns (2.106ns logic, 3.035ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMDOUT/state_0 (FF)
  Destination:          CMDOUT/hold_count_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.207 - 0.253)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMDOUT/state_0 to CMDOUT/hold_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y11.XQ       Tcko                  0.631   CMDOUT/state<0>
                                                       CMDOUT/state_0
    SLICE_X9Y3.G3        net (fanout=12)       1.516   CMDOUT/state<0>
    SLICE_X9Y3.Y         Tilo                  0.648   CMDOUT/data_write_en_inv
                                                       CMDOUT/clk_write_en_inv1
    SLICE_X11Y16.SR      net (fanout=7)        1.421   CMDOUT/clk_write_en_inv
    SLICE_X11Y16.CLK     Tsrck                 0.867   CMDOUT/hold_count<8>
                                                       CMDOUT/hold_count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.083ns (2.146ns logic, 2.937ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point CMDOUT/hold_count_10 (SLICE_X11Y17.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMDOUT/state_3 (FF)
  Destination:          CMDOUT/hold_count_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.683ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.207 - 0.239)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMDOUT/state_3 to CMDOUT/hold_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.XQ      Tcko                  0.591   CMDOUT/state<3>
                                                       CMDOUT/state_3
    SLICE_X9Y3.G1        net (fanout=18)       2.156   CMDOUT/state<3>
    SLICE_X9Y3.Y         Tilo                  0.648   CMDOUT/data_write_en_inv
                                                       CMDOUT/clk_write_en_inv1
    SLICE_X11Y17.SR      net (fanout=7)        1.421   CMDOUT/clk_write_en_inv
    SLICE_X11Y17.CLK     Tsrck                 0.867   CMDOUT/hold_count<10>
                                                       CMDOUT/hold_count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.683ns (2.106ns logic, 3.577ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMDOUT/state_2 (FF)
  Destination:          CMDOUT/hold_count_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.207 - 0.241)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMDOUT/state_2 to CMDOUT/hold_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.XQ      Tcko                  0.591   CMDOUT/state<2>
                                                       CMDOUT/state_2
    SLICE_X9Y3.G4        net (fanout=17)       1.614   CMDOUT/state<2>
    SLICE_X9Y3.Y         Tilo                  0.648   CMDOUT/data_write_en_inv
                                                       CMDOUT/clk_write_en_inv1
    SLICE_X11Y17.SR      net (fanout=7)        1.421   CMDOUT/clk_write_en_inv
    SLICE_X11Y17.CLK     Tsrck                 0.867   CMDOUT/hold_count<10>
                                                       CMDOUT/hold_count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.141ns (2.106ns logic, 3.035ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMDOUT/state_0 (FF)
  Destination:          CMDOUT/hold_count_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.207 - 0.253)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMDOUT/state_0 to CMDOUT/hold_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y11.XQ       Tcko                  0.631   CMDOUT/state<0>
                                                       CMDOUT/state_0
    SLICE_X9Y3.G3        net (fanout=12)       1.516   CMDOUT/state<0>
    SLICE_X9Y3.Y         Tilo                  0.648   CMDOUT/data_write_en_inv
                                                       CMDOUT/clk_write_en_inv1
    SLICE_X11Y17.SR      net (fanout=7)        1.421   CMDOUT/clk_write_en_inv
    SLICE_X11Y17.CLK     Tsrck                 0.867   CMDOUT/hold_count<10>
                                                       CMDOUT/hold_count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.083ns (2.146ns logic, 2.937ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "ClkGen_1/CLK0_BUF" derived from
 NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point CMDOUT/hold_count_2 (SLICE_X11Y13.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.649ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CMDOUT/hold_count_2 (FF)
  Destination:          CMDOUT/hold_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.649ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CMDOUT/hold_count_2 to CMDOUT/hold_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y13.XQ      Tcko                  0.473   CMDOUT/hold_count<2>
                                                       CMDOUT/hold_count_2
    SLICE_X11Y13.F3      net (fanout=2)        0.329   CMDOUT/hold_count<2>
    SLICE_X11Y13.CLK     Tckf        (-Th)    -0.847   CMDOUT/hold_count<2>
                                                       CMDOUT/hold_count<2>_rt
                                                       CMDOUT/Mcount_hold_count_xor<2>
                                                       CMDOUT/hold_count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.649ns (1.320ns logic, 0.329ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------

Paths for end point CMDOUT/hold_count_10 (SLICE_X11Y17.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CMDOUT/hold_count_10 (FF)
  Destination:          CMDOUT/hold_count_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.713ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CMDOUT/hold_count_10 to CMDOUT/hold_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.XQ      Tcko                  0.473   CMDOUT/hold_count<10>
                                                       CMDOUT/hold_count_10
    SLICE_X11Y17.F2      net (fanout=2)        0.393   CMDOUT/hold_count<10>
    SLICE_X11Y17.CLK     Tckf        (-Th)    -0.847   CMDOUT/hold_count<10>
                                                       CMDOUT/hold_count<10>_rt
                                                       CMDOUT/Mcount_hold_count_xor<10>
                                                       CMDOUT/hold_count_10
    -------------------------------------------------  ---------------------------
    Total                                      1.713ns (1.320ns logic, 0.393ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------

Paths for end point CMDOUT/hold_count_0 (SLICE_X11Y12.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CMDOUT/hold_count_0 (FF)
  Destination:          CMDOUT/hold_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CMDOUT/hold_count_0 to CMDOUT/hold_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.XQ      Tcko                  0.473   CMDOUT/hold_count<0>
                                                       CMDOUT/hold_count_0
    SLICE_X11Y12.F1      net (fanout=2)        0.415   CMDOUT/hold_count<0>
    SLICE_X11Y12.CLK     Tckf        (-Th)    -0.847   CMDOUT/hold_count<0>
                                                       CMDOUT/Mcount_hold_count_lut<0>_INV_0
                                                       CMDOUT/Mcount_hold_count_xor<0>
                                                       CMDOUT/hold_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.735ns (1.320ns logic, 0.415ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ClkGen_1/CLK0_BUF" derived from
 NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: ClkGen_1/DCM_SP_INST/CLK0
  Logical resource: ClkGen_1/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ClkGen_1/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: CMDOUT/state<0>/CLK
  Logical resource: CMDOUT/state_0/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: CMDOUT/state<0>/CLK
  Logical resource: CMDOUT/state_0/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for ClkGen_1/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|ClkGen_1/CLKIN_IBUFG           |     40.000ns|     10.000ns|      5.715ns|            0|            0|            0|          270|
| ClkGen_1/CLK0_BUF             |     40.000ns|      5.715ns|          N/A|            0|            0|          270|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.715|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 270 paths, 0 nets, and 61 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 14 13:36:51 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



