Release 8.1i - xst I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: fulladder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fulladder.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fulladder"
Output Format                      : NGC
Target Device                      : XC9500 CPLDs

---- Source Options
Top Module Name                    : fulladder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : YES
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain

---- Other Options
lso                                : fulladder.lso
verilog2001                        : YES
safe_implementation                : No
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Subham Jena 1/Desktop/deld vhdl/2.  adder/beha/Fulladder/fulladder.vhd" in Library work.
WARNING:HDLParsers:1406 - "C:/Users/Subham Jena 1/Desktop/deld vhdl/2.  adder/beha/Fulladder/fulladder.vhd" Line 42. No sensitivity list and no wait in the process
Architecture behavioral of Entity fulladder is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fulladder> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Subham Jena 1/Desktop/deld vhdl/2.  adder/beha/Fulladder/fulladder.vhd" line 42: The following signals are missing in the process sensitivity list:
   a, b, c.
Entity <fulladder> analyzed. Unit <fulladder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fulladder>.
    Related source file is "C:/Users/Subham Jena 1/Desktop/deld vhdl/2.  adder/beha/Fulladder/fulladder.vhd".
    Found 1-bit xor3 for signal <sum>.
Unit <fulladder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Xors                                                 : 1
 1-bit xor3                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Xors                                                 : 1
 1-bit xor3                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fulladder> ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fulladder.ngr
Top Level Output File Name         : fulladder
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : XC9500 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 8
#      AND2                        : 3
#      INV                         : 1
#      OR2                         : 2
#      XOR2                        : 2
# IO Buffers                       : 5
#      IBUF                        : 3
#      OBUF                        : 2
=========================================================================
CPU : 1.95 / 2.06 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 144832 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

