INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje5/LFSR/LFSR.sim/sim_1/synth/func/xsim/LFSR_Tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Generator
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/U/Digitales/Lab2/Eje5/lfsr/LFSR_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_Tb
