<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86RegisterInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">X86RegisterInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86RegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86RegisterInfo.cpp - X86 Register Information --------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the X86 implementation of the TargetRegisterInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file is responsible for the frame pointer elimination optimization</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// on X86.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86RegisterInfo_8h.html">X86RegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86FrameLowering_8h.html">X86FrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86MachineFunctionInfo_8h.html">X86MachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86Subtarget_8h.html">X86Subtarget.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetFrameLowering_8h.html">llvm/CodeGen/TargetFrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="X86RegisterInfo_8cpp.html#a13b7359d3501128c4c130fd13756facc">   37</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_TARGET_DESC</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;X86GenRegisterInfo.inc&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<a class="code" href="X86RegisterInfo_8cpp.html#a2c2ef8ef0c3261bbb61c2664c278fb05">EnableBasePointer</a>(<span class="stringliteral">&quot;x86-use-base-pointer&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;          <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable use of a base pointer for complex stack frames&quot;</span>));</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#aac7b6f011839cfcf4d25443e735b57a5">   44</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#aac7b6f011839cfcf4d25443e735b57a5">X86RegisterInfo::X86RegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>)</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    : <a class="code" href="classX86GenRegisterInfo.html">X86GenRegisterInfo</a>((TT.isArch64Bit() ? X86::RIP : X86::EIP),</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                         X86_MC::<a class="code" href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">getDwarfRegFlavour</a>(TT, <a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                         X86_MC::<a class="code" href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">getDwarfRegFlavour</a>(TT, <a class="code" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>),</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                         (TT.isArch64Bit() ? X86::RIP : X86::EIP)) {</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">X86_MC::initLLVMToSEHAndCVRegMapping</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="comment">// Cache some information.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  Is64Bit = TT.<a class="code" href="classllvm_1_1Triple.html#a9e0d7431e635bbbf753602d214d89f0e">isArch64Bit</a>();</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  IsWin64 = Is64Bit &amp;&amp; TT.<a class="code" href="classllvm_1_1Triple.html#a7736bfc4c1afef875ecf02f2a7701fe3">isOSWindows</a>();</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="comment">// Use a callee-saved register as the base pointer.  These registers must</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="comment">// not conflict with any ABI requirements.  For example, in 32-bit mode PIC</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="comment">// requires GOT in the EBX register before function calls via PLT GOT pointer.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordflow">if</span> (Is64Bit) {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    SlotSize = 8;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="comment">// This matches the simplified 32-bit pointer code in the data layout</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">// computation.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="comment">// FIXME: Should use the data layout?</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordtype">bool</span> Use64BitReg = TT.<a class="code" href="classllvm_1_1Triple.html#a6beb910ab0112de8679b6d2703351384">getEnvironment</a>() != <a class="code" href="classllvm_1_1Triple.html#a1778f5c464f88710033f7e11e84a9324ab0c4c38b98e3b1482fc1c5afc8649e28">Triple::GNUX32</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    StackPtr = Use64BitReg ? X86::RSP : <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    FramePtr = Use64BitReg ? X86::RBP : X86::EBP;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    BasePtr = Use64BitReg ? X86::RBX : <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8">X86::EBX</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    SlotSize = 4;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    StackPtr = <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    FramePtr = X86::EBP;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    BasePtr = <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;}</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a18208e1538084b1295663e6d57f10f7e">   76</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a18208e1538084b1295663e6d57f10f7e">X86RegisterInfo::trackLivenessAfterRegAlloc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">// ExecutionDomainFix, BreakFalseDeps and PostRAScheduler require liveness.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;}</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a9d8d606e0233e621c5024f2d9c1b0451">   82</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a9d8d606e0233e621c5024f2d9c1b0451">X86RegisterInfo::getSEHRegNum</a>(<span class="keywordtype">unsigned</span> i)<span class="keyword"> const </span>{</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordflow">return</span> getEncodingValue(i);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;}</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#af029ee7fc6369c1939d5e11c247e7378">   87</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#af029ee7fc6369c1939d5e11c247e7378">X86RegisterInfo::getSubClassWithSubReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                       <span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">// The sub_8bit sub-register index is more constrained in 32-bit mode.</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">// It behaves just like the sub_8bit_hi index.</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">if</span> (!Is64Bit &amp;&amp; Idx == X86::sub_8bit)</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    Idx = X86::sub_8bit_hi;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">// Forward to TableGen&#39;s default version.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">return</span> X86GenRegisterInfo::getSubClassWithSubReg(RC, Idx);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a8c44d2dc5a43194e61bddd8a54533a6d">   99</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a8c44d2dc5a43194e61bddd8a54533a6d">X86RegisterInfo::getMatchingSuperRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *A,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                          <span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">// The sub_8bit sub-register index is more constrained in 32-bit mode.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordflow">if</span> (!Is64Bit &amp;&amp; SubIdx == X86::sub_8bit) {</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    A = X86GenRegisterInfo::getSubClassWithSubReg(A, X86::sub_8bit_hi);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">if</span> (!A)</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordflow">return</span> X86GenRegisterInfo::getMatchingSuperRegClass(A, B, SubIdx);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a842441ec6290263363da4edef875b5c5">  112</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a842441ec6290263363da4edef875b5c5">X86RegisterInfo::getLargestLegalSuperClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="comment">// Don&#39;t allow super-classes of GR8_NOREX.  This class is only used after</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// extracting sub_8bit_hi sub-registers.  The H sub-registers cannot be copied</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="comment">// to the full GR8 register class in 64-bit mode, so we cannot allow the</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="comment">// reigster class inflation.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="comment">// The GR8_NOREX class is always used in a way that won&#39;t be constrained to a</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="comment">// sub-class, so sub-classes like GR8_ABCD_L are allowed to expand to the</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">// full GR8 class.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;X86::GR8_NOREXRegClass)</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Super = RC;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterClass.html#a0ffdaac072d45ad155d59dab129d2311">TargetRegisterClass::sc_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abeafc6368d78fec23ce328e7ecad4316">getSuperClasses</a>();</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">switch</span> (Super-&gt;getID()) {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">case</span> X86::FR32RegClassID:</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">case</span> X86::FR64RegClassID:</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      <span class="comment">// If AVX-512 isn&#39;t supported we should only inflate to these classes.</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="keywordflow">if</span> (!Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">hasAVX512</a>() &amp;&amp;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;          getRegSizeInBits(*Super) == getRegSizeInBits(*RC))</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <span class="keywordflow">return</span> Super;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordflow">case</span> X86::VR128RegClassID:</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">case</span> X86::VR256RegClassID:</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="comment">// If VLX isn&#39;t supported we should only inflate to these classes.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <span class="keywordflow">if</span> (!Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a0e4f70f282c8a4e3c76d398cdfd4aebf">hasVLX</a>() &amp;&amp;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;          getRegSizeInBits(*Super) == getRegSizeInBits(*RC))</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keywordflow">return</span> Super;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">case</span> X86::VR128XRegClassID:</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">case</span> X86::VR256XRegClassID:</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      <span class="comment">// If VLX isn&#39;t support we shouldn&#39;t inflate to these classes.</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a0e4f70f282c8a4e3c76d398cdfd4aebf">hasVLX</a>() &amp;&amp;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;          getRegSizeInBits(*Super) == getRegSizeInBits(*RC))</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <span class="keywordflow">return</span> Super;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">case</span> X86::FR32XRegClassID:</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keywordflow">case</span> X86::FR64XRegClassID:</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      <span class="comment">// If AVX-512 isn&#39;t support we shouldn&#39;t inflate to these classes.</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">hasAVX512</a>() &amp;&amp;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;          getRegSizeInBits(*Super) == getRegSizeInBits(*RC))</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keywordflow">return</span> Super;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">case</span> X86::GR8RegClassID:</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">case</span> X86::GR16RegClassID:</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordflow">case</span> X86::GR32RegClassID:</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">case</span> X86::GR64RegClassID:</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">case</span> X86::RFP32RegClassID:</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">case</span> X86::RFP64RegClassID:</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">case</span> X86::RFP80RegClassID:</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">case</span> X86::VR512_0_15RegClassID:</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordflow">case</span> X86::VR512RegClassID:</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="comment">// Don&#39;t return a super-class that would shrink the spill size.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      <span class="comment">// That can happen with the vector and float classes.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      <span class="keywordflow">if</span> (getRegSizeInBits(*Super) == getRegSizeInBits(*RC))</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        <span class="keywordflow">return</span> Super;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    Super = *I++;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  } <span class="keywordflow">while</span> (Super);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a080a45c15fffba2e3b64ca45ff9fe069">  179</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a080a45c15fffba2e3b64ca45ff9fe069">X86RegisterInfo::getPointerRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">switch</span> (Kind) {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected Kind in getPointerRegClass!&quot;</span>);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">case</span> 0: <span class="comment">// Normal GPRs.</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a692f8a360f34d8e62b4940f3a8966216">isTarget64BitLP64</a>())</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      <span class="keywordflow">return</span> &amp;X86::GR64RegClass;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="comment">// If the target is 64bit but we have been told to use 32bit addresses,</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">// we can still use 64-bit register as long as we know the high bits</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="comment">// are zeros.</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="comment">// Reflect that in the returned register class.</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">if</span> (Is64Bit) {</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      <span class="comment">// When the target also allows 64-bit frame pointer and we do have a</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      <span class="comment">// frame, this is fine to use it for the address accesses as well.</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86FrameLowering.html">X86FrameLowering</a> *TFI = getFrameLowering(MF);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      <span class="keywordflow">return</span> TFI-&gt;<a class="code" href="classllvm_1_1X86FrameLowering.html#a27de32522776b0243eaa10ae9e0c27d4">hasFP</a>(MF) &amp;&amp; TFI-&gt;<a class="code" href="classllvm_1_1X86FrameLowering.html#abb804392ca8368795013f2e5dc001ee2">Uses64BitFramePtr</a></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                 ? &amp;X86::LOW32_ADDR_ACCESS_RBPRegClass</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                 : &amp;X86::LOW32_ADDR_ACCESSRegClass;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    }</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordflow">return</span> &amp;X86::GR32RegClass;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">case</span> 1: <span class="comment">// Normal GPRs except the stack pointer (for encoding reasons).</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a692f8a360f34d8e62b4940f3a8966216">isTarget64BitLP64</a>())</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      <span class="keywordflow">return</span> &amp;X86::GR64_NOSPRegClass;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="comment">// NOSP does not contain RIP, so no special case here.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">return</span> &amp;X86::GR32_NOSPRegClass;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">case</span> 2: <span class="comment">// NOREX GPRs.</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a692f8a360f34d8e62b4940f3a8966216">isTarget64BitLP64</a>())</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <span class="keywordflow">return</span> &amp;X86::GR64_NOREXRegClass;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">return</span> &amp;X86::GR32_NOREXRegClass;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">case</span> 3: <span class="comment">// NOREX GPRs except the stack pointer (for encoding reasons).</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a692f8a360f34d8e62b4940f3a8966216">isTarget64BitLP64</a>())</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <span class="keywordflow">return</span> &amp;X86::GR64_NOREX_NOSPRegClass;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">// NOSP does not contain RIP, so no special case here.</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordflow">return</span> &amp;X86::GR32_NOREX_NOSPRegClass;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordflow">case</span> 4: <span class="comment">// Available for tailcall (not callee-saved GPRs).</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html#a1bacb7c22dd71c09152d30d79bc50330">getGPRsForTailCall</a>(MF);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  }</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;}</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#aa1da2564961dc226cc06c5c95d9a603d">  219</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html#aa1da2564961dc226cc06c5c95d9a603d">X86RegisterInfo::shouldRewriteCopySrc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                           <span class="keywordtype">unsigned</span> DefSubReg,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                           <span class="keywordtype">unsigned</span> SrcSubReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">// Prevent rewriting a copy where the destination size is larger than the</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="comment">// input size. See PR41619.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// FIXME: Should this be factored into the base implementation somehow.</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordflow">if</span> (DefRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(&amp;X86::GR64RegClass) &amp;&amp; DefSubReg == 0 &amp;&amp;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      SrcRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(&amp;X86::GR64RegClass) &amp;&amp; SrcSubReg == X86::sub_32bit)</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a5f57fdbb65e054ee2e03be0ffd3001b3">TargetRegisterInfo::shouldRewriteCopySrc</a>(DefRC, DefSubReg,</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                                  SrcRC, SrcSubReg);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;}</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a1bacb7c22dd71c09152d30d79bc50330">  235</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a1bacb7c22dd71c09152d30d79bc50330">X86RegisterInfo::getGPRsForTailCall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordflow">if</span> (IsWin64 || (F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ae41511c1ad4197da36cef403f34bac72">CallingConv::Win64</a>))</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordflow">return</span> &amp;X86::GR64_TCW64RegClass;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Is64Bit)</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">return</span> &amp;X86::GR64_TCRegClass;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordtype">bool</span> hasHipeCC = (F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a20ddc463f96d806f369d56205ea205f5">CallingConv::HiPE</a>);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">if</span> (hasHipeCC)</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordflow">return</span> &amp;X86::GR32RegClass;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">return</span> &amp;X86::GR32_TCRegClass;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;}</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#aa8b3c942dab185adcd16d71dfee51b30">  249</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#aa8b3c942dab185adcd16d71dfee51b30">X86RegisterInfo::getCrossCopyRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;X86::CCRRegClass) {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordflow">if</span> (Is64Bit)</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      <span class="keywordflow">return</span> &amp;X86::GR64RegClass;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="keywordflow">return</span> &amp;X86::GR32RegClass;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  }</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;}</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a9808d4e58aafe6a0fd4d14673ee4c4e0">  260</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a9808d4e58aafe6a0fd4d14673ee4c4e0">X86RegisterInfo::getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                     <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86FrameLowering.html">X86FrameLowering</a> *TFI = getFrameLowering(MF);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordtype">unsigned</span> FPDiff = TFI-&gt;<a class="code" href="classllvm_1_1X86FrameLowering.html#a27de32522776b0243eaa10ae9e0c27d4">hasFP</a>(MF) ? 1 : 0;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">switch</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">case</span> X86::GR32RegClassID:</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">return</span> 4 - FPDiff;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">case</span> X86::GR64RegClassID:</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">return</span> 12 - FPDiff;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">case</span> X86::VR128RegClassID:</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordflow">return</span> Is64Bit ? 10 : 4;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">case</span> X86::VR64RegClassID:</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">return</span> 4;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;}</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#af9d07c5d74dcf9baf1693e4c7a98074b">  280</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#af9d07c5d74dcf9baf1693e4c7a98074b">X86RegisterInfo::getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF &amp;&amp; <span class="stringliteral">&quot;MachineFunction required&quot;</span>);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordtype">bool</span> HasSSE = Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a290ddb05d1b6ea50bfe421dd3f7b6164">hasSSE1</a>();</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordtype">bool</span> HasAVX = Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#ad53602fc659b337387df05d2f8f0aac5">hasAVX</a>();</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordtype">bool</span> HasAVX512 = Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">hasAVX512</a>();</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordtype">bool</span> CallsEHReturn = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a768ff6dfb15d23afedd7f07501afee9e">callsEHReturn</a>();</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="classunsigned.html">CallingConv::ID</a> CC = F.getCallingConv();</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="comment">// If attribute NoCallerSavedRegisters exists then we set X86_INTR calling</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="comment">// convention because it has the CSR list.</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordflow">if</span> (MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;no_caller_saved_registers&quot;</span>))</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    CC = <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a765508a953368531a7d69d1279e6cfb1">CallingConv::X86_INTR</a>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>:</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a20ddc463f96d806f369d56205ea205f5">CallingConv::HiPE</a>:</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">return</span> CSR_NoRegs_SaveList;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a4f42667edde6e9cb80cfae6361e5e76a">CallingConv::AnyReg</a>:</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">if</span> (HasAVX)</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <span class="keywordflow">return</span> CSR_64_AllRegs_AVX_SaveList;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">return</span> CSR_64_AllRegs_SaveList;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a4eeb29fe27dc20afa4f443765f45f9a5">CallingConv::PreserveMost</a>:</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">return</span> CSR_64_RT_MostRegs_SaveList;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a9f6ac05d37c2fbf197de42295c23fd6e">CallingConv::PreserveAll</a>:</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">if</span> (HasAVX)</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      <span class="keywordflow">return</span> CSR_64_RT_AllRegs_AVX_SaveList;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">return</span> CSR_64_RT_AllRegs_SaveList;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a>:</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">if</span> (Is64Bit)</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="keywordflow">return</span> MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a>&gt;()-&gt;isSplitCSR() ?</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;             CSR_64_CXX_TLS_Darwin_PE_SaveList : CSR_64_TLS_Darwin_SaveList;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad47327c131a0990283111588b89587cb">CallingConv::Intel_OCL_BI</a>: {</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordflow">if</span> (HasAVX512 &amp;&amp; IsWin64)</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      <span class="keywordflow">return</span> CSR_Win64_Intel_OCL_BI_AVX512_SaveList;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="keywordflow">if</span> (HasAVX512 &amp;&amp; Is64Bit)</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;      <span class="keywordflow">return</span> CSR_64_Intel_OCL_BI_AVX512_SaveList;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordflow">if</span> (HasAVX &amp;&amp; IsWin64)</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      <span class="keywordflow">return</span> CSR_Win64_Intel_OCL_BI_AVX_SaveList;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">if</span> (HasAVX &amp;&amp; Is64Bit)</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      <span class="keywordflow">return</span> CSR_64_Intel_OCL_BI_AVX_SaveList;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">if</span> (!HasAVX &amp;&amp; !IsWin64 &amp;&amp; Is64Bit)</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      <span class="keywordflow">return</span> CSR_64_Intel_OCL_BI_SaveList;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  }</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a677b6c9fba9d8d5be1c68898be10030a">CallingConv::HHVM</a>:</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordflow">return</span> CSR_64_HHVM_SaveList;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794afab01b07b85e043c71ad4e2715d22073">CallingConv::X86_RegCall</a>:</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">if</span> (Is64Bit) {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;      <span class="keywordflow">if</span> (IsWin64) {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <span class="keywordflow">return</span> (HasSSE ? CSR_Win64_RegCall_SaveList :</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                         CSR_Win64_RegCall_NoSSE_SaveList);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        <span class="keywordflow">return</span> (HasSSE ? CSR_SysV64_RegCall_SaveList :</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                         CSR_SysV64_RegCall_NoSSE_SaveList);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      }</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;      <span class="keywordflow">return</span> (HasSSE ? CSR_32_RegCall_SaveList :</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                       CSR_32_RegCall_NoSSE_SaveList);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    }</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a3f8227288993442d6f4a0bb234c9bc5b">CallingConv::CFGuard_Check</a>:</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Is64Bit &amp;&amp; <span class="stringliteral">&quot;CFGuard check mechanism only used on 32-bit X86&quot;</span>);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">return</span> (HasSSE ? CSR_Win32_CFGuard_Check_SaveList</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                   : CSR_Win32_CFGuard_Check_NoSSE_SaveList);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a94ec9273479164e4aec1d5d91b71dc85">CallingConv::Cold</a>:</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordflow">if</span> (Is64Bit)</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;      <span class="keywordflow">return</span> CSR_64_MostRegs_SaveList;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ae41511c1ad4197da36cef403f34bac72">CallingConv::Win64</a>:</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordflow">if</span> (!HasSSE)</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <span class="keywordflow">return</span> CSR_Win64_NoSSE_SaveList;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordflow">return</span> CSR_Win64_SaveList;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a10f11fb587acddab17f3ad85eb698fbe">CallingConv::X86_64_SysV</a>:</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordflow">if</span> (CallsEHReturn)</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;      <span class="keywordflow">return</span> CSR_64EHRet_SaveList;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordflow">return</span> CSR_64_SaveList;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a765508a953368531a7d69d1279e6cfb1">CallingConv::X86_INTR</a>:</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="keywordflow">if</span> (Is64Bit) {</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      <span class="keywordflow">if</span> (HasAVX512)</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        <span class="keywordflow">return</span> CSR_64_AllRegs_AVX512_SaveList;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;      <span class="keywordflow">if</span> (HasAVX)</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        <span class="keywordflow">return</span> CSR_64_AllRegs_AVX_SaveList;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;      <span class="keywordflow">if</span> (HasSSE)</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        <span class="keywordflow">return</span> CSR_64_AllRegs_SaveList;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;      <span class="keywordflow">return</span> CSR_64_AllRegs_NoSSE_SaveList;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      <span class="keywordflow">if</span> (HasAVX512)</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        <span class="keywordflow">return</span> CSR_32_AllRegs_AVX512_SaveList;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      <span class="keywordflow">if</span> (HasAVX)</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        <span class="keywordflow">return</span> CSR_32_AllRegs_AVX_SaveList;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      <span class="keywordflow">if</span> (HasSSE)</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        <span class="keywordflow">return</span> CSR_32_AllRegs_SSE_SaveList;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      <span class="keywordflow">return</span> CSR_32_AllRegs_SaveList;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    }</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  }</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keywordflow">if</span> (Is64Bit) {</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordtype">bool</span> IsSwiftCC = Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a97b47799ffd834b0fddcc8cee6fbe234">getTargetLowering</a>()-&gt;<a class="code" href="classllvm_1_1X86TargetLowering.html#a4d29a6154e85b01c7a17d09e23e71eca">supportSwiftError</a>() &amp;&amp;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                     F.getAttributes().hasAttrSomewhere(Attribute::SwiftError);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="keywordflow">if</span> (IsSwiftCC)</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;      <span class="keywordflow">return</span> IsWin64 ? CSR_Win64_SwiftError_SaveList</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                     : CSR_64_SwiftError_SaveList;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordflow">if</span> (IsWin64)</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;      <span class="keywordflow">return</span> HasSSE ? CSR_Win64_SaveList : CSR_Win64_NoSSE_SaveList;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="keywordflow">if</span> (CallsEHReturn)</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      <span class="keywordflow">return</span> CSR_64EHRet_SaveList;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordflow">return</span> CSR_64_SaveList;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  }</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">return</span> CallsEHReturn ? CSR_32EHRet_SaveList : CSR_32_SaveList;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;}</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a175455eaa3cecc21fcd21b029b65c0a9">  399</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="classllvm_1_1X86RegisterInfo.html#a175455eaa3cecc21fcd21b029b65c0a9">X86RegisterInfo::getCalleeSavedRegsViaCopy</a>(</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF &amp;&amp; <span class="stringliteral">&quot;Invalid MachineFunction pointer.&quot;</span>);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordflow">if</span> (MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a> &amp;&amp;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a>&gt;()-&gt;isSplitCSR())</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">return</span> CSR_64_CXX_TLS_Darwin_ViaCopy_SaveList;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;}</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a6afff15818a5fb74943eccad1ff4f786">  409</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a6afff15818a5fb74943eccad1ff4f786">X86RegisterInfo::getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                      <a class="code" href="classunsigned.html">CallingConv::ID</a> CC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordtype">bool</span> HasSSE = Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a290ddb05d1b6ea50bfe421dd3f7b6164">hasSSE1</a>();</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordtype">bool</span> HasAVX = Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#ad53602fc659b337387df05d2f8f0aac5">hasAVX</a>();</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keywordtype">bool</span> HasAVX512 = Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">hasAVX512</a>();</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>:</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a20ddc463f96d806f369d56205ea205f5">CallingConv::HiPE</a>:</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="keywordflow">return</span> CSR_NoRegs_RegMask;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a4f42667edde6e9cb80cfae6361e5e76a">CallingConv::AnyReg</a>:</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">if</span> (HasAVX)</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      <span class="keywordflow">return</span> CSR_64_AllRegs_AVX_RegMask;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">return</span> CSR_64_AllRegs_RegMask;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a4eeb29fe27dc20afa4f443765f45f9a5">CallingConv::PreserveMost</a>:</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="keywordflow">return</span> CSR_64_RT_MostRegs_RegMask;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a9f6ac05d37c2fbf197de42295c23fd6e">CallingConv::PreserveAll</a>:</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">if</span> (HasAVX)</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;      <span class="keywordflow">return</span> CSR_64_RT_AllRegs_AVX_RegMask;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="keywordflow">return</span> CSR_64_RT_AllRegs_RegMask;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a>:</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordflow">if</span> (Is64Bit)</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;      <span class="keywordflow">return</span> CSR_64_TLS_Darwin_RegMask;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad47327c131a0990283111588b89587cb">CallingConv::Intel_OCL_BI</a>: {</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordflow">if</span> (HasAVX512 &amp;&amp; IsWin64)</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      <span class="keywordflow">return</span> CSR_Win64_Intel_OCL_BI_AVX512_RegMask;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordflow">if</span> (HasAVX512 &amp;&amp; Is64Bit)</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      <span class="keywordflow">return</span> CSR_64_Intel_OCL_BI_AVX512_RegMask;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keywordflow">if</span> (HasAVX &amp;&amp; IsWin64)</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <span class="keywordflow">return</span> CSR_Win64_Intel_OCL_BI_AVX_RegMask;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="keywordflow">if</span> (HasAVX &amp;&amp; Is64Bit)</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      <span class="keywordflow">return</span> CSR_64_Intel_OCL_BI_AVX_RegMask;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">if</span> (!HasAVX &amp;&amp; !IsWin64 &amp;&amp; Is64Bit)</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      <span class="keywordflow">return</span> CSR_64_Intel_OCL_BI_RegMask;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  }</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a677b6c9fba9d8d5be1c68898be10030a">CallingConv::HHVM</a>:</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="keywordflow">return</span> CSR_64_HHVM_RegMask;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794afab01b07b85e043c71ad4e2715d22073">CallingConv::X86_RegCall</a>:</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordflow">if</span> (Is64Bit) {</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;      <span class="keywordflow">if</span> (IsWin64) {</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        <span class="keywordflow">return</span> (HasSSE ? CSR_Win64_RegCall_RegMask :</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                         CSR_Win64_RegCall_NoSSE_RegMask);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        <span class="keywordflow">return</span> (HasSSE ? CSR_SysV64_RegCall_RegMask :</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                         CSR_SysV64_RegCall_NoSSE_RegMask);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      }</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      <span class="keywordflow">return</span> (HasSSE ? CSR_32_RegCall_RegMask :</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                       CSR_32_RegCall_NoSSE_RegMask);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    }</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a3f8227288993442d6f4a0bb234c9bc5b">CallingConv::CFGuard_Check</a>:</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Is64Bit &amp;&amp; <span class="stringliteral">&quot;CFGuard check mechanism only used on 32-bit X86&quot;</span>);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="keywordflow">return</span> (HasSSE ? CSR_Win32_CFGuard_Check_RegMask</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                   : CSR_Win32_CFGuard_Check_NoSSE_RegMask);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a94ec9273479164e4aec1d5d91b71dc85">CallingConv::Cold</a>:</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">if</span> (Is64Bit)</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      <span class="keywordflow">return</span> CSR_64_MostRegs_RegMask;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ae41511c1ad4197da36cef403f34bac72">CallingConv::Win64</a>:</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="keywordflow">return</span> CSR_Win64_RegMask;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a10f11fb587acddab17f3ad85eb698fbe">CallingConv::X86_64_SysV</a>:</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">return</span> CSR_64_RegMask;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a765508a953368531a7d69d1279e6cfb1">CallingConv::X86_INTR</a>:</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">if</span> (Is64Bit) {</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;      <span class="keywordflow">if</span> (HasAVX512)</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        <span class="keywordflow">return</span> CSR_64_AllRegs_AVX512_RegMask;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      <span class="keywordflow">if</span> (HasAVX)</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <span class="keywordflow">return</span> CSR_64_AllRegs_AVX_RegMask;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;      <span class="keywordflow">if</span> (HasSSE)</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <span class="keywordflow">return</span> CSR_64_AllRegs_RegMask;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      <span class="keywordflow">return</span> CSR_64_AllRegs_NoSSE_RegMask;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;      <span class="keywordflow">if</span> (HasAVX512)</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        <span class="keywordflow">return</span> CSR_32_AllRegs_AVX512_RegMask;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      <span class="keywordflow">if</span> (HasAVX)</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        <span class="keywordflow">return</span> CSR_32_AllRegs_AVX_RegMask;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;      <span class="keywordflow">if</span> (HasSSE)</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        <span class="keywordflow">return</span> CSR_32_AllRegs_SSE_RegMask;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;      <span class="keywordflow">return</span> CSR_32_AllRegs_RegMask;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    }</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  }</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="comment">// Unlike getCalleeSavedRegs(), we don&#39;t have MMI so we can&#39;t check</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="comment">// callsEHReturn().</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keywordflow">if</span> (Is64Bit) {</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="keywordtype">bool</span> IsSwiftCC = Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a97b47799ffd834b0fddcc8cee6fbe234">getTargetLowering</a>()-&gt;<a class="code" href="classllvm_1_1X86TargetLowering.html#a4d29a6154e85b01c7a17d09e23e71eca">supportSwiftError</a>() &amp;&amp;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                     F.<a class="code" href="classllvm_1_1Function.html#a7477aafbbe989ad35b96fac186d8e9fd">getAttributes</a>().<a class="code" href="classllvm_1_1AttributeList.html#a75d6c6f22bf21c4725e3f9be5ec0b07e">hasAttrSomewhere</a>(Attribute::SwiftError);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordflow">if</span> (IsSwiftCC)</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;      <span class="keywordflow">return</span> IsWin64 ? CSR_Win64_SwiftError_RegMask : CSR_64_SwiftError_RegMask;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordflow">return</span> IsWin64 ? CSR_Win64_RegMask : CSR_64_RegMask;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  }</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keywordflow">return</span> CSR_32_RegMask;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;}</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a>*</div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#ae5cadf189c0010ac64e7b040cbde4cf4">  511</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#ae5cadf189c0010ac64e7b040cbde4cf4">X86RegisterInfo::getNoPreservedMask</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keywordflow">return</span> CSR_NoRegs_RegMask;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;}</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a5745ec92b8560352a9019883d3488b7f">  515</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1X86RegisterInfo.html#a5745ec92b8560352a9019883d3488b7f">X86RegisterInfo::getDarwinTLSCallPreservedMask</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="keywordflow">return</span> CSR_64_TLS_Darwin_RegMask;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;}</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a339d32ea1f7597a13e849615446a7d26">  519</a></span>&#160;<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1X86RegisterInfo.html#a339d32ea1f7597a13e849615446a7d26">X86RegisterInfo::getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Reserved(getNumRegs());</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86FrameLowering.html">X86FrameLowering</a> *TFI = getFrameLowering(MF);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="comment">// Set the floating point control register as reserved.</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::FPCW);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="comment">// Set the floating point status register as reserved.</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::FPSW);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="comment">// Set the SIMD floating point control register as reserved.</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::MXCSR);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="comment">// Set the stack-pointer register and its aliases as reserved.</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> : subregs_inclusive(X86::RSP))</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="comment">// Set the Shadow Stack Pointer as reserved.</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::SSP);</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="comment">// Set the instruction pointer register and its aliases as reserved.</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> : subregs_inclusive(X86::RIP))</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="comment">// Set the frame-pointer register and its aliases as reserved if needed.</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordflow">if</span> (TFI-&gt;<a class="code" href="classllvm_1_1X86FrameLowering.html#a27de32522776b0243eaa10ae9e0c27d4">hasFP</a>(MF)) {</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> : subregs_inclusive(X86::RBP))</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;      Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  }</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="comment">// Set the base-pointer register and its aliases as reserved if needed.</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1X86RegisterInfo.html#a0d077eae4ce42bad55b66dbf9166113d">hasBasePointer</a>(MF)) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <a class="code" href="classunsigned.html">CallingConv::ID</a> CC = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *RegMask = <a class="code" href="classllvm_1_1X86RegisterInfo.html#a6afff15818a5fb74943eccad1ff4f786">getCallPreservedMask</a>(MF, CC);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">MachineOperand::clobbersPhysReg</a>(RegMask, <a class="code" href="classllvm_1_1X86RegisterInfo.html#ad057cb3300544ebb741b871a45faae7d">getBaseRegister</a>()))</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        <span class="stringliteral">&quot;Stack realignment in presence of dynamic allocas is not supported with&quot;</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        <span class="stringliteral">&quot;this calling convention.&quot;</span>);</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> BasePtr = <a class="code" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">getX86SubSuperRegister</a>(<a class="code" href="classllvm_1_1X86RegisterInfo.html#ad057cb3300544ebb741b871a45faae7d">getBaseRegister</a>(), 64);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> : subregs_inclusive(BasePtr))</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;      Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  }</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="comment">// Mark the segment registers as reserved.</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::CS);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca">X86::SS</a>);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679">X86::DS</a>);</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::ES);</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">X86::FS</a>);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2ae6c7f069a983c84ea52c71b384ad2730">X86::GS</a>);</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="comment">// Mark the floating point stack registers as reserved.</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> n = 0; n != 8; ++n)</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::ST0 + n);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="comment">// Reserve the registers that only exist in 64-bit mode.</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keywordflow">if</span> (!Is64Bit) {</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="comment">// These 8-bit registers are part of the x86-64 extension even though their</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="comment">// super-registers are old 32-bits.</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::SIL);</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::DIL);</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::BPL);</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::SPL);</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::SIH);</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::DIH);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::BPH);</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::SPH);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> n = 0; n != 8; ++n) {</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;      <span class="comment">// R8, R9, ...</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(X86::R8 + n, <span class="keyword">this</span>, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;        Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*AI);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      <span class="comment">// XMM8, XMM9, ...</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(X86::XMM8 + n, <span class="keyword">this</span>, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*AI);</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    }</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  }</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordflow">if</span> (!Is64Bit || !MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;().<a class="code" href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">hasAVX512</a>()) {</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> n = 16; n != 32; ++n) {</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(X86::XMM0 + n, <span class="keyword">this</span>, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*AI);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    }</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  }</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(checkAllSuperRegsMarked(Reserved,</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                                 {X86::SIL, X86::DIL, X86::BPL, X86::SPL,</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                                  X86::SIH, X86::DIH, X86::BPH, X86::SPH}));</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordflow">return</span> Reserved;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;}</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#afbc004dab58386520b6b6e71c6868fc2">  611</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html#afbc004dab58386520b6b6e71c6868fc2">X86RegisterInfo::adjustStackMapLiveOutMask</a>(<a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="comment">// Check if the EFLAGS register is marked as live-out. This shouldn&#39;t happen,</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="comment">// because the calling convention defines the EFLAGS register as NOT</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="comment">// preserved.</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="comment">// Unfortunatelly the EFLAGS show up as live-out after branch folding. Adding</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="comment">// an assert to track this and clear the register afterwards to avoid</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="comment">// unnecessary crashes during release builds.</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(Mask[X86::EFLAGS / 32] &amp; (1U &lt;&lt; (X86::EFLAGS % 32))) &amp;&amp;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;         <span class="stringliteral">&quot;EFLAGS are not live-out from a patchpoint.&quot;</span>);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="comment">// Also clean other registers that don&#39;t need preserving (IP).</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : {X86::EFLAGS, X86::RIP, X86::EIP, X86::IP})</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    Mask[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> / 32] &amp;= ~(1U &lt;&lt; (<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> % 32));</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;}</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">// Stack Frame Processing methods</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="X86RegisterInfo_8cpp.html#af9f0dd8cdc378cede742f2ce618fb45f">  631</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86RegisterInfo_8cpp.html#af9f0dd8cdc378cede742f2ce618fb45f">CantUseSP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI) {</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">return</span> MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a0509430713d587eba74220a8375948a8">hasVarSizedObjects</a>() || MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a51773b6c05f392988bf6395ccd1788ce">hasOpaqueSPAdjustment</a>();</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;}</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a0d077eae4ce42bad55b66dbf9166113d">  635</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html#a0d077eae4ce42bad55b66dbf9166113d">X86RegisterInfo::hasBasePointer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;   <span class="keywordflow">if</span> (!<a class="code" href="X86RegisterInfo_8cpp.html#a2c2ef8ef0c3261bbb61c2664c278fb05">EnableBasePointer</a>)</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;     <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;   <span class="comment">// When we need stack realignment, we can&#39;t address the stack from the frame</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;   <span class="comment">// pointer.  When we have dynamic allocas or stack-adjusting inline asm, we</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;   <span class="comment">// can&#39;t address variables from the stack pointer.  MS inline asm can</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;   <span class="comment">// reference locals while also adjusting the stack pointer.  When we can&#39;t</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;   <span class="comment">// use both the SP and the FP, we need a separate base pointer register.</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;   <span class="keywordtype">bool</span> CantUseFP = needsStackRealignment(MF);</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;   <span class="keywordflow">return</span> CantUseFP &amp;&amp; <a class="code" href="X86RegisterInfo_8cpp.html#af9f0dd8cdc378cede742f2ce618fb45f">CantUseSP</a>(MFI);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;}</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a30f370db486c13d737d92e751e1b9f10">  650</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html#a30f370db486c13d737d92e751e1b9f10">X86RegisterInfo::canRealignStack</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">TargetRegisterInfo::canRealignStack</a>(MF))</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="comment">// Stack realignment requires a frame pointer.  If we already started</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="comment">// register allocation with frame pointer elimination, it is too late now.</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad98fe80b4fa4b8dd783fe5c5f398afc2">canReserveReg</a>(FramePtr))</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="comment">// If a base pointer is necessary.  Check that it isn&#39;t too late to reserve</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="comment">// it.</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86RegisterInfo_8cpp.html#af9f0dd8cdc378cede742f2ce618fb45f">CantUseSP</a>(MFI))</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keywordflow">return</span> MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad98fe80b4fa4b8dd783fe5c5f398afc2">canReserveReg</a>(BasePtr);</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;}</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a75ca432daed6f894bf0171c4d088d6af">  669</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html#a75ca432daed6f894bf0171c4d088d6af">X86RegisterInfo::hasReservedSpillSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                                           <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">int</span> &amp;FrameIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="comment">// Since X86 defines assignCalleeSavedSpillSlots which always return true</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="comment">// this function neither used nor tested.</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unused function on X86. Otherwise need a test case.&quot;</span>);</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;}</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">// tryOptimizeLEAtoMOV - helper function that tries to replace a LEA instruction</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">// of the form &#39;lea (%esp), %ebx&#39; --&gt; &#39;mov %esp, %ebx&#39;.</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">// TODO: In this case we should be really trying first to entirely eliminate</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">// this instruction which is a plain copy.</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="X86RegisterInfo_8cpp.html#abe7baae62cebe4faaf679e5be250a7f8">  680</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86RegisterInfo_8cpp.html#abe7baae62cebe4faaf679e5be250a7f8">tryOptimizeLEAtoMOV</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II) {</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *II;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="keywordtype">unsigned</span> Opc = II-&gt;getOpcode();</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="comment">// Check if this is a LEA of the form &#39;lea (%esp), %ebx&#39;</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keywordflow">if</span> ((Opc != X86::LEA32r &amp;&amp; Opc != X86::LEA64r &amp;&amp; Opc != X86::LEA64_32r) ||</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 1 ||</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != X86::NoRegister ||</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0 ||</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(5).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != X86::NoRegister)</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> BasePtr = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="comment">// In X32 mode, ensure the base-pointer is a 32-bit operand, so the LEA will</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="comment">// be replaced with a 32-bit operand MOV which will zero extend the upper</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="comment">// 32-bits of the super register.</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="keywordflow">if</span> (Opc == X86::LEA64_32r)</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    BasePtr = <a class="code" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">getX86SubSuperRegister</a>(BasePtr, 32);</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewDestReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> =</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;().getInstrInfo();</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  TII-&gt;<a class="code" href="classllvm_1_1X86InstrInfo.html#a0a2f7f58e13ef845dec03afe1e85e64d">copyPhysReg</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), II, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), NewDestReg, BasePtr,</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;                   MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>());</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;}</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="X86RegisterInfo_8cpp.html#a97265f2cad366f364b2bc884e589277e">  705</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86RegisterInfo_8cpp.html#a97265f2cad366f364b2bc884e589277e">isFuncletReturnInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aec1078d911aabd272954b9125eaee6df">X86::CATCHRET</a>:</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8b3de6401453f275f010559d01834826">X86::CLEANUPRET</a>:</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  }</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;impossible&quot;</span>);</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;}</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#aad0000e09533288b1ecafda7cc924adc">  717</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#aad0000e09533288b1ecafda7cc924adc">X86RegisterInfo::eliminateFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II,</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                                     <span class="keywordtype">int</span> SPAdj, <span class="keywordtype">unsigned</span> FIOperandNum,</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                                     <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *II;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="keywordtype">bool</span> IsEHFuncletEpilogue = MBBI == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() ? <a class="code" href="AliasAnalysis_8cpp.html#a59771df77981e87ed0a09221f120f759">false</a></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;                                               : <a class="code" href="X86RegisterInfo_8cpp.html#a97265f2cad366f364b2bc884e589277e">isFuncletReturnInstr</a>(*MBBI);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86FrameLowering.html">X86FrameLowering</a> *TFI = getFrameLowering(MF);</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FIOperandNum).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="comment">// Determine base register and offset.</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordtype">int</span> FIOffset;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="keywordtype">unsigned</span> BasePtr;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a04af1d639a21e7ef4357facd283b42c4">isReturn</a>()) {</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!needsStackRealignment(MF) ||</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;           MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">isFixedObjectIndex</a>(FrameIndex)) &amp;&amp;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;           <span class="stringliteral">&quot;Return instruction can only reference SP relative frame objects&quot;</span>);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    FIOffset = TFI-&gt;<a class="code" href="classllvm_1_1X86FrameLowering.html#aebdfd150ce7565ecc1c613b90c48a033">getFrameIndexReferenceSP</a>(MF, FrameIndex, BasePtr, 0);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TFI-&gt;<a class="code" href="classllvm_1_1X86FrameLowering.html#ab69c52bac76806c714de3de7674d8f31">Is64Bit</a> &amp;&amp; (MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7d2f8efd82042b4cf611ba10e9e79ed0">isEHFuncletEntry</a>() || IsEHFuncletEpilogue)) {</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    FIOffset = TFI-&gt;<a class="code" href="classllvm_1_1X86FrameLowering.html#a65cea1a966f3bf7fe018e3dbffc02afb">getWin64EHFrameIndexRef</a>(MF, FrameIndex, BasePtr);</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    FIOffset = TFI-&gt;<a class="code" href="classllvm_1_1X86FrameLowering.html#a9b949d3b470c19d6919012f1b75063a9">getFrameIndexReference</a>(MF, FrameIndex, BasePtr);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  }</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="comment">// LOCAL_ESCAPE uses a single offset, with no register. It only works in the</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="comment">// simple FP case, and doesn&#39;t work with stack realignment. On 32-bit, the</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="comment">// offset is from the traditional base pointer location.  On 64-bit, the</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="comment">// offset is from the SP at the end of the prologue, not the FP location. This</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="comment">// matches the behavior of llvm.frameaddress.</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="keywordflow">if</span> (Opc == TargetOpcode::LOCAL_ESCAPE) {</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FI = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FIOperandNum);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    FI.<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(FIOffset);</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  }</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="comment">// For LEA64_32r when BasePtr is 32-bits (X32) we can use full-size 64-bit</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="comment">// register as source operand, semantic is the same and destination is</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="comment">// 32-bits. It saves one byte per lea in code since 0x67 prefix is avoided.</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="comment">// Don&#39;t change BasePtr since it is used later for stack adjustment.</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> MachineBasePtr = BasePtr;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="keywordflow">if</span> (Opc == X86::LEA64_32r &amp;&amp; X86::GR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(BasePtr))</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    MachineBasePtr = <a class="code" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">getX86SubSuperRegister</a>(BasePtr, 64);</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="comment">// This must be part of a four operand memory reference.  Replace the</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="comment">// FrameIndex with base register.  Add an offset to the offset.</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FIOperandNum).<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(MachineBasePtr, <span class="keyword">false</span>);</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="keywordflow">if</span> (BasePtr == StackPtr)</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    FIOffset += SPAdj;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="comment">// The frame index format for stackmaps and patchpoints is different from the</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="comment">// X86 format. It only has a FI and an offset.</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="keywordflow">if</span> (Opc == TargetOpcode::STACKMAP || Opc == TargetOpcode::PATCHPOINT) {</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BasePtr == FramePtr &amp;&amp; <span class="stringliteral">&quot;Expected the FP as base register&quot;</span>);</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FIOperandNum + 1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() + FIOffset;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FIOperandNum + 1).<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Offset);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  }</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FIOperandNum+3).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <span class="comment">// Offset is a 32-bit integer.</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    <span class="keywordtype">int</span> Imm = (int)(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FIOperandNum + 3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = FIOffset + Imm;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!Is64Bit || <a class="code" href="namespacellvm.html#a3c06dd4f7f2b68acd70b64194485b09d">isInt&lt;32&gt;</a>((<span class="keywordtype">long</span> <span class="keywordtype">long</span>)FIOffset + Imm)) &amp;&amp;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;           <span class="stringliteral">&quot;Requesting 64-bit offset in 32-bit immediate!&quot;</span>);</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="keywordflow">if</span> (Offset != 0 || !<a class="code" href="X86RegisterInfo_8cpp.html#abe7baae62cebe4faaf679e5be250a7f8">tryOptimizeLEAtoMOV</a>(II))</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FIOperandNum + 3).<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Offset);</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="comment">// Offset is symbolic. This is extremely rare.</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = FIOffset +</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;      (uint64_t)MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FIOperandNum+3).<a class="code" href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">getOffset</a>();</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FIOperandNum + 3).<a class="code" href="classllvm_1_1MachineOperand.html#aa233a8fe996a2045f5b02f5161e145c2">setOffset</a>(Offset);</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  }</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;}</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a45e0af6fcebf5fd5a4584974e13c6810">  795</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1X86RegisterInfo.html#a45e0af6fcebf5fd5a4584974e13c6810">X86RegisterInfo::getFrameRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86FrameLowering.html">X86FrameLowering</a> *TFI = getFrameLowering(MF);</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <span class="keywordflow">return</span> TFI-&gt;<a class="code" href="classllvm_1_1X86FrameLowering.html#a27de32522776b0243eaa10ae9e0c27d4">hasFP</a>(MF) ? FramePtr : StackPtr;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;}</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a0bfa331a46382ee3d9bb59e4055ee71d">  801</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a0bfa331a46382ee3d9bb59e4055ee71d">X86RegisterInfo::getPtrSizedFrameRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> FrameReg = <a class="code" href="classllvm_1_1X86RegisterInfo.html#a45e0af6fcebf5fd5a4584974e13c6810">getFrameRegister</a>(MF);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a60d014846b23498268005ffec9608bc0">isTarget64BitILP32</a>())</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    FrameReg = <a class="code" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">getX86SubSuperRegister</a>(FrameReg, 32);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keywordflow">return</span> FrameReg;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;}</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a98888e51e12ea1877813c33f20dc85b0">  810</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a98888e51e12ea1877813c33f20dc85b0">X86RegisterInfo::getPtrSizedStackRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> StackReg = <a class="code" href="classllvm_1_1X86RegisterInfo.html#a75001f504c95fbf8b2286ec95e9fa169">getStackRegister</a>();</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a60d014846b23498268005ffec9608bc0">isTarget64BitILP32</a>())</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    StackReg = <a class="code" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">getX86SubSuperRegister</a>(StackReg, 32);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="keywordflow">return</span> StackReg;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;}</div><div class="ttc" id="classllvm_1_1X86Subtarget_html_ad53602fc659b337387df05d2f8f0aac5"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#ad53602fc659b337387df05d2f8f0aac5">llvm::X86Subtarget::hasAVX</a></div><div class="ttdeci">bool hasAVX() const</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00590">X86Subtarget.h:590</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a8c44d2dc5a43194e61bddd8a54533a6d"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a8c44d2dc5a43194e61bddd8a54533a6d">llvm::X86RegisterInfo::getMatchingSuperRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getMatchingSuperRegClass(const TargetRegisterClass *A, const TargetRegisterClass *B, unsigned Idx) const override</div><div class="ttdoc">getMatchingSuperRegClass - Return a subclass of the specified register class A so that each register ...</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00099">X86RegisterInfo.cpp:99</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a0d077eae4ce42bad55b66dbf9166113d"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a0d077eae4ce42bad55b66dbf9166113d">llvm::X86RegisterInfo::hasBasePointer</a></div><div class="ttdeci">bool hasBasePointer(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00635">X86RegisterInfo.cpp:635</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00397">BitVector.h:397</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679">llvm::SIInstrFlags::DS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00051">SIDefines.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a10f11fb587acddab17f3ad85eb698fbe"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a10f11fb587acddab17f3ad85eb698fbe">llvm::CallingConv::X86_64_SysV</a></div><div class="ttdoc">The C convention as specified in the x86-64 supplement to the System V ABI, used on most non-Windows ...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00154">CallingConv.h:154</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a9808d4e58aafe6a0fd4d14673ee4c4e0"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a9808d4e58aafe6a0fd4d14673ee4c4e0">llvm::X86RegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00260">X86RegisterInfo.cpp:260</a></div></div>
<div class="ttc" id="X86RegisterInfo_8cpp_html_abe7baae62cebe4faaf679e5be250a7f8"><div class="ttname"><a href="X86RegisterInfo_8cpp.html#abe7baae62cebe4faaf679e5be250a7f8">tryOptimizeLEAtoMOV</a></div><div class="ttdeci">static bool tryOptimizeLEAtoMOV(MachineBasicBlock::iterator II)</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00680">X86RegisterInfo.cpp:680</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a677b6c9fba9d8d5be1c68898be10030a"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a677b6c9fba9d8d5be1c68898be10030a">llvm::CallingConv::HHVM</a></div><div class="ttdoc">Calling convention used by HipHop Virtual Machine (HHVM) to perform calls to and from translation cac...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00174">CallingConv.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="Type_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00132">X86InstrInfo.h:132</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a51773b6c05f392988bf6395ccd1788ce"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a51773b6c05f392988bf6395ccd1788ce">llvm::MachineFrameInfo::hasOpaqueSPAdjustment</a></div><div class="ttdeci">bool hasOpaqueSPAdjustment() const</div><div class="ttdoc">Returns true if the function contains opaque dynamic stack adjustments. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00586">MachineFrameInfo.h:586</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a7f0521fa2de44271fd4b909ea7351ef3"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">llvm::MachineBasicBlock::getFirstTerminator</a></div><div class="ttdeci">iterator getFirstTerminator()</div><div class="ttdoc">Returns an iterator to the first terminator instruction of this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00200">MachineBasicBlock.cpp:200</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a1bacb7c22dd71c09152d30d79bc50330"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a1bacb7c22dd71c09152d30d79bc50330">llvm::X86RegisterInfo::getGPRsForTailCall</a></div><div class="ttdeci">const TargetRegisterClass * getGPRsForTailCall(const MachineFunction &amp;MF) const</div><div class="ttdoc">getGPRsForTailCall - Returns a register class with registers that can be used in forming tail calls...</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00235">X86RegisterInfo.cpp:235</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_aa84505c70a7f4ae97082df0b91bd7a9a"><div class="ttname"><a href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00323">Function.h:323</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a4eeb29fe27dc20afa4f443765f45f9a5"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a4eeb29fe27dc20afa4f443765f45f9a5">llvm::CallingConv::PreserveMost</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00066">CallingConv.h:66</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a0bfa331a46382ee3d9bb59e4055ee71d"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a0bfa331a46382ee3d9bb59e4055ee71d">llvm::X86RegisterInfo::getPtrSizedFrameRegister</a></div><div class="ttdeci">unsigned getPtrSizedFrameRegister(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00801">X86RegisterInfo.cpp:801</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="BlockFrequencyInfo_8cpp_html_af1bff759151fc332f9c9021578b15be6"><div class="ttname"><a href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a></div><div class="ttdeci">block Block Frequency true</div><div class="ttdef"><b>Definition:</b> <a href="BlockFrequencyInfo_8cpp_source.html#l00294">BlockFrequencyInfo.cpp:294</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_af79bf5c9f731c8f0d5f1995637adba47"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">llvm::X86_MC::getDwarfRegFlavour</a></div><div class="ttdeci">unsigned getDwarfRegFlavour(const Triple &amp;TT, bool isEH)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00061">X86MCTargetDesc.cpp:61</a></div></div>
<div class="ttc" id="namespacellvm_html_aa1a3b6c7c059c3c04403fb1b207620d3"><div class="ttname"><a href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">llvm::getX86SubSuperRegister</a></div><div class="ttdeci">MCRegister getX86SubSuperRegister(MCRegister, unsigned, bool High=false)</div><div class="ttdoc">Returns the sub or super register of a specific X86 register. </div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00772">X86MCTargetDesc.cpp:772</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="classllvm_1_1X86MachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1X86MachineFunctionInfo.html">llvm::X86MachineFunctionInfo</a></div><div class="ttdoc">X86MachineFunctionInfo - This class is derived from MachineFunction and contains private X86 target-s...</div><div class="ttdef"><b>Definition:</b> <a href="X86MachineFunctionInfo_8h_source.html#l00024">X86MachineFunctionInfo.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1X86FrameLowering_html_abb804392ca8368795013f2e5dc001ee2"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html#abb804392ca8368795013f2e5dc001ee2">llvm::X86FrameLowering::Uses64BitFramePtr</a></div><div class="ttdeci">bool Uses64BitFramePtr</div><div class="ttdoc">True if the 64-bit frame or stack pointer should be used. </div><div class="ttdef"><b>Definition:</b> <a href="X86FrameLowering_8h_source.html#l00046">X86FrameLowering.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_aac7b6f011839cfcf4d25443e735b57a5"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#aac7b6f011839cfcf4d25443e735b57a5">llvm::X86RegisterInfo::X86RegisterInfo</a></div><div class="ttdeci">X86RegisterInfo(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00044">X86RegisterInfo.cpp:44</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a080a45c15fffba2e3b64ca45ff9fe069"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a080a45c15fffba2e3b64ca45ff9fe069">llvm::X86RegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const override</div><div class="ttdoc">getPointerRegClass - Returns a TargetRegisterClass used for pointer values. </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00179">X86RegisterInfo.cpp:179</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8b3de6401453f275f010559d01834826"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8b3de6401453f275f010559d01834826">llvm::ISD::CLEANUPRET</a></div><div class="ttdoc">CLEANUPRET - Represents a return from a cleanup block funclet. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00751">ISDOpcodes.h:751</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a4d29a6154e85b01c7a17d09e23e71eca"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4d29a6154e85b01c7a17d09e23e71eca">llvm::X86TargetLowering::supportSwiftError</a></div><div class="ttdeci">bool supportSwiftError() const override</div><div class="ttdoc">Return true if the target supports swifterror attribute. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l47274">X86ISelLowering.cpp:47274</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="X86RegisterInfo_8cpp_html_a97265f2cad366f364b2bc884e589277e"><div class="ttname"><a href="X86RegisterInfo_8cpp.html#a97265f2cad366f364b2bc884e589277e">isFuncletReturnInstr</a></div><div class="ttdeci">static bool isFuncletReturnInstr(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00705">X86RegisterInfo.cpp:705</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a692f8a360f34d8e62b4940f3a8966216"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a692f8a360f34d8e62b4940f3a8966216">llvm::X86Subtarget::isTarget64BitLP64</a></div><div class="ttdeci">bool isTarget64BitLP64() const</div><div class="ttdoc">Is this x86_64 with the LP64 programming model (standard AMD64, no x32)? </div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00570">X86Subtarget.h:570</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00797">MCRegisterInfo.h:797</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classX86GenRegisterInfo_html"><div class="ttname"><a href="classX86GenRegisterInfo.html">X86GenRegisterInfo</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a0509430713d587eba74220a8375948a8"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a0509430713d587eba74220a8375948a8">llvm::MachineFrameInfo::hasVarSizedObjects</a></div><div class="ttdeci">bool hasVarSizedObjects() const</div><div class="ttdoc">This method may be called any time after instruction selection is complete to determine if the stack ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00350">MachineFrameInfo.h:350</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a242c8591b53ef3b0846119dc1a70df2c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">llvm::TargetRegisterInfo::canRealignStack</a></div><div class="ttdeci">virtual bool canRealignStack(const MachineFunction &amp;MF) const</div><div class="ttdoc">True if the stack can be realigned for the target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00442">TargetRegisterInfo.cpp:442</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a175455eaa3cecc21fcd21b029b65c0a9"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a175455eaa3cecc21fcd21b029b65c0a9">llvm::X86RegisterInfo::getCalleeSavedRegsViaCopy</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegsViaCopy(const MachineFunction *MF) const</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00399">X86RegisterInfo.cpp:399</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a0ffdaac072d45ad155d59dab129d2311"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a0ffdaac072d45ad155d59dab129d2311">llvm::TargetRegisterClass::sc_iterator</a></div><div class="ttdeci">const TargetRegisterClass *const * sc_iterator</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00048">TargetRegisterInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00555">MachineOperand.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a0e4f70f282c8a4e3c76d398cdfd4aebf"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a0e4f70f282c8a4e3c76d398cdfd4aebf">llvm::X86Subtarget::hasVLX</a></div><div class="ttdeci">bool hasVLX() const</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00688">X86Subtarget.h:688</a></div></div>
<div class="ttc" id="classllvm_1_1X86FrameLowering_html_a65cea1a966f3bf7fe018e3dbffc02afb"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html#a65cea1a966f3bf7fe018e3dbffc02afb">llvm::X86FrameLowering::getWin64EHFrameIndexRef</a></div><div class="ttdeci">int getWin64EHFrameIndexRef(const MachineFunction &amp;MF, int FI, unsigned &amp;SPReg) const</div><div class="ttdef"><b>Definition:</b> <a href="X86FrameLowering_8cpp_source.html#l01852">X86FrameLowering.cpp:1852</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2ae6c7f069a983c84ea52c71b384ad2730"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2ae6c7f069a983c84ea52c71b384ad2730">llvm::X86AS::GS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00156">X86.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1X86FrameLowering_html_a27de32522776b0243eaa10ae9e0c27d4"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html#a27de32522776b0243eaa10ae9e0c27d4">llvm::X86FrameLowering::hasFP</a></div><div class="ttdeci">bool hasFP(const MachineFunction &amp;MF) const override</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register...</div><div class="ttdef"><b>Definition:</b> <a href="X86FrameLowering_8cpp_source.html#l00083">X86FrameLowering.cpp:83</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">llvm::N86::ESI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="X86RegisterInfo_8cpp_html_a2c2ef8ef0c3261bbb61c2664c278fb05"><div class="ttname"><a href="X86RegisterInfo_8cpp.html#a2c2ef8ef0c3261bbb61c2664c278fb05">EnableBasePointer</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableBasePointer(&quot;x86-use-base-pointer&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Enable use of a base pointer for complex stack frames&quot;))</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad98fe80b4fa4b8dd783fe5c5f398afc2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad98fe80b4fa4b8dd783fe5c5f398afc2">llvm::MachineRegisterInfo::canReserveReg</a></div><div class="ttdeci">bool canReserveReg(unsigned PhysReg) const</div><div class="ttdoc">canReserveReg - Returns true if PhysReg can be used as a reserved register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00879">MachineRegisterInfo.h:879</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_aa1da2564961dc226cc06c5c95d9a603d"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#aa1da2564961dc226cc06c5c95d9a603d">llvm::X86RegisterInfo::shouldRewriteCopySrc</a></div><div class="ttdeci">bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00219">X86RegisterInfo.cpp:219</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a7477aafbbe989ad35b96fac186d8e9fd"><div class="ttname"><a href="classllvm_1_1Function.html#a7477aafbbe989ad35b96fac186d8e9fd">llvm::Function::getAttributes</a></div><div class="ttdeci">AttributeList getAttributes() const</div><div class="ttdoc">Return the attribute list for this Function. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00223">Function.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a339d32ea1f7597a13e849615446a7d26"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a339d32ea1f7597a13e849615446a7d26">llvm::X86RegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdoc">getReservedRegs - Returns a bitset indexed by physical register number indicating if a register is a ...</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00519">X86RegisterInfo.cpp:519</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a9f6ac05d37c2fbf197de42295c23fd6e"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a9f6ac05d37c2fbf197de42295c23fd6e">llvm::CallingConv::PreserveAll</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00070">CallingConv.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1X86FrameLowering_html_ab69c52bac76806c714de3de7674d8f31"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html#ab69c52bac76806c714de3de7674d8f31">llvm::X86FrameLowering::Is64Bit</a></div><div class="ttdeci">bool Is64Bit</div><div class="ttdoc">Is64Bit implies that x86_64 instructions are available. </div><div class="ttdef"><b>Definition:</b> <a href="X86FrameLowering_8h_source.html#l00039">X86FrameLowering.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_afbc004dab58386520b6b6e71c6868fc2"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#afbc004dab58386520b6b6e71c6868fc2">llvm::X86RegisterInfo::adjustStackMapLiveOutMask</a></div><div class="ttdeci">void adjustStackMapLiveOutMask(uint32_t *Mask) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00611">X86RegisterInfo.cpp:611</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00154">MachineOperand.cpp:154</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a98888e51e12ea1877813c33f20dc85b0"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a98888e51e12ea1877813c33f20dc85b0">llvm::X86RegisterInfo::getPtrSizedStackRegister</a></div><div class="ttdeci">unsigned getPtrSizedStackRegister(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00810">X86RegisterInfo.cpp:810</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a04af1d639a21e7ef4357facd283b42c4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a04af1d639a21e7ef4357facd283b42c4">llvm::MachineInstr::isReturn</a></div><div class="ttdeci">bool isReturn(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00672">MachineInstr.h:672</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794ae41511c1ad4197da36cef403f34bac72"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ae41511c1ad4197da36cef403f34bac72">llvm::CallingConv::Win64</a></div><div class="ttdoc">The C convention as implemented on Windows/x86-64 and AArch64. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00164">CallingConv.h:164</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a765508a953368531a7d69d1279e6cfb1"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a765508a953368531a7d69d1279e6cfb1">llvm::CallingConv::X86_INTR</a></div><div class="ttdoc">X86_INTR - x86 hardware interrupt context. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00184">CallingConv.h:184</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a7736bfc4c1afef875ecf02f2a7701fe3"><div class="ttname"><a href="classllvm_1_1Triple.html#a7736bfc4c1afef875ecf02f2a7701fe3">llvm::Triple::isOSWindows</a></div><div class="ttdeci">bool isOSWindows() const</div><div class="ttdoc">Tests whether the OS is Windows. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00539">Triple.h:539</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a97b47799ffd834b0fddcc8cee6fbe234"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a97b47799ffd834b0fddcc8cee6fbe234">llvm::X86Subtarget::getTargetLowering</a></div><div class="ttdeci">const X86TargetLowering * getTargetLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00506">X86Subtarget.h:506</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html_a75d6c6f22bf21c4725e3f9be5ec0b07e"><div class="ttname"><a href="classllvm_1_1AttributeList.html#a75d6c6f22bf21c4725e3f9be5ec0b07e">llvm::AttributeList::hasAttrSomewhere</a></div><div class="ttdeci">bool hasAttrSomewhere(Attribute::AttrKind Kind, unsigned *Index=nullptr) const</div><div class="ttdoc">Return true if the specified attribute is set for at least one parameter or for the return value...</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l01327">Attributes.cpp:1327</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a842441ec6290263363da4edef875b5c5"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a842441ec6290263363da4edef875b5c5">llvm::X86RegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00112">X86RegisterInfo.cpp:112</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a75ca432daed6f894bf0171c4d088d6af"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a75ca432daed6f894bf0171c4d088d6af">llvm::X86RegisterInfo::hasReservedSpillSlot</a></div><div class="ttdeci">bool hasReservedSpillSlot(const MachineFunction &amp;MF, unsigned Reg, int &amp;FrameIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00669">X86RegisterInfo.cpp:669</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abeafc6368d78fec23ce328e7ecad4316"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abeafc6368d78fec23ce328e7ecad4316">llvm::TargetRegisterClass::getSuperClasses</a></div><div class="ttdeci">sc_iterator getSuperClasses() const</div><div class="ttdoc">Returns a NULL-terminated list of super-classes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00173">TargetRegisterInfo.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794ad47327c131a0990283111588b89587cb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad47327c131a0990283111588b89587cb">llvm::CallingConv::Intel_OCL_BI</a></div><div class="ttdoc">Intel_OCL_BI - Calling conventions for Intel OpenCL built-ins. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00150">CallingConv.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a1778f5c464f88710033f7e11e84a9324ab0c4c38b98e3b1482fc1c5afc8649e28"><div class="ttname"><a href="classllvm_1_1Triple.html#a1778f5c464f88710033f7e11e84a9324ab0c4c38b98e3b1482fc1c5afc8649e28">llvm::Triple::GNUX32</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00205">Triple.h:205</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a0a2f7f58e13ef845dec03afe1e85e64d"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a0a2f7f58e13ef845dec03afe1e85e64d">llvm::X86InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02965">X86InstrInfo.cpp:2965</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abee1c3236731101b249f6eeffd8cd7ba"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">llvm::TargetRegisterClass::hasSuperClassEq</a></div><div class="ttdeci">bool hasSuperClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a super-class of or equal to this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00135">TargetRegisterInfo.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a18208e1538084b1295663e6d57f10f7e"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a18208e1538084b1295663e6d57f10f7e">llvm::X86RegisterInfo::trackLivenessAfterRegAlloc</a></div><div class="ttdeci">bool trackLivenessAfterRegAlloc(const MachineFunction &amp;MF) const override</div><div class="ttdoc">Code Generation virtual methods... </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00076">X86RegisterInfo.cpp:76</a></div></div>
<div class="ttc" id="classllvm_1_1X86FrameLowering_html"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html">llvm::X86FrameLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="X86FrameLowering_8h_source.html#l00026">X86FrameLowering.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_ae5cadf189c0010ac64e7b040cbde4cf4"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#ae5cadf189c0010ac64e7b040cbde4cf4">llvm::X86RegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">const uint32_t * getNoPreservedMask() const override</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00511">X86RegisterInfo.cpp:511</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="Constants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div><div class="ttdoc">This file contains the declarations for the subclasses of Constant, which represent the different fla...</div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_ae6e7e975f7a4e5d535be32068a7c67df"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">llvm::MachineFrameInfo::isFixedObjectIndex</a></div><div class="ttdeci">bool isFixedObjectIndex(int ObjectIdx) const</div><div class="ttdoc">Returns true if the specified index corresponds to a fixed stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00657">MachineFrameInfo.h:657</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8">llvm::N86::EBX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="X86RegisterInfo_8h_html"><div class="ttname"><a href="X86RegisterInfo_8h.html">X86RegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00772">MCRegisterInfo.h:772</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html">llvm::X86Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00052">X86Subtarget.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a6afff15818a5fb74943eccad1ff4f786"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a6afff15818a5fb74943eccad1ff4f786">llvm::X86RegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00409">X86RegisterInfo.cpp:409</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a9d8d606e0233e621c5024f2d9c1b0451"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a9d8d606e0233e621c5024f2d9c1b0451">llvm::X86RegisterInfo::getSEHRegNum</a></div><div class="ttdeci">int getSEHRegNum(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00082">X86RegisterInfo.cpp:82</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa233a8fe996a2045f5b02f5161e145c2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa233a8fe996a2045f5b02f5161e145c2">llvm::MachineOperand::setOffset</a></div><div class="ttdeci">void setOffset(int64_t Offset)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00668">MachineOperand.h:668</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="X86Subtarget_8h_html"><div class="ttname"><a href="X86Subtarget_8h.html">X86Subtarget.h</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a45e0af6fcebf5fd5a4584974e13c6810"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a45e0af6fcebf5fd5a4584974e13c6810">llvm::X86RegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00795">X86RegisterInfo.cpp:795</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794afab01b07b85e043c71ad4e2715d22073"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794afab01b07b85e043c71ad4e2715d22073">llvm::CallingConv::X86_RegCall</a></div><div class="ttdoc">Register calling convention used for parameters transfer optimization. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00214">CallingConv.h:214</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_aad0000e09533288b1ecafda7cc924adc"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#aad0000e09533288b1ecafda7cc924adc">llvm::X86RegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00717">X86RegisterInfo.cpp:717</a></div></div>
<div class="ttc" id="namespacellvm_html_a3c06dd4f7f2b68acd70b64194485b09d"><div class="ttname"><a href="namespacellvm.html#a3c06dd4f7f2b68acd70b64194485b09d">llvm::isInt&lt; 32 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 32 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00345">MathExtras.h:345</a></div></div>
<div class="ttc" id="TargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_a85bf92f849a9d2d11f112747b93cb2ae"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">llvm::X86_MC::initLLVMToSEHAndCVRegMapping</a></div><div class="ttdeci">void initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00077">X86MCTargetDesc.cpp:77</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00157">X86.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00515">ExecutionEngine.h:515</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="X86MachineFunctionInfo_8h_html"><div class="ttname"><a href="X86MachineFunctionInfo_8h.html">X86MachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a6beb910ab0112de8679b6d2703351384"><div class="ttname"><a href="classllvm_1_1Triple.html#a6beb910ab0112de8679b6d2703351384">llvm::Triple::getEnvironment</a></div><div class="ttdeci">EnvironmentType getEnvironment() const</div><div class="ttdoc">getEnvironment - Get the parsed environment type of this triple. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00315">Triple.h:315</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_af9d07c5d74dcf9baf1693e4c7a98074b"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#af9d07c5d74dcf9baf1693e4c7a98074b">llvm::X86RegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdoc">getCalleeSavedRegs - Return a null-terminated list of all of the callee-save registers on this target...</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00280">X86RegisterInfo.cpp:280</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_aa8b3c942dab185adcd16d71dfee51b30"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#aa8b3c942dab185adcd16d71dfee51b30">llvm::X86RegisterInfo::getCrossCopyRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCrossCopyRegClass(const TargetRegisterClass *RC) const override</div><div class="ttdoc">getCrossCopyRegClass - Returns a legal register class to copy a register in the specified class to or...</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00249">X86RegisterInfo.cpp:249</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a60d014846b23498268005ffec9608bc0"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a60d014846b23498268005ffec9608bc0">llvm::X86Subtarget::isTarget64BitILP32</a></div><div class="ttdeci">bool isTarget64BitILP32() const</div><div class="ttdoc">Is this x86_64 with the ILP32 programming model (x32 ABI)? </div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00564">X86Subtarget.h:564</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a768ff6dfb15d23afedd7f07501afee9e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a768ff6dfb15d23afedd7f07501afee9e">llvm::MachineFunction::callsEHReturn</a></div><div class="ttdeci">bool callsEHReturn() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00848">MachineFunction.h:848</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a5745ec92b8560352a9019883d3488b7f"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a5745ec92b8560352a9019883d3488b7f">llvm::X86RegisterInfo::getDarwinTLSCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getDarwinTLSCallPreservedMask() const</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00515">X86RegisterInfo.cpp:515</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad5bef9f5be828b62f053b3017eb9dbdb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">llvm::MachineOperand::clobbersPhysReg</a></div><div class="ttdeci">static bool clobbersPhysReg(const uint32_t *RegMask, unsigned PhysReg)</div><div class="ttdoc">clobbersPhysReg - Returns true if this RegMask clobbers PhysReg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00615">MachineOperand.h:615</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a20ddc463f96d806f369d56205ea205f5"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a20ddc463f96d806f369d56205ea205f5">llvm::CallingConv::HiPE</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00055">CallingConv.h:55</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="TargetFrameLowering_8h_html"><div class="ttname"><a href="TargetFrameLowering_8h.html">TargetFrameLowering.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aec1078d911aabd272954b9125eaee6df"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aec1078d911aabd272954b9125eaee6df">llvm::ISD::CATCHRET</a></div><div class="ttdoc">CATCHRET - Represents a return from a catch block funclet. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00747">ISDOpcodes.h:747</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1X86FrameLowering_html_aebdfd150ce7565ecc1c613b90c48a033"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html#aebdfd150ce7565ecc1c613b90c48a033">llvm::X86FrameLowering::getFrameIndexReferenceSP</a></div><div class="ttdeci">int getFrameIndexReferenceSP(const MachineFunction &amp;MF, int FI, unsigned &amp;SPReg, int Adjustment) const</div><div class="ttdef"><b>Definition:</b> <a href="X86FrameLowering_8cpp_source.html#l01866">X86FrameLowering.cpp:1866</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a8e8dc64aad833bd23d07d3384522575e"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a8e8dc64aad833bd23d07d3384522575e">llvm::CallingConv::GHC</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00051">CallingConv.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf">llvm::CallingConv::CXX_FAST_TLS</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00076">CallingConv.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a5f57fdbb65e054ee2e03be0ffd3001b3"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a5f57fdbb65e054ee2e03be0ffd3001b3">llvm::TargetRegisterInfo::shouldRewriteCopySrc</a></div><div class="ttdeci">virtual bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00373">TargetRegisterInfo.cpp:373</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a9e0d7431e635bbbf753602d214d89f0e"><div class="ttname"><a href="classllvm_1_1Triple.html#a9e0d7431e635bbbf753602d214d89f0e">llvm::Triple::isArch64Bit</a></div><div class="ttdeci">bool isArch64Bit() const</div><div class="ttdoc">Test whether the architecture is 64-bit. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8cpp_source.html#l01298">Triple.cpp:1298</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a7d2f8efd82042b4cf611ba10e9e79ed0"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7d2f8efd82042b4cf611ba10e9e79ed0">llvm::MachineBasicBlock::isEHFuncletEntry</a></div><div class="ttdeci">bool isEHFuncletEntry() const</div><div class="ttdoc">Returns true if this is the entry block of an EH funclet. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00400">MachineBasicBlock.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af624ff47eaa512dbe23866accb3837c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">llvm::MachineOperand::getOffset</a></div><div class="ttdeci">int64_t getOffset() const</div><div class="ttdoc">Return the offset from the symbol in this operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00598">MachineOperand.h:598</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">llvm::N86::ESP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9404d5d9e4be534bb544777aae216691"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdoc">ChangeToRegister - Replace this operand with a new register operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00234">MachineOperand.cpp:234</a></div></div>
<div class="ttc" id="X86FrameLowering_8h_html"><div class="ttname"><a href="X86FrameLowering_8h.html">X86FrameLowering.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a4f42667edde6e9cb80cfae6361e5e76a"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a4f42667edde6e9cb80cfae6361e5e76a">llvm::CallingConv::AnyReg</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00062">CallingConv.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_af029ee7fc6369c1939d5e11c247e7378"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#af029ee7fc6369c1939d5e11c247e7378">llvm::X86RegisterInfo::getSubClassWithSubReg</a></div><div class="ttdeci">const TargetRegisterClass * getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00087">X86RegisterInfo.cpp:87</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a30f370db486c13d737d92e751e1b9f10"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a30f370db486c13d737d92e751e1b9f10">llvm::X86RegisterInfo::canRealignStack</a></div><div class="ttdeci">bool canRealignStack(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00650">X86RegisterInfo.cpp:650</a></div></div>
<div class="ttc" id="X86RegisterInfo_8cpp_html_af9f0dd8cdc378cede742f2ce618fb45f"><div class="ttname"><a href="X86RegisterInfo_8cpp.html#af9f0dd8cdc378cede742f2ce618fb45f">CantUseSP</a></div><div class="ttdeci">static bool CantUseSP(const MachineFrameInfo &amp;MFI)</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00631">X86RegisterInfo.cpp:631</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a94ec9273479164e4aec1d5d91b71dc85"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a94ec9273479164e4aec1d5d91b71dc85">llvm::CallingConv::Cold</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00048">CallingConv.h:48</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a3f8227288993442d6f4a0bb234c9bc5b"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a3f8227288993442d6f4a0bb234c9bc5b">llvm::CallingConv::CFGuard_Check</a></div><div class="ttdoc">Special calling convention on Windows for calling the Control Guard Check ICall funtion. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00087">CallingConv.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a290ddb05d1b6ea50bfe421dd3f7b6164"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a290ddb05d1b6ea50bfe421dd3f7b6164">llvm::X86Subtarget::hasSSE1</a></div><div class="ttdeci">bool hasSSE1() const</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00584">X86Subtarget.h:584</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca">llvm::X86AS::SS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00158">X86.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a8caa24f675e22c202d5eb8937e54def1"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">llvm::X86Subtarget::hasAVX512</a></div><div class="ttdeci">bool hasAVX512() const</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00592">X86Subtarget.h:592</a></div></div>
<div class="ttc" id="classllvm_1_1X86FrameLowering_html_a9b949d3b470c19d6919012f1b75063a9"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html#a9b949d3b470c19d6919012f1b75063a9">llvm::X86FrameLowering::getFrameIndexReference</a></div><div class="ttdeci">int getFrameIndexReference(const MachineFunction &amp;MF, int FI, unsigned &amp;FrameReg) const override</div><div class="ttdoc">getFrameIndexReference - This method should return the base register and offset used to reference a f...</div><div class="ttdef"><b>Definition:</b> <a href="X86FrameLowering_8cpp_source.html#l01758">X86FrameLowering.cpp:1758</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="AliasAnalysis_8cpp_html_a59771df77981e87ed0a09221f120f759"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a59771df77981e87ed0a09221f120f759">false</a></div><div class="ttdeci">Function Alias Analysis false</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00774">AliasAnalysis.cpp:774</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a75001f504c95fbf8b2286ec95e9fa169"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a75001f504c95fbf8b2286ec95e9fa169">llvm::X86RegisterInfo::getStackRegister</a></div><div class="ttdeci">Register getStackRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8h_source.html#l00139">X86RegisterInfo.h:139</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_ad057cb3300544ebb741b871a45faae7d"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#ad057cb3300544ebb741b871a45faae7d">llvm::X86RegisterInfo::getBaseRegister</a></div><div class="ttdeci">Register getBaseRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8h_source.html#l00140">X86RegisterInfo.h:140</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:13:17 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
