{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 21:48:11 2023 " "Info: Processing started: Wed Nov 01 21:48:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex1 -c ex1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ex1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ex1 " "Info: Found entity 1: ex1" {  } { { "ex1.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex1/ex1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex1 " "Info: Elaborating entity \"ex1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst7 " "Warning: Block or symbol \"VCC\" of instance \"inst7\" overlaps another block or symbol" {  } { { "ex1.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex1/ex1.bdf" { { 136 464 480 168 "inst7" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "2K 74112 inst1 " "Warning: Port \"2K\" of type 74112 and instance \"inst1\" is missing source signal" {  } { { "ex1.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex1/ex1.bdf" { { 328 648 768 520 "inst1" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "2J 74112 inst1 " "Warning: Port \"2J\" of type 74112 and instance \"inst1\" is missing source signal" {  } { { "ex1.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex1/ex1.bdf" { { 328 648 768 520 "inst1" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "2PRN 74112 inst1 " "Warning: Port \"2PRN\" of type 74112 and instance \"inst1\" is missing source signal" {  } { { "ex1.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex1/ex1.bdf" { { 328 648 768 520 "inst1" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "2CLK 74112 inst1 " "Warning: Port \"2CLK\" of type 74112 and instance \"inst1\" is missing source signal" {  } { { "ex1.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex1/ex1.bdf" { { 328 648 768 520 "inst1" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "2CLRN 74112 inst1 " "Warning: Port \"2CLRN\" of type 74112 and instance \"inst1\" is missing source signal" {  } { { "ex1.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex1/ex1.bdf" { { 328 648 768 520 "inst1" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74112 " "Info: Found entity 1: 74112" {  } { { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74112 74112:inst " "Info: Elaborating entity \"74112\" for hierarchy \"74112:inst\"" {  } { { "ex1.bdf" "inst" { Schematic "D:/Errant/Documents/Quartus/lab6/ex1/ex1.bdf" { { 112 648 768 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74112:inst " "Info: Elaborated megafunction instantiation \"74112:inst\"" {  } { { "ex1.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex1/ex1.bdf" { { 112 648 768 304 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "9 " "Info: Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 21:48:11 2023 " "Info: Processing ended: Wed Nov 01 21:48:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
