# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1090 0.000512 4096 80 670 36480 6.62557 88.3077 209.686 304.67 304.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 440 3.2e-05 2048 130 590 249856 204.375 55.9344 684.696 1671.3 2616.52 2616.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 480 0.000512 512 90 510 25600 2.12141 0.93792 8.06989 51.3193 62.6031 62.7323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 360 0.000128 4096 95 2170 55296 59.3427 28.3406 581.992 838.737 1508.54 1508.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 380 3.2e-05 1024 115 420 176128 113.977 26.8246 192.049 855.856 1188.92 1189.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1350 0.001024 1024 80 160 18688 0.754272 2.8712 51.3004 54.9697 55.0344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 970 3.2e-05 2048 280 1300 458752 128.59 56.0087 1567.15 1676.8 3428.73 3428.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1370 3.2e-05 2048 300 1390 534528 101.943 56.1337 1842.77 1676.8 3677.81 3677.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1750 6.4e-05 4096 360 2050 279040 72.0468 55.6043 2591.73 1677.1 4396.6 4396.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1590 6.4e-05 4096 180 2340 293504 46.3176 55.59 2799.43 1677.13 4578.54 4578.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1090 0.000512 4096 80 670 36432 6.62006 101.838 209.498 318.007 318.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 440 3.2e-05 2048 130 590 248832 204.77 56.0851 726.903 1670.16 2658.13 2658.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 480 0.000512 512 90 510 24192 2.11808 0.919552 8.78179 49.6703 61.6449 61.7741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 360 0.000128 4096 95 2170 54720 59.4716 28.3873 651.604 838.536 1578.13 1578.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 10 380 3.2e-05 1024 115 420 175104 114.07 26.8696 200.135 835.18 1176.47 1176.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1350 0.001024 1024 80 160 18648 0.747776 3.22909 51.2573 55.276 55.3398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 970 3.2e-05 2048 280 1300 458496 128.789 56.1611 1786.7 1676.36 3648.2 3648.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1370 3.2e-05 2048 300 1390 534528 102 56.1764 2099.56 1676.41 3934.32 3934.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1750 6.4e-05 4096 360 2050 279072 72.1869 55.7111 2933.44 1676.57 4738.02 4738.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1590 6.4e-05 4096 180 2340 293616 46.4332 55.6957 3163.44 1677.35 4943 4943.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1090 0.000512 4096 80 670 36480 6.6361 106.348 209.753 322.788 322.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 440 3.2e-05 2048 130 590 250880 204.731 56.0906 769.801 1676.68 2707.51 2707.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 480 0.000512 512 90 510 24320 2.14035 0.929312 9.23638 49.9352 62.3974 62.5254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 360 0.000128 4096 95 2170 55040 59.2588 28.3727 683.865 838.729 1610.35 1610.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 10 380 3.2e-05 1024 115 420 179200 113.772 26.92 210.284 838.894 1190.33 1190.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1350 0.001024 1024 80 160 18640 0.759808 3.38534 51.253 55.4407 55.4988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 970 3.2e-05 2048 280 1300 458240 128.473 56.0916 1868.12 1676.68 3729.56 3729.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1370 3.2e-05 2048 300 1390 533760 101.82 56.0681 2197.77 1676.8 4032.62 4032.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1750 6.4e-05 4096 360 2050 279040 71.9681 55.6756 3064.7 1677.02 4869.48 4869.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1590 6.4e-05 4096 180 2340 293600 46.2983 55.6611 3311.6 1677.06 5090.7 5090.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1090 0.000512 4096 80 670 36384 6.61933 99.0473 209.312 315.03 315.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 440 3.2e-05 2048 130 590 245760 204.642 55.6957 678.747 1665.65 2604.95 2605.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 480 0.000512 512 90 510 24576 2.13178 0.930208 8.68682 49.9475 61.8574 61.9791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 360 0.000128 4096 95 2170 54528 59.2579 28.3306 633.703 837.393 1558.82 1558.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 380 3.2e-05 1024 115 420 172032 113.735 26.7395 169.978 833.04 1143.71 1143.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1350 0.001024 1024 80 160 18624 0.751104 3.15507 51.2509 55.1993 55.2579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 970 3.2e-05 2048 280 1300 457728 128.297 55.9417 1740.17 1673.87 3598.48 3598.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1370 3.2e-05 2048 300 1390 532992 101.593 55.9463 2042.71 1673.86 3874.28 3874.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1750 6.4e-05 4096 360 2050 278784 71.8767 55.599 2845.64 1676.17 4649.4 4649.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1590 6.4e-05 4096 180 2340 293568 46.1914 55.5885 3077.27 1677.19 4856.32 4856.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1090 0.000512 4096 80 670 36400 6.62323 100.153 209.275 316.103 316.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 440 3.2e-05 2048 130 590 249600 204.119 55.8411 678.424 1665.41 2604.02 2604.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 480 0.000512 512 90 510 24000 2.16637 0.93008 8.52979 49.9271 61.7136 61.8414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 360 0.000128 4096 95 2170 54400 59.5741 28.4258 637.57 837.389 1563.09 1563.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 380 3.2e-05 1024 115 420 172800 114.091 26.8177 166.947 832.856 1140.93 1141.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1350 0.001024 1024 80 160 18600 0.745472 3.15178 51.2078 55.1481 55.2067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 970 3.2e-05 2048 280 1300 457600 128.935 56.207 1758.43 1673.79 3617.56 3617.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1370 3.2e-05 2048 300 1390 532800 102.203 56.0968 2067.56 1677.02 3903.05 3903.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1750 6.4e-05 4096 360 2050 279200 72.3518 55.7413 2885.98 1678.33 4692.52 4692.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1590 6.4e-05 4096 180 2340 293600 46.5388 55.7472 3109.14 1676.16 4887.67 4887.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1090 0.000512 4096 80 670 36400 6.61933 103.158 209.338 319.17 319.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 440 3.2e-05 2048 130 590 250880 203.928 56.0376 466.994 1672.88 2400.07 2400.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 480 0.000512 512 90 510 23296 2.12198 0.903168 8.70752 49.4233 61.3121 61.4424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 360 0.000128 4096 95 2170 54656 59.3125 28.3605 656.994 836.913 1581.72 1581.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 380 3.2e-05 1024 115 420 172032 114.455 26.8944 182.142 836.488 1160.2 1160.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1350 0.001024 1024 80 160 18592 0.756224 3.34643 51.2134 55.3592 55.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 970 3.2e-05 2048 280 1300 458752 128.068 56.0845 1805.75 1673.53 3663.63 3663.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1370 3.2e-05 2048 300 1390 532224 101.921 56.0099 2113.94 1676.33 3948.37 3948.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1750 6.4e-05 4096 360 2050 279104 71.9746 55.6521 2944.28 1677.59 4749.61 4749.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1590 6.4e-05 4096 180 2340 293440 46.2833 55.6627 3174.24 1677.99 4954.25 4954.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1090 0.000512 4096 80 670 36360 6.62682 103.157 209.199 319.035 319.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 440 3.2e-05 2048 130 590 245760 205.113 55.9613 458.633 1668.91 2388.86 2389.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 480 0.000512 512 90 510 24960 2.11699 0.932032 9.31619 49.94 62.4669 62.5971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 360 0.000128 4096 95 2170 53760 59.4219 28.3812 649.945 835.014 1572.9 1573.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 380 3.2e-05 1024 115 420 176640 113.971 26.9353 182.065 834.567 1157.77 1157.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1350 0.001024 1024 80 160 18600 0.749504 3.32502 51.2389 55.3578 55.4172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 970 3.2e-05 2048 280 1300 456960 128.246 55.9483 1809.91 1668.9 3663.21 3663.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1370 3.2e-05 2048 300 1390 533760 101.89 56.0476 2134.15 1676.19 3968.45 3968.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1750 6.4e-05 4096 360 2050 278880 72.1989 55.7138 2966.37 1695.85 4790.24 4790.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1590 6.4e-05 4096 180 2340 293520 46.3856 55.7199 3201.68 1675.62 4979.49 4979.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1090 0.000512 4096 80 670 36352 6.61926 100.033 209.364 316.069 316.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 440 3.2e-05 2048 130 590 245760 204.977 55.9025 444.088 1671.67 2376.87 2377.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 480 0.000512 512 90 510 24576 2.17261 0.94208 8.84211 51.3608 63.4755 63.6047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 360 0.000128 4096 95 2170 54272 59.267 28.3254 635.29 836.42 1559.44 1559.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 380 3.2e-05 1024 115 420 172032 113.992 26.8303 111.247 836.111 1088.4 1088.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1350 0.001024 1024 80 160 18560 0.75184 3.23779 51.2078 55.2444 55.3001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 970 3.2e-05 2048 280 1300 454656 128.697 55.8737 1742.15 1671.66 3598.57 3598.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1370 3.2e-05 2048 300 1390 534528 101.527 56.0969 2066.86 1677.22 3901.87 3902.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1750 6.4e-05 4096 360 2050 279040 71.9335 55.5827 2871.56 1677.72 4676.9 4677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1590 6.4e-05 4096 180 2340 293376 46.2721 55.5989 3091.18 1677.65 4870.78 4870.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1090 0.000512 4096 80 670 36288 6.62205 100.472 209.164 316.311 316.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 440 3.2e-05 2048 130 590 233472 205.076 55.2216 424.576 1648.28 2333.37 2333.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 480 0.000512 512 90 510 21504 2.15024 0.884544 7.86723 47.9091 58.9644 59.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 360 0.000128 4096 95 2170 53760 59.2071 28.2954 633.3 833.232 1554.17 1554.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 380 3.2e-05 1024 115 420 159744 113.886 26.4414 104.001 824.317 1068.87 1069.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1350 0.001024 1024 80 160 18432 0.743392 3.22771 50.0552 54.0703 54.1266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 970 3.2e-05 2048 280 1300 454656 127.689 55.6846 1753.15 1665.53 3602.26 3602.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1370 3.2e-05 2048 300 1390 531456 101.87 56.0048 2067.75 1672.97 3898.77 3898.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1750 6.4e-05 4096 360 2050 278016 71.9375 55.593 2886.66 1673.52 4687.81 4687.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1590 6.4e-05 4096 180 2340 293376 46.2295 55.617 3122.94 1675.5 4900.37 4900.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1090 0.000512 4096 80 670 36200 6.60134 107.582 210.733 324.966 325.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 440 3.2e-05 2048 130 590 243200 202.44 55.2202 474.92 1664.13 2396.92 2397.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 480 0.000512 512 90 510 22400 2.23907 0.929536 8.86605 51.2843 63.4747 63.5965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 360 0.000128 4096 95 2170 52800 59.495 28.3618 663.867 841.615 1593.47 1593.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 380 3.2e-05 1024 115 420 166400 113.377 26.5376 116.579 832.179 1088.88 1089.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1350 0.001024 1024 80 160 18400 0.743584 3.44906 51.3115 55.5484 55.6027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 970 3.2e-05 2048 280 1300 454400 128.224 55.8695 1865.98 1681.46 3731.72 3731.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1370 3.2e-05 2048 300 1390 531200 102.273 56.0751 2194.64 1690.2 4043.35 4043.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1750 6.4e-05 4096 360 2050 278400 72.0957 55.7295 3069.4 1690.72 4888.05 4888.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1590 6.4e-05 4096 180 2340 293200 46.3892 55.6985 3311.89 1690.77 5104.82 5104.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1090 0.000512 4096 80 670 36096 6.57453 125.793 208.64 341.058 341.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 440 3.2e-05 2048 130 590 245760 204.765 55.8428 560.261 1671.69 2492.78 2492.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 480 0.000512 512 90 510 20480 2.20659 0.887584 9.74576 47.9747 60.9694 61.1001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 360 0.000128 4096 95 2170 53248 59.3154 28.3273 782.733 836.952 1707.46 1707.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 380 3.2e-05 1024 115 420 163840 114.857 26.8366 133.985 835.949 1111.84 1112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1350 0.001024 1024 80 160 18432 0.754816 4.11254 51.2112 56.1212 56.1807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 970 3.2e-05 2048 280 1300 450560 129.446 55.9165 2167.89 1671.66 4025.11 4025.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1370 3.2e-05 2048 300 1390 532480 101.417 55.937 2585.47 1671.68 4414.67 4414.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1750 6.4e-05 4096 360 2050 277504 71.9155 55.5588 3583.99 1672.32 5383.89 5383.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1590 6.4e-05 4096 180 2340 292864 46.2294 55.5929 3868.57 1681.41 5651.89 5651.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1090 0.000512 4096 80 675 36512 6.64576 87.2997 209.615 303.61 303.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 440 3.2e-05 2048 130 600 251904 205.353 55.9739 805.28 1675.34 2742.16 2742.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 480 0.000512 512 90 510 25088 2.13894 0.938304 7.68413 51.2753 62.1938 62.3311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 360 0.000128 4096 95 2175 54272 59.4835 28.34 1057.41 837.865 1983.23 1983.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 380 3.2e-05 1024 115 420 167936 115.287 27.3172 194.066 837.977 1174.88 1175.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1350 0.001024 1024 80 165 18688 0.765728 2.82259 51.2676 54.898 54.9547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 970 3.2e-05 2048 280 1305 459776 128.744 56.0073 2547.57 1675.3 4407.81 4407.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1370 3.2e-05 2048 300 1395 534016 101.956 55.9575 2005.63 1675.46 3839.16 3839.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1750 6.4e-05 4096 360 2055 279424 72.1431 55.5853 4829.64 1676.21 6633.69 6633.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1590 6.4e-05 4096 180 2340 293760 46.3606 55.5837 4997.21 1682.72 6781.95 6782.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1090 0.000512 4096 80 675 36480 6.63347 88.6573 209.479 304.82 304.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 440 3.2e-05 2048 130 600 253440 204.657 56.1727 876.129 1675.32 2812.51 2812.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 480 0.000512 512 90 510 24320 2.14198 0.927744 7.66371 49.8829 60.7728 60.9115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 360 0.000128 4096 95 2175 54080 59.7776 28.3914 690.769 837.945 1617.02 1617.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 380 3.2e-05 1024 115 420 166400 115.891 27.0193 208.147 838.074 1189.35 1189.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1350 0.001024 1024 80 165 18680 0.782336 2.88947 51.27 54.9853 55.0354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 970 3.2e-05 2048 280 1305 459520 128.8 56.1172 1557.97 1675.3 3418.39 3418.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1370 3.2e-05 2048 300 1395 533760 102.363 56.1149 1833.13 1675.29 3667.06 3667.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1750 6.4e-05 4096 360 2055 279200 72.3879 55.7243 2978.72 1677.43 4784.37 4784.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1590 6.4e-05 4096 180 2340 293680 46.492 55.7125 2737.15 1675.9 4515.32 4515.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1090 0.000512 4096 80 675 36480 6.6321 87.8838 209.521 304.091 304.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 440 3.2e-05 2048 130 600 251904 204.378 55.9686 710.85 1672.59 2644.01 2644.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 480 0.000512 512 90 510 24576 2.12653 0.928 7.7247 49.8971 60.8371 60.9695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 360 0.000128 4096 95 2175 53760 59.4965 28.3525 629.418 836.624 1554.03 1554.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 380 3.2e-05 1024 115 420 165888 115.354 26.9394 193.794 836.607 1172.94 1173.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1350 0.001024 1024 80 165 18672 0.75776 2.9025 51.3072 55.0106 55.0582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 970 3.2e-05 2048 280 1305 457728 128.669 55.9745 1538.93 1672.65 3396.43 3396.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1370 3.2e-05 2048 300 1395 533760 101.992 56.0801 1819.3 1678.09 3655.63 3655.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1750 6.4e-05 4096 360 2055 279360 72.0446 55.649 2542.57 1677.83 4348.2 4348.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1590 6.4e-05 4096 180 2340 293664 46.3419 55.6483 2730.56 1678.24 4510.87 4510.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1090 0.000512 4096 80 675 36456 6.62733 89.8948 209.638 306.209 306.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 440 3.2e-05 2048 130 600 250880 204.684 56.0543 719.291 1674.21 2654.46 2654.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 480 0.000512 512 90 510 24192 2.15827 0.92992 7.81974 50.0036 61.0699 61.2004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 360 0.000128 4096 95 2175 53760 59.6155 28.3956 568.892 837.417 1494.46 1494.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 380 3.2e-05 1024 115 420 164864 115.466 26.9169 185.1 837.276 1164.98 1165.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1350 0.001024 1024 80 165 18648 0.758656 2.95936 51.2714 55.0325 55.1005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 970 3.2e-05 2048 280 1305 458752 128.504 56.0329 1586.67 1675.03 3446.43 3446.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1370 3.2e-05 2048 300 1395 534016 102.12 56.1254 1867.06 1676.65 3702.13 3702.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1750 6.4e-05 4096 360 2055 279104 72.2114 55.6995 2594.96 1676.73 4399.71 4399.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1590 6.4e-05 4096 180 2340 293664 46.4499 55.7059 2787.01 1677.41 4566.66 4566.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1090 0.000512 4096 80 675 36480 6.63616 91.4678 209.765 307.918 307.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 440 3.2e-05 2048 130 600 249856 204.41 55.9239 656.595 1671.11 2588.25 2588.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 480 0.000512 512 90 510 24576 2.1752 0.943392 8.03706 51.3206 62.6302 62.7627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 360 0.000128 4096 95 2175 54272 59.3332 28.3671 586.194 838.937 1512.97 1513.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 15 380 3.2e-05 1024 115 420 163840 115.46 26.8356 168.75 835.73 1147 1147.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1350 0.001024 1024 80 165 18624 0.753056 3.05302 51.2452 55.0938 55.1629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 970 3.2e-05 2048 280 1305 458752 128.598 55.9916 1619.9 1676.61 3481.31 3481.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1370 3.2e-05 2048 300 1395 533504 101.973 55.9875 1904.49 1676.6 3739.23 3739.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1750 6.4e-05 4096 360 2055 279296 71.9713 55.6018 2655.09 1676.92 4459.7 4459.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1590 6.4e-05 4096 180 2340 293632 46.2717 55.5969 2860.32 1676.86 4639.13 4639.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1090 0.000512 4096 80 675 36432 6.62733 104.733 209.596 321.01 321.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 440 3.2e-05 2048 130 600 248832 204.421 56.017 732.027 1670.15 2662.83 2663.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 480 0.000512 512 90 510 24192 2.11408 0.916 9.05619 49.6768 61.9248 62.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 360 0.000128 4096 95 2175 54144 59.4847 28.3816 658.152 838.513 1584.67 1584.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 15 380 3.2e-05 1024 115 420 161280 115.62 26.8916 177.515 835.249 1155.5 1155.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1350 0.001024 1024 80 165 18648 0.74624 3.38547 51.2889 55.468 55.5268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 970 3.2e-05 2048 280 1305 458496 128.61 56.0984 1826.79 1676.29 3687.98 3688.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1370 3.2e-05 2048 300 1395 533376 102.046 56.1848 2149.66 1678.52 3986.58 3986.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1750 6.4e-05 4096 360 2055 279072 72.1335 55.7088 2971.54 1676.55 4776.05 4776.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1590 6.4e-05 4096 180 2340 293616 46.4135 55.7115 3195.58 1677.3 4975.09 4975.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1090 0.000512 4096 80 675 36400 6.61709 102.551 209.444 318.661 318.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 440 3.2e-05 2048 130 600 250880 204.779 56.0576 694.059 1676.89 2632 2632.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 480 0.000512 512 90 510 24320 2.13795 0.927296 8.85802 49.9367 62.0154 62.1422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 360 0.000128 4096 95 2175 53760 59.4563 28.368 637.82 838.827 1564.6 1564.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 15 380 3.2e-05 1024 115 420 163840 115.577 26.9251 161.661 839.357 1143.73 1143.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1350 0.001024 1024 80 165 18640 0.763904 3.3063 51.2922 55.4053 55.4621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 970 3.2e-05 2048 280 1305 458240 128.492 56.0845 1785.34 1676.86 3646.97 3647.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1370 3.2e-05 2048 300 1395 533760 101.852 56.1016 2100.64 1676.95 3935.7 3935.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1750 6.4e-05 4096 360 2055 279040 71.9534 55.6612 2897.55 1677.05 4702.32 4702.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1590 6.4e-05 4096 180 2340 293600 46.2747 55.6653 3119.5 1677.01 4898.53 4898.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1090 0.000512 4096 80 675 36384 6.62746 108.748 209.446 324.872 324.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 440 3.2e-05 2048 130 600 245760 204.005 55.8017 486.987 1665.93 2412.95 2413.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 480 0.000512 512 90 510 24576 2.13683 0.925696 9.68115 49.9472 62.846 62.9776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 360 0.000128 4096 95 2175 53760 59.2552 28.3306 681.136 837.539 1606.39 1606.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 380 3.2e-05 1024 115 420 159744 114.978 26.7268 176.759 833.166 1151.84 1152.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1350 0.001024 1024 80 165 18624 0.746688 3.60038 51.2929 55.6838 55.7425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 970 3.2e-05 2048 280 1305 457728 128.065 55.9636 1897.78 1674.15 3756.14 3756.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1370 3.2e-05 2048 300 1395 532992 101.449 55.9019 2232.63 1674.28 4064.41 4064.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1750 6.4e-05 4096 360 2055 279168 71.7759 55.593 3083.46 1679.1 4890.04 4890.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1590 6.4e-05 4096 180 2340 293568 46.1254 55.5786 3319.52 1677.46 5098.77 5098.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1090 0.000512 4096 80 675 36400 6.62259 108.027 209.408 324.107 324.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 440 3.2e-05 2048 130 600 249600 203.542 55.8251 490.242 1665.48 2415.32 2415.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 480 0.000512 512 90 510 24000 2.16186 0.934176 9.34566 49.9299 62.5264 62.6545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 360 0.000128 4096 95 2175 53600 59.7043 28.4101 672.379 837.493 1598.12 1598.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 380 3.2e-05 1024 115 420 160000 115.336 26.8206 173.009 832.831 1148.21 1148.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1350 0.001024 1024 80 165 18600 0.749632 3.54922 51.2487 55.5895 55.6462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 970 3.2e-05 2048 280 1305 457600 128.723 56.1076 1881.02 1674.04 3740.08 3740.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1370 3.2e-05 2048 300 1395 532800 102.103 56.1193 2215.91 1677.42 4051.71 4051.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1750 6.4e-05 4096 360 2055 279200 72.2973 55.7322 3065.56 1679.03 4872.74 4872.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1590 6.4e-05 4096 180 2340 293600 46.4876 55.7323 3297.78 1676.49 5076.57 5076.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1090 0.000512 4096 80 675 36400 6.63917 108.98 209.422 325.09 325.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 440 3.2e-05 2048 130 600 250880 203.762 56.0163 496.665 1672.66 2429.32 2429.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 480 0.000512 512 90 510 23296 2.12886 0.90416 9.01107 49.4221 61.6251 61.7557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 360 0.000128 4096 95 2175 53760 59.306 28.3612 681.046 836.841 1605.69 1605.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 380 3.2e-05 1024 115 420 164864 114.909 26.8964 115.748 837.098 1094.87 1095.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1350 0.001024 1024 80 165 18592 0.760128 3.51408 51.2421 55.5581 55.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 970 3.2e-05 2048 280 1305 458752 127.979 56.1094 1903.63 1672.64 3760.55 3760.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1370 3.2e-05 2048 300 1395 532224 101.752 56.0098 2232.02 1690.53 4080.48 4080.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1750 6.4e-05 4096 360 2055 279104 71.9138 55.6543 3091.83 1692.52 4912.03 4912.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1590 6.4e-05 4096 180 2340 293440 46.2705 55.6546 3326.62 1675.31 5103.94 5104.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1090 0.000512 4096 80 675 36360 6.6239 107.437 209.42 323.533 323.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 440 3.2e-05 2048 130 600 245760 205.004 55.9424 479.085 1669.94 2410.2 2410.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 480 0.000512 512 90 510 23040 2.20368 0.930816 8.91274 49.96 62.1649 62.2919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 360 0.000128 4096 95 2175 52800 59.5577 28.3853 659.532 835.514 1583.12 1583.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 380 3.2e-05 1024 115 420 161280 115.387 26.8932 111.568 835.57 1089.64 1089.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1350 0.001024 1024 80 165 18600 0.748704 3.55533 51.2892 55.6362 55.6934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 970 3.2e-05 2048 280 1305 456960 128.134 55.9987 1866.18 1669.91 3720.43 3720.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1370 3.2e-05 2048 300 1395 531840 102.112 56.0845 2197.61 1675.19 4031.17 4031.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1750 6.4e-05 4096 360 2055 278880 72.1437 55.7079 3056.66 1675.45 4860.06 4860.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1590 6.4e-05 4096 180 2340 293520 46.3995 55.7089 3286.72 1676.77 5065.68 5065.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1090 0.000512 4096 80 675 36352 6.62262 103 209.447 319.122 319.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 440 3.2e-05 2048 130 600 245760 204.874 55.8499 457.584 1671.49 2390.02 2390.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 480 0.000512 512 90 510 24576 2.17056 0.943808 9.0455 51.3586 63.678 63.8043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 360 0.000128 4096 95 2175 53248 59.3226 28.3318 636.196 836.329 1561.75 1561.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 380 3.2e-05 1024 115 420 163840 114.894 26.8219 108.221 836.019 1086.18 1086.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1350 0.001024 1024 80 165 18560 0.753024 3.3529 51.2471 55.3964 55.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 970 3.2e-05 2048 280 1305 454656 128.618 55.8961 1776.82 1671.45 3632.98 3633.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1370 3.2e-05 2048 300 1395 532480 101.837 56.0557 2107.21 1676.95 3942.23 3942.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1750 6.4e-05 4096 360 2055 279040 71.8804 55.5889 2924.75 1677.27 4729.6 4729.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1590 6.4e-05 4096 180 2340 293632 46.2343 55.5902 3147.5 1677.26 4926.67 4926.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1090 0.000512 4096 80 675 36288 6.62054 119.626 209.256 335.554 335.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 440 3.2e-05 2048 130 600 233472 204.863 55.1281 507.619 1648.24 2416.08 2416.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 480 0.000512 512 90 510 21504 2.15168 0.88304 9.54557 47.9114 60.6479 60.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 360 0.000128 4096 95 2175 52224 59.3061 28.2931 724.084 833.217 1645.03 1645.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 380 3.2e-05 1024 115 420 147456 115.6 26.4377 114.163 824.229 1080.64 1080.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1350 0.001024 1024 80 165 18432 0.744192 3.97251 50.0868 54.846 54.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 970 3.2e-05 2048 280 1305 454656 127.576 55.6547 2062.6 1664.7 3910.72 3910.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1370 3.2e-05 2048 300 1395 531456 101.758 56.0231 2438.31 1672.92 4269.18 4269.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1750 6.4e-05 4096 360 2055 278784 71.9132 55.5909 3371.98 1673.43 5173.02 5173.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1590 6.4e-05 4096 180 2340 293376 46.2156 55.6012 3625.59 1675.48 5402.98 5403.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1090 0.000512 4096 80 675 36200 6.60077 120.303 208.991 335.945 336.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 440 3.2e-05 2048 130 600 243200 202.37 55.2448 531.277 1649.52 2438.63 2438.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 480 0.000512 512 90 510 22400 2.23856 0.931296 10.1922 50.0091 63.5268 63.6521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 360 0.000128 4096 95 2175 52800 59.4798 28.3689 736.225 834.224 1658.43 1658.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 380 3.2e-05 1024 115 420 153600 114.781 26.5011 119.585 825.531 1086.61 1086.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1350 0.001024 1024 80 165 18400 0.74384 3.96544 50.0724 54.8243 54.8807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 970 3.2e-05 2048 280 1305 454400 128.081 55.9504 2066.04 1666.89 3917.15 3917.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1370 3.2e-05 2048 300 1395 531200 102.182 56.0676 2436.84 1675.35 4270.6 4270.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1750 6.4e-05 4096 360 2055 278400 72.0551 55.6997 3388.33 1675.78 5191.96 5192.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1590 6.4e-05 4096 180 2340 293200 46.3654 55.6964 3646 1675.77 5423.91 5423.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1090 0.000512 4096 80 675 36096 6.59107 109.226 208.615 324.484 324.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 440 3.2e-05 2048 130 600 245760 204.811 56.0511 489.43 1670.7 2421.22 2421.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 480 0.000512 512 90 510 20480 2.20806 0.888832 8.21459 47.9542 59.4218 59.5558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 360 0.000128 4096 95 2175 53248 59.3263 28.3177 677.849 836.442 1602.07 1602.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 380 3.2e-05 1024 115 420 163840 114.836 26.8225 115.835 835.448 1093.17 1093.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1350 0.001024 1024 80 165 18432 0.755424 3.61677 51.2242 55.6395 55.6986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 970 3.2e-05 2048 280 1305 450560 129.441 55.8454 1876 1670.67 3732.16 3732.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1370 3.2e-05 2048 300 1395 528384 102.075 55.849 2223.18 1671.06 4052.33 4052.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1750 6.4e-05 4096 360 2055 277504 71.8873 55.5558 3095.33 1671.51 4894.39 4894.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1590 6.4e-05 4096 180 2340 292864 46.2191 55.5871 3337.86 1674.08 5113.82 5113.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1090 0.000512 4096 80 680 36480 6.63331 83.2257 209.564 299.474 299.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 440 3.2e-05 2048 130 600 245760 206.614 56.0927 829.696 1675.5 2768.12 2768.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 480 0.000512 512 90 520 24064 2.18282 0.940576 7.21626 51.2728 61.7772 61.9066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 360 0.000128 4096 95 2180 54272 59.3618 28.3336 648.52 838.045 1574.39 1574.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 380 3.2e-05 1024 115 420 163840 115.448 26.9025 194.36 837.872 1174.79 1174.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1350 0.001024 1024 80 160 18720 0.761184 2.6071 51.2842 54.7118 54.7615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 970 3.2e-05 2048 280 1300 458752 128.781 56.0026 2478.95 1675.5 4339.42 4339.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1370 3.2e-05 2048 300 1400 532992 102.109 56.0667 1856.28 1675.53 3690.14 3690.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1750 6.4e-05 4096 360 2060 278656 72.0806 55.606 4750.19 1678.43 6556.41 6556.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1590 6.4e-05 4096 180 2340 293568 46.2479 55.5909 2580.48 1676.39 4358.78 4358.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1090 0.000512 4096 80 680 36480 6.63917 93.612 209.753 310.056 310.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 440 3.2e-05 2048 130 600 245760 206.683 56.1497 824.505 1676.75 2764.31 2764.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 480 0.000512 512 90 520 23680 2.16464 0.925984 8.07536 49.9041 61.2293 61.3601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 360 0.000128 4096 95 2180 54080 59.6616 28.4037 671.271 838.682 1598.15 1598.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 380 3.2e-05 1024 115 420 163840 115.819 26.9412 198.668 839.269 1180.91 1181.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1350 0.001024 1024 80 160 18720 0.763904 2.98262 51.3106 55.1 55.1654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 970 3.2e-05 2048 280 1300 458240 128.788 56.1623 1636.33 1676.76 3498.24 3498.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1370 3.2e-05 2048 300 1400 533120 102.258 56.2232 1927.92 1676.74 3763.3 3763.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1750 6.4e-05 4096 360 2060 278560 72.1624 55.6989 3133.03 1676.96 4937.95 4938.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1590 6.4e-05 4096 180 2340 293520 46.4323 55.6954 2879.63 1677.37 4659.21 4659.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1090 0.000512 4096 80 680 36480 6.64144 87.4692 209.605 303.767 303.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 440 3.2e-05 2048 130 600 245760 206.175 55.9841 643.078 1672.43 2577.88 2578.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 480 0.000512 512 90 520 23808 2.15821 0.925952 7.52413 49.8886 60.6572 60.7867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 360 0.000128 4096 95 2180 53760 59.3884 28.3484 546.697 836.552 1471.11 1471.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 380 3.2e-05 1024 115 420 162816 115.828 26.8966 173.374 836.401 1152.72 1152.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1350 0.001024 1024 80 160 18720 0.760736 2.73754 51.3371 54.8767 54.9358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 970 3.2e-05 2048 280 1300 457728 128.573 55.9818 1519.39 1672.49 3376.62 3376.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1370 3.2e-05 2048 300 1400 532992 102.165 56.086 1792.03 1674.48 3624.92 3625.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1750 6.4e-05 4096 360 2060 278592 71.9774 55.6489 2493.3 1677.78 4298.81 4298.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1590 6.4e-05 4096 180 2340 293472 46.3207 55.6564 2674.66 1678.1 4454.81 4454.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1090 0.000512 4096 80 680 36456 6.63552 89.2388 209.71 305.634 305.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 440 3.2e-05 2048 130 600 243712 206.804 56.0312 672.172 1674.02 2609.25 2609.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 480 0.000512 512 90 520 23296 2.19568 0.929792 7.68221 50.0028 60.9667 61.0996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 360 0.000128 4096 95 2180 53760 59.61 28.3862 558.358 837.315 1483.8 1483.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 20 380 3.2e-05 1024 115 420 161280 116.157 26.9328 172.635 837.111 1153.06 1153.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1350 0.001024 1024 80 160 18704 0.763424 2.85568 51.3125 54.9733 55.0318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 970 3.2e-05 2048 280 1300 456960 128.866 56.0557 1542.62 1674.75 3402.49 3402.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1370 3.2e-05 2048 300 1400 533120 102.234 56.2207 1817.98 1676.41 3653.02 3653.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1750 6.4e-05 4096 360 2060 278432 72.2005 55.7241 2547.93 1676.71 4352.68 4352.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1590 6.4e-05 4096 180 2340 293440 46.4471 55.7031 2732.6 1677.33 4512.17 4512.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1090 0.000512 4096 80 680 36416 6.63056 89.1525 209.522 305.356 305.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 440 3.2e-05 2048 130 600 241664 206.732 56.1026 613.572 1671.17 2547.79 2547.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 480 0.000512 512 90 520 23552 2.21286 0.939488 7.64589 51.3174 62.2739 62.4012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 360 0.000128 4096 95 2180 54272 59.3606 28.3443 572.17 838.651 1498.66 1498.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 20 380 3.2e-05 1024 115 420 159744 116.073 26.8247 151.473 835.742 1130.33 1130.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1350 0.001024 1024 80 160 18688 0.756352 2.86592 51.2997 54.9654 55.0225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 970 3.2e-05 2048 280 1300 458752 128.414 56.2934 1567.98 1676.64 3429.52 3429.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1370 3.2e-05 2048 300 1400 532480 102.038 56.013 1842.96 1676.65 3677.83 3677.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1750 6.4e-05 4096 360 2060 278528 71.9092 55.5947 2576.45 1676.92 4380.98 4381.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1590 6.4e-05 4096 180 2340 293376 46.2766 55.5825 2771.09 1676.88 4549.91 4549.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1090 0.000512 4096 80 680 36432 6.63315 110.876 209.441 326.999 327.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 440 3.2e-05 2048 130 600 244224 205.418 55.9426 755.303 1668.15 2685.05 2685.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 480 0.000512 512 90 520 23040 2.16691 0.92064 9.2353 49.6432 62.1268 62.2587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 360 0.000128 4096 95 2180 54144 59.4722 28.3976 691.511 837.518 1617.04 1617.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 20 380 3.2e-05 1024 115 420 161280 115.461 26.8728 185.204 834.174 1161.94 1162.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1350 0.001024 1024 80 160 18648 0.749376 3.46838 51.2285 55.4885 55.5461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 970 3.2e-05 2048 280 1300 458496 128.531 56.128 1913.47 1674.31 3772.65 3772.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1370 3.2e-05 2048 300 1400 532224 102.185 56.148 2247.87 1674.41 4080.79 4080.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1750 6.4e-05 4096 360 2060 278496 72.0855 55.7111 3117.9 1674.66 4920.47 4920.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1590 6.4e-05 4096 180 2340 293472 46.3892 55.7032 3347.89 1675.24 5125.3 5125.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1090 0.000512 4096 80 680 36288 6.63088 77.5074 209.137 293.326 293.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 440 3.2e-05 2048 130 600 239616 204.735 55.4849 688.666 1656.64 2605.74 2605.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 480 0.000512 512 90 520 20736 2.18528 0.88192 6.14547 47.8771 57.2487 57.3726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 360 0.000128 4096 95 2180 52992 59.3333 28.342 473.539 835.161 1396.51 1396.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 380 3.2e-05 1024 115 420 156672 115.11 26.5851 182.619 828.427 1152.97 1153.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1350 0.001024 1024 80 160 18576 0.74752 2.54976 51.2376 54.5767 54.6345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 970 3.2e-05 2048 280 1300 456192 127.952 55.8831 1324.01 1668.99 3177.03 3177.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1370 3.2e-05 2048 300 1400 532224 101.866 56.0735 1561.09 1675.17 3394.37 3394.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1750 6.4e-05 4096 360 2060 278208 71.8848 55.642 2166.97 1675.55 3970.15 3970.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1590 6.4e-05 4096 180 2340 293184 46.2309 55.6507 2324.24 1675.58 4101.78 4101.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1090 0.000512 4096 80 680 36400 6.62704 106.21 209.32 322.206 322.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 440 3.2e-05 2048 130 600 245760 205.933 56.1091 716.832 1675.06 2654.15 2654.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 480 0.000512 512 90 520 23040 2.19558 0.928864 9.04291 49.9072 62.2362 62.3636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 360 0.000128 4096 95 2180 53760 59.4061 28.3709 663.793 837.921 1589.62 1589.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 380 3.2e-05 1024 115 420 163840 115.463 26.9257 168.5 837.739 1148.85 1149.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1350 0.001024 1024 80 160 18640 0.759552 3.39354 51.2345 55.4308 55.4892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 970 3.2e-05 2048 280 1300 458240 128.34 56.0617 1853.24 1675.86 3713.7 3713.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1370 3.2e-05 2048 300 1400 532480 101.877 56.1457 2178.19 1679.42 4015.79 4015.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1750 6.4e-05 4096 360 2060 278400 71.8857 55.6884 3030.11 1678.45 4836.24 4836.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1590 6.4e-05 4096 180 2340 293440 46.2664 55.6683 3261.85 1681.92 5045.78 5045.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1090 0.000512 4096 80 680 36320 6.63226 74.7728 209.367 290.825 290.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 440 3.2e-05 2048 130 600 245760 205.651 56.1631 659.773 1675.67 2597.47 2597.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 480 0.000512 512 90 520 23040 2.20083 0.929792 6.57658 49.9646 59.8259 59.9526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 360 0.000128 4096 95 2180 52480 59.0676 28.2685 455.536 831.679 1374.68 1374.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 20 380 3.2e-05 1024 115 420 163840 115.496 26.8856 178.88 837.943 1159.42 1159.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1350 0.001024 1024 80 160 18560 0.761088 2.43258 51.2325 54.4677 54.5243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 970 3.2e-05 2048 280 1300 455680 128.786 55.9718 1284.21 1676.47 3145.62 3145.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1370 3.2e-05 2048 300 1400 532480 101.72 55.9864 1518.62 1675.64 3352.14 3352.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1750 6.4e-05 4096 360 2060 278400 71.7694 55.5953 2110.43 1676.13 3914.04 3914.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1590 6.4e-05 4096 180 2340 293440 46.1435 55.602 2268.48 1676.25 4046.56 4046.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1090 0.000512 4096 80 680 36384 6.62694 100.033 209.368 316.078 316.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 440 3.2e-05 2048 130 600 239616 205.423 55.698 432.857 1664.51 2358.71 2358.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 480 0.000512 512 90 520 23040 2.1976 0.925632 8.42931 49.9221 61.6278 61.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 360 0.000128 4096 95 2180 53760 59.2452 28.3321 622.34 836.833 1546.88 1547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 380 3.2e-05 1024 115 420 159744 115.182 26.7262 146.165 832.623 1120.91 1121.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1350 0.001024 1024 80 160 18624 0.74672 3.1232 51.2369 55.1495 55.2056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 970 3.2e-05 2048 280 1300 457728 128.074 56.0998 1732.64 1672.74 3589.74 3589.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1370 3.2e-05 2048 300 1400 531456 101.644 56.0769 2034.83 1676.11 3868.82 3868.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1750 6.4e-05 4096 360 2060 278400 71.7496 55.5725 2840.16 1677.19 4644.77 4644.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1590 6.4e-05 4096 180 2340 293376 46.1652 55.5788 3056.62 1678.39 4836.83 4836.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1090 0.000512 4096 80 680 36288 6.63299 71.8647 209.517 288.066 288.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 440 3.2e-05 2048 130 600 233472 205.398 55.018 564.585 1649.48 2474.69 2474.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 480 0.000512 512 90 520 21504 2.14336 0.883968 5.90112 47.9296 57.0157 57.1476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 360 0.000128 4096 95 2180 52224 59.3438 28.2908 435.414 833.827 1357.01 1357.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 24 20 380 3.2e-05 1024 115 420 147456 116.107 26.4313 136.02 824.849 1103.62 1103.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1350 0.001024 1024 80 160 18432 0.745312 2.33882 50.0779 53.2044 53.2596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 970 3.2e-05 2048 280 1300 454656 127.553 55.7699 1226.13 1666.67 3076.31 3076.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1370 3.2e-05 2048 300 1400 531456 101.816 55.9388 1449.91 1674.26 3282.07 3282.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1750 6.4e-05 4096 360 2060 278016 71.8699 55.5897 2014.23 1674.69 3816.48 3816.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1590 6.4e-05 4096 180 2340 292992 46.2179 55.6171 2165.7 1676.9 3944.52 3944.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1090 0.000512 4096 80 680 36400 6.6224 104.58 209.457 320.712 320.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 440 3.2e-05 2048 130 600 243200 204.822 55.978 460.499 1665.11 2386.63 2386.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 480 0.000512 512 90 520 22400 2.23715 0.93184 8.49034 49.9196 61.7371 61.8657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 360 0.000128 4096 95 2180 53600 59.7278 28.4198 646.849 837.318 1572.44 1572.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 380 3.2e-05 1024 115 420 160000 115.144 26.8156 106.924 833.484 1082.58 1082.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1350 0.001024 1024 80 160 18600 0.743936 3.22682 51.2045 55.2189 55.2774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 970 3.2e-05 2048 280 1300 457600 128.717 56.1428 1805.49 1673.67 3664.21 3664.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1370 3.2e-05 2048 300 1400 531200 102.29 56.3016 2121.21 1673.74 3953.71 3953.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1750 6.4e-05 4096 360 2060 278400 72.2646 55.7343 2952.19 1676.25 4756.54 4756.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1590 6.4e-05 4096 180 2340 293400 46.481 55.7425 3172.44 1676.24 4950.98 4951.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1090 0.000512 4096 80 680 36200 6.60979 73.5701 209.129 289.359 289.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 440 3.2e-05 2048 130 600 230400 206.729 55.3565 564.765 1649.82 2476.9 2477.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 480 0.000512 512 90 520 22400 2.23715 0.929216 6.34294 50.0189 59.6839 59.8138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 360 0.000128 4096 95 2180 52800 59.5127 28.3726 450.936 834.372 1373.33 1373.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 25 20 380 3.2e-05 1024 115 420 153600 115.24 26.5032 132.501 825.58 1100.04 1100.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1350 0.001024 1024 80 160 18400 0.745472 2.33133 50.0438 53.1646 53.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 970 3.2e-05 2048 280 1300 454400 128.065 55.8162 1261.78 1667.01 3112.86 3113.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1370 3.2e-05 2048 300 1400 531200 102.221 56.0901 1492.02 1675.59 3326.09 3326.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1750 6.4e-05 4096 360 2060 277600 72.0818 55.7097 2067.36 1679.65 3874.91 3875.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1590 6.4e-05 4096 180 2340 292800 46.3647 55.7072 2220.3 1678.59 4001.03 4001.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1090 0.000512 4096 80 680 36400 6.63094 133.37 209.71 349.761 349.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 440 3.2e-05 2048 130 600 243712 205.82 56.0376 589.619 1674.19 2525.9 2526.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 480 0.000512 512 90 520 21504 2.20826 0.903584 10.8556 49.4459 63.5696 63.6973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 360 0.000128 4096 95 2180 53760 59.3356 28.3597 825.835 837.613 1751.27 1751.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 380 3.2e-05 1024 115 420 157696 116.155 26.9031 134.718 837.178 1115.16 1115.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1350 0.001024 1024 80 160 18592 0.759488 4.30899 51.235 56.3481 56.4056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 970 3.2e-05 2048 280 1300 455168 128.863 55.982 2278.45 1674.16 4137.65 4137.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1370 3.2e-05 2048 300 1400 532224 101.695 56.0333 2692.64 1674.18 4524.71 4524.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1750 6.4e-05 4096 360 2060 278208 71.8705 55.6605 3733.64 1676.85 5538.12 5538.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1590 6.4e-05 4096 180 2340 293216 46.2367 55.648 4007.48 1683.04 5792.49 5792.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1090 0.000512 4096 80 680 36288 6.63533 87.1629 209.533 303.382 303.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 440 3.2e-05 2048 130 600 229376 206.955 55.3555 826.515 1653.85 2742.89 2743.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 480 0.000512 512 90 520 17920 2.22672 0.851264 6.11379 47.2518 56.5985 56.7272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 360 0.000128 4096 95 2180 53760 59.2559 28.3337 547.031 837.506 1472.26 1472.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 380 3.2e-05 1024 115 420 143360 116.593 26.6333 178.825 827.024 1149.29 1149.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1350 0.001024 1024 80 160 18368 0.74752 2.83971 50.0095 53.6378 53.6945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 970 3.2e-05 2048 280 1300 451584 129.391 56.0005 1487.97 1673.07 3346.62 3346.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1370 3.2e-05 2048 300 1400 530432 101.872 56.1753 1766.39 1676.74 3601.34 3601.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1750 6.4e-05 4096 360 2060 277760 71.7576 55.5925 2474.53 1675.58 4277.55 4277.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1590 6.4e-05 4096 180 2340 292992 46.1325 55.5843 2661.55 1678.53 4441.88 4441.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1090 0.000512 4096 80 680 36360 6.62429 127.693 209.372 343.739 343.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 440 3.2e-05 2048 130 600 238080 207.36 55.9683 549.42 1668.76 2481.72 2481.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 480 0.000512 512 90 520 23040 2.20922 0.932608 11.2459 49.94 64.4817 64.6125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 360 0.000128 4096 95 2180 52800 59.4932 28.3791 776.538 834.927 1699.47 1699.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 380 3.2e-05 1024 115 420 161280 115.315 26.8689 131.67 834.455 1108.52 1108.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1350 0.001024 1024 80 160 18600 0.750496 4.2648 51.2392 56.2993 56.3549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 970 3.2e-05 2048 280 1300 453120 129.087 56.062 2174.76 1668.74 4028.83 4028.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1370 3.2e-05 2048 300 1400 531840 102.024 56.1687 2581.74 1673.93 4414.02 4414.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1750 6.4e-05 4096 360 2060 277920 72.0989 55.7119 3593.5 1674.19 5395.61 5395.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1590 6.4e-05 4096 180 2340 293280 46.3152 55.7169 3862.02 1681.87 5645.99 5646.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1090 0.000512 4096 80 680 36240 6.62902 86.6944 209.515 302.888 302.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 440 3.2e-05 2048 130 600 230400 205.896 55.1625 362.256 1649.58 2273.12 2273.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 480 0.000512 512 90 520 23040 2.20582 0.932864 7.5119 50.0368 60.8467 60.9736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 360 0.000128 4096 95 2180 51840 59.5427 28.3577 520.825 836.138 1444.99 1445.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 380 3.2e-05 1024 115 420 153600 114.708 26.4774 183.5 824.886 1149.79 1149.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1350 0.001024 1024 80 160 18480 0.749568 2.87994 51.2574 54.9296 54.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 970 3.2e-05 2048 280 1300 453120 128.889 55.8934 1475.87 1670.84 3331.69 3331.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1370 3.2e-05 2048 300 1400 529920 101.699 55.9292 1744.6 1673.62 3576.01 3576.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1750 6.4e-05 4096 360 2060 277440 71.8889 55.6626 2430.96 1676.15 4234.77 4234.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1590 6.4e-05 4096 180 2340 292800 46.2377 55.6544 2611.93 1676.08 4389.98 4390.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1090 0.000512 4096 80 680 36352 6.63277 123.662 209.564 339.911 339.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 440 3.2e-05 2048 130 600 237568 207.621 55.8985 531.972 1669.86 2465.57 2465.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 480 0.000512 512 90 520 22528 2.26365 0.940608 10.7002 51.3397 65.3985 65.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 360 0.000128 4096 95 2180 53248 59.2607 28.3227 761.451 835.505 1684.67 1684.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 380 3.2e-05 1024 115 420 155648 116.136 26.8287 123.043 835.035 1101.25 1101.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1350 0.001024 1024 80 160 18560 0.753664 4.14371 51.1834 56.124 56.1804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 970 3.2e-05 2048 280 1300 454656 128.555 55.978 2119.85 1669.84 3974.41 3974.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1370 3.2e-05 2048 300 1400 532480 101.774 56.1436 2512.9 1675.33 4346.32 4346.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1750 6.4e-05 4096 360 2060 278528 71.8093 55.5923 3512.82 1675.65 5315.97 5316.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1590 6.4e-05 4096 180 2340 293376 46.2111 55.5843 3767.87 1682.04 5551.79 5551.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1090 0.000512 4096 80 680 36096 6.59123 83.636 208.826 299.104 299.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 440 3.2e-05 2048 130 600 229376 210.034 56.0151 348.812 1671.61 2286.7 2286.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 480 0.000512 512 90 520 20480 2.2088 0.886784 6.52899 47.9693 57.7475 57.8744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 360 0.000128 4096 95 2180 53248 59.3243 28.3155 517.494 836.914 1442.18 1442.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 380 3.2e-05 1024 115 420 147456 117.661 26.8288 168.718 835.911 1149.33 1149.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1350 0.001024 1024 80 160 18432 0.75776 2.72794 51.206 54.7348 54.7909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 970 3.2e-05 2048 280 1300 450560 129.446 56.0274 1414.63 1672.36 3272.65 3272.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1370 3.2e-05 2048 300 1400 528384 102.095 55.9084 1676.23 1675.54 3509.93 3510.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1750 6.4e-05 4096 360 2060 277504 71.8824 55.5449 2351.03 1672.41 4150.98 4151.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1590 6.4e-05 4096 180 2340 292864 46.2236 55.6091 2525.2 1675.11 4302.22 4302.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1090 0.000512 4096 80 680 36288 6.62733 108.269 209.515 324.46 324.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 440 3.2e-05 2048 130 600 233472 204.906 55.0502 458.239 1649.47 2367.89 2368.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 480 0.000512 512 90 520 21504 2.15171 0.883264 8.97302 47.929 60.0932 60.2227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 360 0.000128 4096 95 2180 52224 59.313 28.289 655.602 833.822 1577.16 1577.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 380 3.2e-05 1024 115 420 147456 115.551 26.4463 102.213 824.889 1069.32 1069.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1350 0.001024 1024 80 160 18432 0.746656 3.56557 50.0756 54.4312 54.4871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 970 3.2e-05 2048 280 1300 454656 127.525 55.7348 1856.37 1665.93 3705.75 3705.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1370 3.2e-05 2048 300 1400 531456 101.75 55.9266 2193.9 1683.45 4035.2 4035.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1750 6.4e-05 4096 360 2060 278016 71.8681 55.5838 3066.43 1690.71 4884.71 4884.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1590 6.4e-05 4096 180 2340 292992 46.2214 55.6047 3290.87 1676.73 5069.5 5069.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1090 0.000512 4096 80 680 36096 6.63142 76.244 209.396 292.318 292.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 440 3.2e-05 2048 130 600 221184 208.928 55.0746 307.258 1649.06 2220.54 2220.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 480 0.000512 512 90 520 18432 2.29619 0.887104 5.47094 49.0922 57.9084 58.0364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 360 0.000128 4096 95 2180 49152 59.3069 28.2079 435.064 826.136 1348.85 1348.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 380 3.2e-05 1024 115 420 147456 115.731 26.4446 73.1387 824.631 1040.16 1040.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1350 0.001024 1024 80 160 18048 0.737056 2.45939 49.8012 53.0397 53.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 970 3.2e-05 2048 280 1300 442368 128.358 55.1936 1268.58 1649.07 3101.38 3101.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1370 3.2e-05 2048 300 1400 528384 101.458 55.6857 1531.47 1667.36 3356.14 3356.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1750 6.4e-05 4096 360 2060 278016 71.8063 55.5955 2136.37 1678.56 3942.44 3942.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1590 6.4e-05 4096 180 2340 292608 46.2152 55.5752 2290.14 1692.99 4085 4085.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1090 0.000512 4096 80 680 36200 6.6199 112.201 208.935 327.807 327.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 440 3.2e-05 2048 130 600 230400 205.994 55.1629 469.557 1648.31 2379.25 2379.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 480 0.000512 512 90 520 22400 2.24422 0.927744 9.47574 49.9889 62.7916 62.9189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 360 0.000128 4096 95 2180 52800 59.4994 28.3856 681.873 833.611 1603.5 1603.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 380 3.2e-05 1024 115 420 153600 114.749 26.5114 110.972 824.255 1076.71 1076.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1350 0.001024 1024 80 160 18400 0.741376 3.45747 50.0224 54.2639 54.3197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 970 3.2e-05 2048 280 1300 454400 128.089 55.7972 1913.57 1665.47 3763.12 3763.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1370 3.2e-05 2048 300 1400 531200 102.227 56.0861 2255.24 1674.14 4087.85 4087.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1750 6.4e-05 4096 360 2060 277600 72.0869 55.6995 3136.05 1687.38 4951.31 4951.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1590 6.4e-05 4096 180 2340 292800 46.3836 55.7015 3371.03 1674.65 5147.85 5147.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1090 0.000512 4096 80 680 36000 6.6167 79.2757 209.154 295.096 295.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 440 3.2e-05 2048 130 600 230400 205.932 55.1748 336.539 1648.71 2246.58 2246.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 480 0.000512 512 90 520 19200 2.39802 0.935936 6.01885 50.1235 59.6378 59.7683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 360 0.000128 4096 95 2180 51200 59.055 28.2604 475.402 826.04 1388.9 1389.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 380 3.2e-05 1024 115 420 153600 114.766 26.6926 80.4266 824.46 1046.56 1046.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1350 0.001024 1024 80 160 18000 0.737856 2.65843 49.7541 53.1937 53.2498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 970 3.2e-05 2048 280 1300 448000 127.129 55.2216 1345.91 1648.71 3177.16 3177.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1370 3.2e-05 2048 300 1400 524800 102.212 55.9309 1586.53 1665.86 3410.69 3410.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1750 6.4e-05 4096 360 2060 276800 71.8874 55.6646 2226.65 1675.49 4029.8 4029.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1590 6.4e-05 4096 180 2340 292800 46.2343 55.6786 2404.11 1675.66 4181.77 4181.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1090 0.000512 4096 80 672 36512 6.63498 81.2232 209.554 297.463 297.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 440 3.2e-05 2048 130 600 249856 205.666 55.978 785.252 1675.35 2722.47 2722.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 480 0.000512 512 90 528 24064 2.18355 0.938528 7.22752 51.268 61.7716 61.8992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 360 0.000128 4096 95 2184 55040 59.3907 28.3228 646.008 837.863 1571.72 1571.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 380 3.2e-05 1024 115 432 159744 116.243 26.9005 183.478 837.764 1164.6 1164.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1350 0.001024 1024 80 168 18688 0.763488 2.72397 51.2859 54.8304 54.8789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 970 3.2e-05 2048 280 1296 456704 128.893 56.0686 1441.47 1676.25 3302.88 3303.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1370 3.2e-05 2048 300 1392 534016 101.86 55.9737 1806.15 1679.64 3643.79 3643.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1750 6.4e-05 4096 360 2064 279040 72.0678 55.595 4601.86 1676.17 6405.81 6405.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1590 6.4e-05 4096 180 2352 293504 46.2359 55.582 2576.11 1676.1 4354.11 4354.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1090 0.000512 4096 80 672 36520 6.63114 86.3659 209.633 302.682 302.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 440 3.2e-05 2048 130 600 248320 206.484 56.1028 740.633 1675.28 2678.72 2678.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 480 0.000512 512 90 528 23680 2.16854 0.9264 7.51613 49.8796 60.6452 60.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 360 0.000128 4096 95 2184 55040 59.6218 28.3887 627.896 837.977 1554.02 1554.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 380 3.2e-05 1024 115 432 158720 117.054 26.9455 176.152 837.801 1158.17 1158.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1350 0.001024 1024 80 168 18680 0.761952 2.88154 51.2881 54.9761 55.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 970 3.2e-05 2048 280 1296 456960 129.221 56.2118 1516.21 1676.21 3378.05 3378.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1370 3.2e-05 2048 300 1392 533760 102.167 56.095 1784.72 1678.94 3622.1 3622.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1750 6.4e-05 4096 360 2064 278880 72.3113 55.6997 2850.75 1675.36 4654.23 4654.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1590 6.4e-05 4096 180 2352 293440 46.4672 55.6971 2680.34 1691.85 4474.44 4474.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1090 0.000512 4096 80 672 36480 6.62938 85.2953 209.424 301.401 301.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 440 3.2e-05 2048 130 600 248832 205.034 56.1097 657.582 1672.28 2591.22 2591.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 480 0.000512 512 90 528 23040 2.19104 0.928128 7.43072 49.8794 60.5876 60.7128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 360 0.000128 4096 95 2184 54528 59.3886 28.3505 545.873 836.415 1470.16 1470.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 380 3.2e-05 1024 115 432 156672 116.842 26.8924 165.87 836.239 1146.08 1146.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1350 0.001024 1024 80 168 18672 0.757248 2.91088 51.2816 54.9918 55.0483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 970 3.2e-05 2048 280 1296 456192 128.891 56.066 1489.68 1672.26 3347.09 3347.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1370 3.2e-05 2048 300 1392 533760 101.895 56.0251 1754.7 1674.33 3587.12 3587.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1750 6.4e-05 4096 360 2064 278976 71.9673 55.6612 2451.05 1675.63 4254.42 4254.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1590 6.4e-05 4096 180 2352 293472 46.3285 55.6621 2641.86 1675.54 4419.47 4419.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1090 0.000512 4096 80 672 36384 6.63155 54.7942 209.207 270.682 270.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 440 3.2e-05 2048 130 600 245760 204.895 55.7117 716.426 1664.51 2641.76 2641.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 480 0.000512 512 90 528 23040 2.19376 0.923648 5.01094 49.9202 58.2066 58.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 360 0.000128 4096 95 2184 54528 59.2532 28.3388 453.651 836.832 1378.21 1378.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 380 3.2e-05 1024 115 432 153600 116.445 26.7252 172.498 832.355 1148.24 1148.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1350 0.001024 1024 80 168 18624 0.748128 1.8911 51.2883 53.973 54.0368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 970 3.2e-05 2048 280 1296 454656 128.813 55.997 957.866 1672.75 2815.62 2815.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1370 3.2e-05 2048 300 1392 532992 101.463 55.9428 1130.45 1675.63 2963.66 2963.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1750 6.4e-05 4096 360 2064 278784 71.8863 55.5981 2128.7 1677.58 3933.88 3933.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1590 6.4e-05 4096 180 2352 293376 46.1599 55.6155 1710.01 1695.23 3507.1 3507.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1090 0.000512 4096 80 672 36456 6.63059 102.646 209.379 318.706 318.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 440 3.2e-05 2048 130 600 247296 205.386 56.0553 755.933 1672.76 2690.36 2690.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 480 0.000512 512 90 528 23296 2.1928 0.930976 8.80736 49.9795 62.0655 62.1943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 360 0.000128 4096 95 2184 54656 59.522 28.385 636.302 836.678 1561.02 1561.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 24 380 3.2e-05 1024 115 432 157696 116.535 26.9189 194.011 837.158 1174.85 1175.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1350 0.001024 1024 80 168 18648 0.75904 3.40787 51.2633 55.4732 55.5295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 970 3.2e-05 2048 280 1296 455168 129.23 56.1398 1717.58 1672.71 3575.85 3576.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1370 3.2e-05 2048 300 1392 534016 101.905 56.1377 2035.79 1675.02 3869.03 3869.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1750 6.4e-05 4096 360 2064 278880 72.1674 55.7051 2842.83 1675.26 4646.09 4646.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1590 6.4e-05 4096 180 2352 293440 46.3954 55.7281 3065.37 1675.85 4843.43 4843.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1090 0.000512 4096 80 672 36400 6.62333 62.461 209.372 278.505 278.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 440 3.2e-05 2048 130 600 243712 206.175 55.9964 698.589 1672.7 2633.69 2633.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 480 0.000512 512 90 528 21504 2.20154 0.903104 5.2335 49.418 57.9118 58.0444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 360 0.000128 4096 95 2184 54656 59.2695 28.3581 404.189 836.875 1328.82 1328.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 380 3.2e-05 1024 115 432 157696 116.558 26.8984 207.631 836.454 1187.76 1187.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1350 0.001024 1024 80 168 18592 0.755744 2.20198 51.2674 54.2681 54.3241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 970 3.2e-05 2048 280 1296 455168 128.867 56.0412 1094.82 1672.7 2952.63 2952.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1370 3.2e-05 2048 300 1392 532224 101.844 55.9787 1284.02 1676.19 3118.2 3118.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1750 6.4e-05 4096 360 2064 278656 71.8784 55.6542 1808.7 1677.54 3613.88 3613.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1590 6.4e-05 4096 180 2352 293216 46.2479 55.6588 1944.29 1675.35 3721.62 3721.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1090 0.000512 4096 80 672 36480 6.64214 94.9797 209.583 311.256 311.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 440 3.2e-05 2048 130 600 245760 205.147 55.9821 701.671 1670.18 2633.2 2633.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 480 0.000512 512 90 528 23552 2.21069 0.937984 8.3935 51.2965 62.9982 63.1337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 360 0.000128 4096 95 2184 54784 59.2777 28.3461 618.43 838.154 1544.34 1544.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 24 380 3.2e-05 1024 115 432 155648 116.441 26.8196 167.778 835.266 1146.53 1146.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1350 0.001024 1024 80 168 18624 0.756512 3.23206 51.2469 55.279 55.3374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 970 3.2e-05 2048 280 1296 456704 128.724 56.0332 1681.3 1675.65 3541.91 3542.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1370 3.2e-05 2048 300 1392 533504 101.756 55.9854 1973.34 1675.66 3806.92 3807.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1750 6.4e-05 4096 360 2064 278784 71.8566 55.6032 2760.73 1675.89 4564.2 4564.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1590 6.4e-05 4096 180 2352 293376 46.2623 55.5879 2986.71 1675.92 4764.56 4764.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1090 0.000512 4096 80 672 36352 6.63094 62.8021 209.38 278.865 278.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 440 3.2e-05 2048 130 600 245760 205.127 55.9856 653.845 1671.47 2586.65 2586.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 480 0.000512 512 90 528 22528 2.26234 0.940032 5.45654 51.3587 60.1767 60.3051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 360 0.000128 4096 95 2184 54272 59.2035 28.3218 409.138 836.327 1333.13 1333.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 380 3.2e-05 1024 115 432 155648 116.483 26.8232 170.157 836.55 1150.24 1150.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1350 0.001024 1024 80 168 18560 0.753248 2.16522 51.2672 54.2276 54.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 970 3.2e-05 2048 280 1296 454656 128.47 55.9131 1106.82 1671.45 2962.85 2963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1370 3.2e-05 2048 300 1392 532480 101.817 56.0554 1297.13 1676.95 3132.12 3132.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1750 6.4e-05 4096 360 2064 278528 71.8264 55.5934 1835.63 1680.32 3643.48 3643.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1590 6.4e-05 4096 180 2352 293376 46.226 55.6115 1988.85 1679.86 3770.62 3770.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1090 0.000512 4096 80 672 36432 6.63341 104.875 209.605 321.165 321.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 440 3.2e-05 2048 130 600 244224 205.617 56.0483 681.604 1670.13 2613.63 2613.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 480 0.000512 512 90 528 23040 2.17453 0.917568 8.9409 49.667 61.8595 61.9868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 360 0.000128 4096 95 2184 54720 59.4595 28.3913 671.442 838.499 1597.93 1598.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 24 380 3.2e-05 1024 115 432 156672 116.358 26.869 159.072 835.193 1137.72 1137.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1350 0.001024 1024 80 168 18648 0.7512 3.47699 51.3106 55.582 55.6401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 970 3.2e-05 2048 280 1296 456192 129.069 56.1377 1831.35 1676.3 3693.05 3693.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1370 3.2e-05 2048 300 1392 533376 101.946 56.2053 2151.88 1676.4 3986.61 3986.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1750 6.4e-05 4096 360 2064 278784 72.1301 55.7043 3003.87 1676.65 4808.46 4808.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1590 6.4e-05 4096 180 2352 293328 46.3938 55.7179 3241.28 1677.42 5020.89 5020.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1090 0.000512 4096 80 672 36288 6.60938 73.754 208.985 289.401 289.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 440 3.2e-05 2048 130 600 239616 204.836 55.5757 620.036 1656.64 2537.3 2537.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 480 0.000512 512 90 528 20736 2.18035 0.881632 5.87603 47.8761 56.9675 57.0958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 360 0.000128 4096 95 2184 54144 59.2705 28.3654 468.175 835.262 1391.2 1391.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 24 380 3.2e-05 1024 115 432 147456 116.864 26.58 157.528 828.437 1129.63 1129.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1350 0.001024 1024 80 168 18576 0.751584 2.55213 51.2881 54.6341 54.6917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 970 3.2e-05 2048 280 1296 451584 129.25 56.0357 1268.12 1669.01 3122.6 3122.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1370 3.2e-05 2048 300 1392 532224 101.896 56.0068 1501.64 1675.17 3334.88 3335.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1750 6.4e-05 4096 360 2064 278784 71.9002 55.6574 2105.17 1675.53 3908.36 3908.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1590 6.4e-05 4096 180 2352 293184 46.2482 55.6524 2268.27 1680.13 4050.39 4050.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1090 0.000512 4096 80 672 36480 6.64096 100.046 211.65 318.39 318.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 440 3.2e-05 2048 130 600 245760 206.042 56.05 637.74 1691.51 2591.57 2591.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 480 0.000512 512 90 528 23040 2.19398 0.92816 8.53952 50.1446 61.966 62.0933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 360 0.000128 4096 95 2184 55040 59.3074 28.3782 640.496 846.154 1574.47 1574.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 380 3.2e-05 1024 115 432 158720 116.461 26.923 149.449 845.92 1138.98 1139.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1350 0.001024 1024 80 168 18640 0.760192 3.29379 51.5266 55.6246 55.6831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 970 3.2e-05 2048 280 1296 455680 129.173 56.1416 1739.36 1692.11 3616.98 3617.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1370 3.2e-05 2048 300 1392 533760 101.703 56.159 2050.26 1695.48 3903.77 3903.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1750 6.4e-05 4096 360 2064 278720 71.9085 55.6656 2856.69 1692.89 4677.26 4677.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1590 6.4e-05 4096 180 2352 293280 46.256 55.6716 3086.67 1694.28 4882.96 4883.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1090 0.000512 4096 80 672 36320 6.6248 71.4793 209.385 287.54 287.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 440 3.2e-05 2048 130 600 245760 205.812 55.9903 593.017 1677.08 2532.12 2532.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 480 0.000512 512 90 528 23040 2.20109 0.922976 6.35229 49.9818 59.6145 59.7443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 360 0.000128 4096 95 2184 53760 58.9873 28.2749 451.212 832.392 1371 1371.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 24 380 3.2e-05 1024 115 432 153600 117.304 26.8841 144.066 838.649 1127.13 1127.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1350 0.001024 1024 80 168 18560 0.761856 2.39632 51.3064 54.5081 54.5687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 970 3.2e-05 2048 280 1296 455680 128.782 56.1239 1242.93 1677.79 3105.81 3105.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1370 3.2e-05 2048 300 1392 532480 101.664 56.1111 1458.88 1677.08 3293.91 3294.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1750 6.4e-05 4096 360 2064 278400 71.7518 55.5753 2031.52 1677.44 3836.39 3836.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1590 6.4e-05 4096 180 2352 293120 46.1505 55.5909 2195.35 1677.55 3974.73 3974.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1090 0.000512 4096 80 672 36384 6.63344 128.121 209.2 344.005 344.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 440 3.2e-05 2048 130 600 245760 203.831 55.6904 574.294 1664.68 2498.72 2498.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 480 0.000512 512 90 528 23040 2.20301 0.929792 11.3426 49.9168 64.5501 64.6872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 360 0.000128 4096 95 2184 54528 59.1846 28.3648 811.387 836.784 1735.85 1735.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 380 3.2e-05 1024 115 432 153600 115.818 26.9295 131.262 833.04 1107.27 1107.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1350 0.001024 1024 80 168 18624 0.747232 4.31552 51.2815 56.3877 56.4474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 970 3.2e-05 2048 280 1296 454656 128.748 56.0553 2211.22 1672.67 4068.89 4069.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1370 3.2e-05 2048 300 1392 532992 101.358 56.0159 2603.28 1672.65 4433.47 4433.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1750 6.4e-05 4096 360 2064 278784 71.7622 55.5935 3617.46 1674.94 5419.86 5419.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1590 6.4e-05 4096 180 2352 293376 46.1365 55.5832 3901.66 1675.97 5679.43 5679.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1090 0.000512 4096 80 672 36288 6.63232 81.537 209.208 297.427 297.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 440 3.2e-05 2048 130 600 233472 205.029 55.0657 809.391 1648.27 2717.97 2718.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 480 0.000512 512 90 528 21504 2.15587 0.882592 7.01363 47.9057 58.1177 58.2451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 360 0.000128 4096 95 2184 53760 59.1718 28.287 521.274 833.223 1442.09 1442.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 380 3.2e-05 1024 115 432 147456 115.719 26.6528 179.734 824.233 1146.56 1146.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1350 0.001024 1024 80 168 18432 0.744608 2.83664 50.1002 53.7252 53.7831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 970 3.2e-05 2048 280 1296 448512 129.126 55.6292 1406.5 1665.2 3256.64 3256.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1370 3.2e-05 2048 300 1392 531456 101.782 55.9636 1673.93 1672.97 3504.81 3504.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1750 6.4e-05 4096 360 2064 278016 71.8828 55.5899 2350.61 1673.46 4151.65 4151.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1590 6.4e-05 4096 180 2352 292992 46.2151 55.623 2551.52 1675.57 4329.02 4329.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1090 0.000512 4096 80 672 36400 6.62326 125.728 209.49 341.891 341.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 440 3.2e-05 2048 130 600 243200 204.8 55.8342 557.06 1666.62 2484.53 2484.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 480 0.000512 512 90 528 22400 2.23318 0.934208 10.966 49.9446 64.2322 64.3624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 360 0.000128 4096 95 2184 54400 59.4756 28.4119 797.508 838.08 1723.61 1723.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 380 3.2e-05 1024 115 432 153600 116.112 26.8226 128.349 833.41 1104.91 1105.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1350 0.001024 1024 80 168 18600 0.749024 4.44006 51.2815 56.5141 56.5717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 970 3.2e-05 2048 280 1296 454400 129.441 56.1234 2171.56 1675.18 4032.5 4032.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1370 3.2e-05 2048 300 1392 532800 102.017 56.1975 2559.16 1675.18 4392.71 4392.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1750 6.4e-05 4096 360 2064 278800 72.2314 55.734 3576.15 1677.58 5381.8 5381.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1590 6.4e-05 4096 180 2352 293400 46.4675 55.7388 3855.04 1683.69 5641.01 5641.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1090 0.000512 4096 80 672 36200 6.59251 85.0156 208.974 300.629 300.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 440 3.2e-05 2048 130 600 230400 206.157 55.1678 775.379 1649.84 2686.75 2686.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 480 0.000512 512 90 528 22400 2.24486 0.929792 7.28982 50.0089 60.6292 60.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 360 0.000128 4096 95 2184 52800 59.4895 28.3755 528.938 834.395 1451.33 1451.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 380 3.2e-05 1024 115 432 140800 116.888 26.5026 171.708 825.023 1140.34 1140.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1350 0.001024 1024 80 168 18400 0.749728 2.91091 50.0945 53.7977 53.8556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 970 3.2e-05 2048 280 1296 448000 129.564 55.8075 1455.95 1667.11 3308.62 3308.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1370 3.2e-05 2048 300 1392 531200 102.218 56.0943 1733.46 1679.41 3571.34 3571.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1750 6.4e-05 4096 360 2064 278400 72.0876 55.6769 2426.53 1677.81 4232.22 4232.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1590 6.4e-05 4096 180 2352 292800 46.3447 55.724 2615.2 1678.62 4395.96 4396.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1090 0.000512 4096 80 672 36400 6.63344 123.3 209.382 339.364 339.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 440 3.2e-05 2048 130 600 243712 205.782 55.9899 547.792 1672.79 2482.58 2482.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 480 0.000512 512 90 528 21504 2.20973 0.90656 10.1557 49.4155 62.8453 62.9798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 360 0.000128 4096 95 2184 54656 59.2649 28.3547 785 836.929 1709.69 1709.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 380 3.2e-05 1024 115 432 157696 116.134 26.9329 129.257 836.488 1109.03 1109.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1350 0.001024 1024 80 168 18592 0.760896 4.30467 51.2635 56.3723 56.4312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 970 3.2e-05 2048 280 1296 455168 128.897 56.0695 2138.25 1674.14 3997.56 3997.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1370 3.2e-05 2048 300 1392 532224 101.733 56.1065 2513.82 1672.77 4344.6 4344.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1750 6.4e-05 4096 360 2064 278656 71.8859 55.6585 3512.95 1676.39 5317 5317.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1590 6.4e-05 4096 180 2352 293216 46.2449 55.6544 3786.02 1681.86 5569.86 5569.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1090 0.000512 4096 80 672 36288 6.62771 81.347 209.537 297.561 297.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 440 3.2e-05 2048 130 600 229376 206.976 55.2312 342.815 1655.06 2260.3 2260.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 480 0.000512 512 90 528 17920 2.22989 0.854016 5.78026 47.2676 56.2859 56.4107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 360 0.000128 4096 95 2184 53760 59.2485 28.332 513.818 838.112 1439.64 1439.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 380 3.2e-05 1024 115 432 143360 116.632 26.5138 161.226 827.628 1132.23 1132.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1350 0.001024 1024 80 168 18368 0.749024 2.78957 50.0797 53.6604 53.7175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 970 3.2e-05 2048 280 1296 451584 129.372 55.9283 1404.34 1674.3 3264.13 3264.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1370 3.2e-05 2048 300 1392 530432 101.917 56.0169 1655.81 1674.3 3488.2 3488.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1750 6.4e-05 4096 360 2064 277760 71.7568 55.6087 2308.16 1676.85 4112.48 4112.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1590 6.4e-05 4096 180 2352 292992 46.1277 55.5897 2494.04 1679.75 4275.58 4275.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1090 0.000512 4096 80 672 36360 6.63043 119.466 209.248 335.397 335.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 440 3.2e-05 2048 130 600 245760 204.883 56.011 536.633 1668.98 2466.73 2466.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 480 0.000512 512 90 528 23040 2.20531 0.933056 10.4147 49.94 63.6486 63.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 360 0.000128 4096 95 2184 53760 59.3806 28.3756 746.334 835.047 1669.27 1669.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 380 3.2e-05 1024 115 432 153600 116.668 26.8718 122.301 834.582 1100.64 1100.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1350 0.001024 1024 80 168 18600 0.751648 3.95645 51.2901 56.0394 56.0993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 970 3.2e-05 2048 280 1296 453120 129.04 55.9534 2062.46 1669.74 3917.38 3917.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1370 3.2e-05 2048 300 1392 531840 102.027 56.0848 2431.6 1674.1 4263.97 4264.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1750 6.4e-05 4096 360 2064 278400 72.1181 55.708 3384.92 1676.45 5189.3 5189.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1590 6.4e-05 4096 180 2352 293280 46.3637 55.7178 3652.01 1682.19 5436.36 5436.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1090 0.000512 4096 80 672 36240 6.62758 77.6439 209.403 293.725 293.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 440 3.2e-05 2048 130 600 230400 205.854 55.1829 326.022 1649.95 2237.24 2237.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 480 0.000512 512 90 528 23040 2.20659 0.929792 7.0953 50.0369 60.4253 60.5518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 360 0.000128 4096 95 2184 53760 59.2151 28.3548 484.391 836.323 1408.41 1408.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 380 3.2e-05 1024 115 432 138240 117.005 26.4685 72.0001 825.107 1040.79 1040.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1350 0.001024 1024 80 168 18480 0.751616 2.60374 51.3086 54.7075 54.7656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 970 3.2e-05 2048 280 1296 453120 128.885 55.9225 1329.15 1670.57 3184.72 3184.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1370 3.2e-05 2048 300 1392 529920 101.712 55.9552 1561.43 1674.67 3393.93 3394.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1750 6.4e-05 4096 360 2064 278400 71.8748 55.6609 2178.89 1677.61 3984.13 3984.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1590 6.4e-05 4096 180 2352 292800 46.2355 55.6503 2349.89 1679 4130.85 4130.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1090 0.000512 4096 80 672 36352 6.63242 114.516 209.208 330.405 330.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 440 3.2e-05 2048 130 600 245760 204.726 55.99 513.293 1670.1 2444.33 2444.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 480 0.000512 512 90 528 22528 2.26614 0.941696 9.73978 51.3361 64.4468 64.5755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 360 0.000128 4096 95 2184 54272 59.1856 28.3334 722.425 835.688 1645.76 1645.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 380 3.2e-05 1024 115 432 155648 116.153 26.824 118.952 835.137 1097.28 1097.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1350 0.001024 1024 80 168 18560 0.753664 3.77018 51.2452 55.8125 55.8735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 970 3.2e-05 2048 280 1296 454656 128.525 55.8602 1976.65 1671.7 3832.93 3833.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1370 3.2e-05 2048 300 1392 532480 101.769 56.0439 2327.03 1675.74 4160.75 4160.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1750 6.4e-05 4096 360 2064 278528 71.8386 55.5852 3238.04 1676.01 5041.58 5041.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1590 6.4e-05 4096 180 2352 293376 46.2117 55.5786 3495.12 1682.42 5279.4 5279.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1090 0.000512 4096 80 672 36096 6.59891 76.7529 208.538 291.94 291.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 440 3.2e-05 2048 130 600 245760 204.954 55.9039 346.227 1670.55 2277.86 2278.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 480 0.000512 512 90 528 20480 2.20237 0.886528 6.35939 47.9479 57.5544 57.6824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 360 0.000128 4096 95 2184 53248 59.3262 28.3165 482.385 836.372 1406.53 1406.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 380 3.2e-05 1024 115 432 147456 117.572 28.1781 76.7713 835.38 1058.12 1058.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1350 0.001024 1024 80 168 18432 0.7552 2.74637 51.2468 54.7914 54.8471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 970 3.2e-05 2048 280 1296 450560 129.415 56.047 1328.12 1671.5 3185.27 3185.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1370 3.2e-05 2048 300 1392 528384 102.174 55.854 1565.57 1670.55 3394.31 3394.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1750 6.4e-05 4096 360 2064 277504 71.9049 55.5502 2202.01 1671.29 4000.86 4000.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1590 6.4e-05 4096 180 2352 292864 46.2361 55.5865 2376.73 1674.11 4152.74 4152.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1090 0.000512 4096 80 675 36512 6.64749 92.6413 209.773 309.112 309.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 440 3.2e-05 2048 130 600 237568 209.31 56.0497 813.063 1676.56 2755.21 2755.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 480 0.000512 512 90 525 24064 2.184 0.939808 8.20246 51.2982 62.78 62.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 360 0.000128 4096 95 2175 54272 59.3312 28.332 716.679 838.502 1642.98 1643.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 380 3.2e-05 1024 115 425 155648 116.88 26.8994 191.519 838.449 1173.96 1174.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1350 0.001024 1024 80 175 18656 0.761856 3.20666 51.3077 55.3308 55.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 970 3.2e-05 2048 280 1300 456704 128.833 55.9878 1632.35 1676.56 3493.93 3494.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1370 3.2e-05 2048 300 1400 534528 101.564 55.9688 2050.43 1676.55 3884.68 3884.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1750 6.4e-05 4096 360 2050 278912 71.908 55.5783 5190.8 1677.47 6995.87 6995.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1590 6.4e-05 4096 180 2350 293632 46.201 55.5725 2885.85 1677.28 4664.99 4665.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1090 0.000512 4096 80 675 36480 6.62749 83.2827 209.681 299.642 299.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 440 3.2e-05 2048 130 600 238080 209.699 56.0874 693.976 1676.92 2636.9 2637.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 480 0.000512 512 90 525 23040 2.19933 0.929792 6.98144 49.9087 60.1803 60.3087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 360 0.000128 4096 95 2175 54400 59.609 28.3836 595.339 838.697 1522.16 1522.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 380 3.2e-05 1024 115 425 156160 117.343 26.9475 164.977 838.554 1148.03 1148.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1350 0.001024 1024 80 175 18640 0.765344 2.84877 51.3024 54.9588 55.0237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 970 3.2e-05 2048 280 1300 456960 129.301 56.158 1459.52 1676.9 3322.07 3322.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1370 3.2e-05 2048 300 1400 534400 102.132 56.0927 1723.78 1676.9 3559.07 3559.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1750 6.4e-05 4096 360 2050 278720 72.2789 55.7165 2733.46 1677.15 4538.71 4538.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1590 6.4e-05 4096 180 2350 293600 46.4937 55.7174 2572.59 1677.54 4352.43 4352.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1090 0.000512 4096 80 675 36400 6.62483 53.764 209.465 269.906 269.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 440 3.2e-05 2048 130 600 235520 210.978 56.1251 687.215 1677 2631.55 2631.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 480 0.000512 512 90 525 23040 2.19754 0.928416 4.73091 49.933 57.9459 58.0709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 360 0.000128 4096 95 2175 54400 59.4966 28.372 491.5 838.894 1418.41 1418.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 380 3.2e-05 1024 115 425 153600 117.691 26.9429 161.814 838.607 1145.28 1145.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1350 0.001024 1024 80 175 18560 0.761856 1.8881 51.2492 53.9574 54.0058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 970 3.2e-05 2048 280 1300 455680 129.243 56.234 938.957 1676.99 2801.62 2801.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1370 3.2e-05 2048 300 1400 533760 101.905 56.0947 1265.43 1680.23 3103.83 3103.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1750 6.4e-05 4096 360 2050 278720 72.1739 55.6623 4478.28 1677.18 6283.4 6283.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1590 6.4e-05 4096 180 2350 293440 46.2928 55.6819 1658.13 1677.36 3437.54 3437.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1090 0.000512 4096 80 675 36480 6.62813 88.7953 209.53 305.005 305.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 440 3.2e-05 2048 130 600 236544 209.008 56.007 627.589 1672.65 2565.48 2565.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 480 0.000512 512 90 525 23040 2.20016 0.929792 7.60954 49.8894 60.7872 60.9137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 360 0.000128 4096 95 2175 54144 59.3442 28.3533 563.09 836.588 1487.52 1487.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 380 3.2e-05 1024 115 425 153600 117.311 26.8988 159.768 836.489 1140.69 1140.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1350 0.001024 1024 80 175 18624 0.761856 3.09094 51.2657 55.1609 55.2199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 970 3.2e-05 2048 280 1300 456192 128.842 55.9694 1549.67 1672.65 3407.33 3407.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1370 3.2e-05 2048 300 1400 533760 101.863 56.0182 1830.21 1674.7 3662.95 3663.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1750 6.4e-05 4096 360 2050 278784 71.9197 55.6567 2539.82 1675.83 4343.34 4343.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1590 6.4e-05 4096 180 2350 293568 46.2801 55.6645 2745.28 1677.16 4524.47 4524.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1090 0.000512 4096 80 675 36384 6.62422 56.8052 209.442 272.921 272.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 440 3.2e-05 2048 130 600 233472 208.613 55.96 681.842 1665.88 2612.51 2612.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 480 0.000512 512 90 525 23040 2.19696 0.92944 5.11078 49.9384 58.3272 58.4559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 360 0.000128 4096 95 2175 53760 59.3227 28.3382 459.73 837.517 1385.04 1385.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 380 3.2e-05 1024 115 425 147456 117.377 26.7455 162.109 833.042 1139.49 1139.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1350 0.001024 1024 80 175 18528 0.74576 2.00966 51.228 54.0252 54.0918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 970 3.2e-05 2048 280 1300 454656 128.871 55.98 997.104 1674.12 2856.27 2856.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1370 3.2e-05 2048 300 1400 532992 107.738 55.9739 1182.18 1674.11 3020.17 3020.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1750 6.4e-05 4096 360 2050 278400 71.8197 55.593 2172.3 1680.76 3980.59 3980.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1590 6.4e-05 4096 180 2350 293568 46.1661 55.5873 1775.93 1677.52 3555.28 3555.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1090 0.000512 4096 80 675 36456 6.62733 95.8013 209.611 312.089 312.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 440 3.2e-05 2048 130 600 236544 208.983 56.1057 698.787 1674.02 2638.11 2638.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 480 0.000512 512 90 525 23296 2.19312 0.927744 8.45651 49.9991 61.7348 61.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 360 0.000128 4096 95 2175 53760 59.5395 28.3864 600.982 837.364 1526.4 1526.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 25 380 3.2e-05 1024 115 425 154112 117.048 26.9189 179.235 837.195 1160.62 1160.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1350 0.001024 1024 80 175 18592 0.758912 3.39686 51.2553 55.4517 55.5116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 970 3.2e-05 2048 280 1300 455168 129.213 56.3003 1662.1 1674.02 3521.83 3521.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1370 3.2e-05 2048 300 1400 534016 101.862 56.0988 1966.96 1676.61 3801.7 3801.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1750 6.4e-05 4096 360 2050 278656 72.1361 55.7058 2721.18 1678.46 4527.59 4527.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1590 6.4e-05 4096 180 2350 293552 46.3892 55.7036 2936.83 1692.25 4731.25 4731.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1090 0.000512 4096 80 675 36400 6.62758 60.5166 209.395 276.592 276.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 440 3.2e-05 2048 130 600 236544 208.59 56.0637 653.368 1672.42 2590.66 2590.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 480 0.000512 512 90 525 21504 2.20576 0.905216 5.06698 49.4131 57.7497 57.8796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 360 0.000128 4096 95 2175 53760 59.3636 28.3607 382.842 836.72 1307.42 1307.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 380 3.2e-05 1024 115 425 150528 117.543 26.8936 187.578 836.307 1168.54 1168.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1350 0.001024 1024 80 175 18480 0.757792 2.12614 50.1035 53.0307 53.0884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 970 3.2e-05 2048 280 1300 455168 128.977 55.9952 1056.75 1672.4 2914.32 2914.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1370 3.2e-05 2048 300 1400 532224 101.833 56.0434 1238.11 1672.39 3068.54 3068.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1750 6.4e-05 4096 360 2050 278656 71.8904 55.6401 1738.4 1675.09 3541.13 3541.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1590 6.4e-05 4096 180 2350 293440 46.2596 55.6442 1871.28 1675.18 3648.45 3648.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1090 0.000512 4096 80 675 36480 6.64611 99.5125 209.809 316.02 316.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 440 3.2e-05 2048 130 600 233472 209.277 55.8432 652.239 1671.5 2589.09 2589.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 480 0.000512 512 90 525 23552 2.21616 0.940032 8.59325 51.318 63.2209 63.3486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 360 0.000128 4096 95 2175 54272 59.3122 28.3485 628.58 838.841 1555.22 1555.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 25 380 3.2e-05 1024 115 425 151552 117.116 26.8263 160.577 835.958 1140.7 1140.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1350 0.001024 1024 80 175 18624 0.752256 3.41293 51.3111 55.5204 55.5807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 970 3.2e-05 2048 280 1300 456704 128.742 56.148 1732.34 1677.01 3594.43 3594.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1370 3.2e-05 2048 300 1400 534528 101.513 56.0589 2037.54 1677 3872.28 3872.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1750 6.4e-05 4096 360 2050 278784 71.8512 55.6098 2815.48 1677.16 4620.21 4620.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1590 6.4e-05 4096 180 2350 293504 46.2381 55.6071 3045.25 1683.56 4830.73 4830.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1090 0.000512 4096 80 675 36352 6.62918 65.0875 209.443 281.212 281.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 440 3.2e-05 2048 130 600 229376 210.401 56.0046 603.049 1671.48 2541.16 2541.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 480 0.000512 512 90 525 22528 2.26301 0.94208 5.63251 51.3591 60.3518 60.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 360 0.000128 4096 95 2175 53248 59.2919 28.3267 412.534 836.322 1336.6 1336.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 380 3.2e-05 1024 115 425 147456 117.764 26.8242 158.084 835.849 1138.75 1138.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1350 0.001024 1024 80 175 18560 0.755584 2.33482 51.3065 54.4417 54.5011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 970 3.2e-05 2048 280 1300 454656 128.532 55.8531 1143.99 1671.47 3000.04 3000.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1370 3.2e-05 2048 300 1400 534528 101.466 55.9807 1351.51 1676.96 3186.08 3186.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1750 6.4e-05 4096 360 2050 278528 71.8008 55.5954 1881.15 1677.27 3685.93 3686.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1590 6.4e-05 4096 180 2350 293376 46.2166 55.587 2042.85 1677.38 3822.12 3822.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1090 0.000512 4096 80 675 36432 6.62778 105.357 209.433 321.471 321.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 440 3.2e-05 2048 130 600 235008 208.741 55.9985 648.387 1668.82 2582.18 2582.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 480 0.000512 512 90 525 23040 2.16787 0.917504 8.94726 49.6508 61.8402 61.9741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 360 0.000128 4096 95 2175 54144 59.4744 28.3996 661.596 837.867 1587.47 1587.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 25 380 3.2e-05 1024 115 425 152064 117.152 26.9173 149.158 835.328 1128.78 1128.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1350 0.001024 1024 80 175 18576 0.747552 3.62947 51.2349 55.6539 55.7136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 970 3.2e-05 2048 280 1300 456192 129.067 56.0866 1832.46 1674.98 3692.8 3692.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1370 3.2e-05 2048 300 1400 533376 101.962 56.1124 2158.88 1674.97 3992.1 3992.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1750 6.4e-05 4096 360 2050 278496 72.0671 55.7055 2987.66 1675.21 4790.75 4790.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1590 6.4e-05 4096 180 2350 293472 46.3852 55.6994 3234.14 1675.91 5012.22 5012.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1090 0.000512 4096 80 675 36288 6.61741 75.7554 209.186 291.61 291.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 440 3.2e-05 2048 130 600 230400 207.79 55.4325 591.458 1657.79 2512.69 2512.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 480 0.000512 512 90 525 20736 2.17898 0.886784 6.08227 47.8976 57.2017 57.3315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 360 0.000128 4096 95 2175 52992 59.3038 28.3404 468.05 835.744 1391.57 1391.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 25 380 3.2e-05 1024 115 425 147456 116.835 26.5813 151.541 829.002 1124.19 1124.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1350 0.001024 1024 80 175 18432 0.745472 2.69926 50.1113 53.5971 53.6576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 970 3.2e-05 2048 280 1300 451584 129.261 55.8738 1299.08 1670.2 3154.61 3154.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1370 3.2e-05 2048 300 1400 532224 101.873 56.1384 1539.67 1678.6 3376.45 3376.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1750 6.4e-05 4096 360 2050 278208 71.8552 55.643 2135.07 1685.21 3947.89 3947.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1590 6.4e-05 4096 180 2350 293184 46.2478 55.6524 2304.69 1696.74 4103.4 4103.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1090 0.000512 4096 80 675 36400 6.63091 101.969 209.421 318.071 318.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 440 3.2e-05 2048 130 600 235520 209.667 56.1023 610.654 1675.72 2552.36 2552.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 480 0.000512 512 90 525 23040 2.19405 0.930272 8.62698 49.9114 61.82 61.9521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 360 0.000128 4096 95 2175 54400 59.2786 28.3772 645.6 838.247 1571.64 1571.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 380 3.2e-05 1024 115 425 153600 117.375 26.9251 141.536 838.272 1124.33 1124.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1350 0.001024 1024 80 175 18560 0.76 3.47136 51.2302 55.5037 55.5644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 970 3.2e-05 2048 280 1300 455680 129.093 56.2176 1778.48 1677.07 3641.06 3641.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1370 3.2e-05 2048 300 1400 533760 101.719 56.101 2099.76 1680.16 3937.91 3938.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1750 6.4e-05 4096 360 2050 278720 71.8991 55.6769 2898.67 1678.25 4704.6 4704.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1590 6.4e-05 4096 180 2350 293440 46.2445 55.6769 3134.55 1682.04 4918.59 4918.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1090 0.000512 4096 80 675 36320 6.62918 72.3356 209.468 288.483 288.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 440 3.2e-05 2048 130 600 235520 209.366 56.019 569.27 1677.22 2512.08 2512.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 480 0.000512 512 90 525 23040 2.19926 0.927296 6.41878 49.9892 59.692 59.8187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 360 0.000128 4096 95 2175 52480 59.0704 28.2626 441.845 832.483 1361.79 1361.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 25 380 3.2e-05 1024 115 425 153600 117.328 26.9068 140.56 838.751 1123.77 1123.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1350 0.001024 1024 80 175 18400 0.755712 2.50637 50.0866 53.3917 53.4487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 970 3.2e-05 2048 280 1300 455680 128.777 56.1049 1250.89 1677.98 3113.94 3114.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1370 3.2e-05 2048 300 1400 532480 101.647 55.9752 1471.21 1681.52 3310.51 3310.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1750 6.4e-05 4096 360 2050 278400 71.7501 55.5828 2027.97 1677.63 3833.04 3833.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1590 6.4e-05 4096 180 2350 293440 46.1537 55.5807 2198.85 1677.78 3978.44 3978.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1090 0.000512 4096 80 675 36384 6.62733 124.872 209.304 340.854 340.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 440 3.2e-05 2048 130 600 233472 207.318 55.7015 533.121 1664.76 2461.12 2461.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 480 0.000512 512 90 525 23040 2.1984 0.927744 11.1812 49.9317 64.3953 64.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 360 0.000128 4096 95 2175 53760 59.2476 28.3298 777.727 836.947 1702.38 1702.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 380 3.2e-05 1024 115 425 147456 116.78 26.7331 120.637 833.027 1097.39 1097.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1350 0.001024 1024 80 175 18528 0.743424 4.42653 51.2082 56.4204 56.4756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 970 3.2e-05 2048 280 1300 454656 128.772 56.072 2152.08 1672.98 4010.09 4010.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1370 3.2e-05 2048 300 1400 532992 101.358 55.9632 2540.66 1673.03 4371.18 4371.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1750 6.4e-05 4096 360 2050 278400 71.7609 55.5923 3511.87 1675.3 5314.62 5314.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1590 6.4e-05 4096 180 2350 293568 46.1408 55.6002 3802.32 1676.29 5580.43 5580.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1090 0.000512 4096 80 675 36288 6.62794 83.3966 209.467 299.543 299.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 440 3.2e-05 2048 130 600 221184 208.894 55.0078 748.895 1649.85 2662.87 2663.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 480 0.000512 512 90 525 21504 2.15075 0.883424 6.93498 47.9327 58.0563 58.1898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 360 0.000128 4096 95 2175 52224 59.3466 28.2824 512.529 834.035 1434.32 1434.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 380 3.2e-05 1024 115 425 135168 117.737 26.4376 158.387 825.028 1127.81 1127.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1350 0.001024 1024 80 175 18432 0.7496 2.89424 51.2238 54.9098 54.9686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 970 3.2e-05 2048 280 1300 448512 129.135 55.6282 1431.39 1666.35 3282.7 3282.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1370 3.2e-05 2048 300 1400 531456 101.738 55.9677 1706.25 1674.59 3538.7 3538.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1750 6.4e-05 4096 360 2050 278016 71.8775 55.5908 2369.22 1675.13 4171.93 4172.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1590 6.4e-05 4096 180 2350 293376 46.209 55.5918 2567.58 1677.28 4346.74 4346.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1090 0.000512 4096 80 675 36400 6.62323 125.08 209.581 341.337 341.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 440 3.2e-05 2048 130 600 230400 208.876 55.8999 526.28 1666.8 2458.08 2458.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 480 0.000512 512 90 525 22400 2.23613 0.930368 10.8557 49.9445 64.1269 64.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 360 0.000128 4096 95 2175 53600 59.6998 28.4214 777.063 838.188 1703.51 1703.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 380 3.2e-05 1024 115 425 147200 117.22 26.8156 119.924 833.515 1097.69 1097.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1350 0.001024 1024 80 175 18600 0.74928 4.56832 51.7596 57.1181 57.1737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 970 3.2e-05 2048 280 1300 454400 129.44 56.098 2152.96 1675.37 4014.05 4014.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1370 3.2e-05 2048 300 1400 532800 102.042 56.1522 2545.53 1675.38 4379.27 4379.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1750 6.4e-05 4096 360 2050 278800 72.2373 55.7425 3542.62 1677.77 5348.47 5348.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1590 6.4e-05 4096 180 2350 293600 46.478 55.7426 3823.58 1677.83 5603.71 5603.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1090 0.000512 4096 80 675 36200 6.6048 84.8978 209.035 300.587 300.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 440 3.2e-05 2048 130 600 217600 210.387 55.1936 717.124 1649.84 2632.76 2632.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 480 0.000512 512 90 525 22400 2.24202 0.929888 7.25069 50.0151 60.5974 60.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 360 0.000128 4096 95 2175 52800 59.4976 28.3644 519.309 834.397 1441.7 1441.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 380 3.2e-05 1024 115 425 140800 116.854 26.5011 165.463 825.049 1134.09 1134.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1350 0.001024 1024 80 175 18400 0.750912 3.00832 51.196 54.9983 55.0558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 970 3.2e-05 2048 280 1300 448000 129.551 55.7957 1423.45 1667.05 3276.03 3276.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1370 3.2e-05 2048 300 1400 531200 102.238 56.0841 1698.04 1675.62 3532.14 3532.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1750 6.4e-05 4096 360 2050 278400 72.072 55.6892 2373.15 1676.13 4177.14 4177.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1590 6.4e-05 4096 180 2350 293200 46.3852 55.7094 2566.62 1676.11 4344.91 4344.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1090 0.000512 4096 80 675 36400 6.63754 121.11 209.6 337.395 337.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 440 3.2e-05 2048 130 600 236544 208.269 56.1582 524.575 1674.06 2463.28 2463.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 480 0.000512 512 90 525 21504 2.2105 0.904224 9.89952 49.4369 62.6079 62.7323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 360 0.000128 4096 95 2175 53760 59.313 28.3599 753.363 837.536 1678.7 1678.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 380 3.2e-05 1024 115 425 150528 117.237 26.8966 120.055 838.001 1102.4 1102.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1350 0.001024 1024 80 175 18480 0.751616 4.15539 50.1267 55.0748 55.1313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 970 3.2e-05 2048 280 1300 455168 128.871 56.0294 2092.99 1674.25 3952.32 3952.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1370 3.2e-05 2048 300 1400 532224 101.712 56.0517 2468.01 1674.02 4299.96 4300.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1750 6.4e-05 4096 360 2050 278656 71.8462 55.6442 3408.85 1676.7 5213.14 5213.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1590 6.4e-05 4096 180 2350 293440 46.262 55.6658 3683.06 1676.69 5461.76 5461.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1090 0.000512 4096 80 675 36288 6.63142 80.0485 209.443 296.177 296.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 440 3.2e-05 2048 130 600 229376 207.002 55.2016 335.707 1653.9 2252.03 2252.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 480 0.000512 512 90 525 17920 2.22736 0.856064 5.53056 47.2494 56.0181 56.1442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 360 0.000128 4096 95 2175 53760 59.2682 28.3297 496.134 837.546 1421.41 1421.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 380 3.2e-05 1024 115 425 143360 116.672 26.5169 153.291 827.063 1123.76 1123.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1350 0.001024 1024 80 175 18368 0.74736 2.81645 51.1548 54.7616 54.8203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 970 3.2e-05 2048 280 1300 451584 129.379 55.9204 1362.33 1673.22 3221.04 3221.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1370 3.2e-05 2048 300 1400 530432 101.91 55.9165 1610.18 1673.11 3441.28 3441.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1750 6.4e-05 4096 360 2050 277760 71.7616 55.5918 2222.43 1673.73 4023.62 4023.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1590 6.4e-05 4096 180 2350 293440 46.1542 55.5909 2407.72 1676.24 4185.78 4185.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1090 0.000512 4096 80 675 36360 6.62083 117.116 209.448 333.236 333.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 440 3.2e-05 2048 130 600 230400 209.698 56.0767 495.822 1670.12 2431.94 2432.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 480 0.000512 512 90 525 23040 2.20608 0.9344 10.1597 49.9613 63.4235 63.5516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 360 0.000128 4096 95 2175 53760 59.3794 28.3628 728.961 835.615 1652.45 1652.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 380 3.2e-05 1024 115 425 153600 116.62 26.8709 118.119 835.159 1096.98 1097.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1350 0.001024 1024 80 175 18480 0.745088 3.99974 51.1888 55.977 56.0336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 970 3.2e-05 2048 280 1300 453120 129.064 55.9534 2015.07 1670.84 3871.12 3871.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1370 3.2e-05 2048 300 1400 533760 101.741 56.1175 2391.39 1679.65 4229.06 4229.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1750 6.4e-05 4096 360 2050 278400 72.1177 55.7101 3294.56 1678.61 5101.11 5101.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1590 6.4e-05 4096 180 2350 293280 46.3631 55.7234 3555.22 1683.3 5340.68 5340.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1090 0.000512 4096 80 675 36240 6.62733 77.589 209.463 293.731 293.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 440 3.2e-05 2048 130 600 215040 210.895 55.1421 307.669 1649.96 2223.89 2224.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 480 0.000512 512 90 525 23040 2.20986 0.928544 7.12611 50.0372 60.4602 60.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 360 0.000128 4096 95 2175 53760 59.1904 28.3723 488.747 836.322 1412.76 1412.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 380 3.2e-05 1024 115 425 138240 117.01 26.4724 71.8116 825.082 1040.59 1040.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1350 0.001024 1024 80 175 18240 0.74128 2.71402 49.9813 53.479 53.5368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 970 3.2e-05 2048 280 1300 453120 128.858 55.8963 1346.26 1671.29 3202.48 3202.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1370 3.2e-05 2048 300 1400 529920 101.7 55.9391 1585.11 1673.78 3416.69 3416.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1750 6.4e-05 4096 360 2050 278400 71.8732 55.6677 2200.51 1676.33 4004.49 4004.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1590 6.4e-05 4096 180 2350 292800 46.2414 55.6602 2373.32 1676.54 4151.84 4151.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1090 0.000512 4096 80 675 36352 6.63062 112.057 209.437 328.175 328.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 440 3.2e-05 2048 130 600 229376 209.982 55.902 471.391 1671.47 2408.97 2409.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 480 0.000512 512 90 525 22528 2.27123 0.94208 9.69734 51.3575 64.4249 64.5553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 360 0.000128 4096 95 2175 53248 59.2782 28.3294 691.568 836.546 1615.85 1615.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 380 3.2e-05 1024 115 425 147456 117.408 26.828 108.686 836.479 1089.62 1089.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1350 0.001024 1024 80 175 18560 0.753664 3.93235 51.3104 56.0389 56.0975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 970 3.2e-05 2048 280 1300 454656 128.571 55.849 1929.66 1671.46 3785.73 3785.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1370 3.2e-05 2048 300 1400 534528 101.43 55.9828 2283.52 1677 4118.11 4118.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1750 6.4e-05 4096 360 2050 278528 71.8389 55.593 3155.94 1677.3 4960.78 4960.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1590 6.4e-05 4096 180 2350 293376 46.2065 55.5906 3407.5 1677.25 5186.63 5186.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1090 0.000512 4096 80 675 36096 6.5943 79.0609 208.758 294.462 294.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 440 3.2e-05 2048 130 600 229376 210.009 55.9268 333.812 1671.86 2273.86 2274.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 480 0.000512 512 90 525 20480 2.19968 0.889728 6.38109 47.9748 57.6044 57.7292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 360 0.000128 4096 95 2175 53248 59.3316 28.3203 496.237 837.029 1421.05 1421.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 380 3.2e-05 1024 115 425 147456 117.608 28.6331 77.5634 836.527 1060.54 1060.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1350 0.001024 1024 80 175 18432 0.757184 2.91898 51.3078 55.0274 55.0851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 970 3.2e-05 2048 280 1300 450560 129.425 55.8694 1365.04 1671.85 3222.37 3222.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1370 3.2e-05 2048 300 1400 532480 101.439 55.9028 1624.86 1671.83 3454.19 3454.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1750 6.4e-05 4096 360 2050 277504 71.8938 55.5492 2253.9 1676.5 4057.95 4058.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1590 6.4e-05 4096 180 2350 292864 46.2336 55.5893 2441.87 1677.74 4221.51 4221.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1090 0.000512 4096 80 672 36512 6.63962 80.8034 209.547 297.04 297.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 440 3.2e-05 2048 130 608 237568 209.76 56.1379 699.099 1675.25 2640.48 2640.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 480 0.000512 512 90 512 23552 2.20595 0.941536 6.8088 51.2826 61.3939 61.5281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 360 0.000128 4096 95 2176 55040 59.3336 28.3382 626.956 837.861 1552.62 1552.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 380 3.2e-05 1024 115 416 149504 118.106 26.8739 152.49 837.74 1135.43 1135.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1350 0.001024 1024 80 160 18720 0.767136 2.58534 51.2816 54.6762 54.7388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 970 3.2e-05 2048 280 1312 456704 128.835 56.0439 1430.32 1676.06 3291.45 3291.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1370 3.2e-05 2048 300 1408 530944 102.245 56.1196 1785.08 1675.26 3618.88 3619.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1750 6.4e-05 4096 360 2048 279168 72.0805 55.58 4330.43 1676.32 6134.52 6134.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1590 6.4e-05 4096 180 2368 293504 46.2049 55.5698 2543.88 1682.61 4328.35 4328.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1090 0.000512 4096 80 672 36480 6.64147 52.5008 209.726 268.922 268.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 440 3.2e-05 2048 130 608 233472 210.854 55.9099 680.411 1671.32 2618.72 2618.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 480 0.000512 512 90 512 23552 2.21034 0.939744 4.60259 51.3197 59.2287 59.3633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 360 0.000128 4096 95 2176 54784 59.5786 28.3423 960.742 838.764 1887.56 1887.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 380 3.2e-05 1024 115 416 147456 118.084 26.8206 149.707 835.761 1130.59 1130.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1350 0.001024 1024 80 160 18688 0.75792 1.71075 51.3032 53.8146 53.8747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 970 3.2e-05 2048 280 1312 456704 129.365 56.0087 2097.59 1677.77 3960.94 3961.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1370 3.2e-05 2048 300 1408 530432 102.441 56.0688 1313.01 1676.88 3148.57 3148.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1750 6.4e-05 4096 360 2048 279040 72.2291 55.5917 4335.1 1677.12 6140.15 6140.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1590 6.4e-05 4096 180 2368 293376 46.4712 55.6019 4491.38 1683.54 6277.08 6277.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1090 0.000512 4096 80 672 36520 6.63757 83.1572 209.786 299.635 299.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 440 3.2e-05 2048 130 608 238080 209.514 56.1915 720.2 1676.5 2662.63 2662.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 480 0.000512 512 90 512 23040 2.19923 0.929792 6.98797 49.9092 60.1803 60.3195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 360 0.000128 4096 95 2176 55040 59.6227 28.392 602.733 838.493 1529.38 1529.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 380 3.2e-05 1024 115 416 151040 118.232 26.96 156.168 838.355 1139.94 1140.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1350 0.001024 1024 80 160 18720 0.78048 2.67469 51.3075 54.8087 54.8588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 970 3.2e-05 2048 280 1312 456960 129.317 56.2483 1456.27 1676.5 3318.52 3318.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1370 3.2e-05 2048 300 1408 531200 102.604 56.1428 1720.11 1679.91 3558.94 3559.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1750 6.4e-05 4096 360 2048 279040 72.3749 55.7069 2733.23 1678.65 4540.09 4540.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1590 6.4e-05 4096 180 2368 293440 46.4638 55.6933 2586.86 1679.46 4368.56 4368.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1090 0.000512 4096 80 672 36480 6.62938 52.8773 209.591 269.147 269.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 440 3.2e-05 2048 130 608 235520 210.343 56.0579 689.727 1675.08 2631.44 2631.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 480 0.000512 512 90 512 23040 2.20064 0.93216 4.6601 49.9077 57.8621 58.0014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 360 0.000128 4096 95 2176 55040 59.4372 28.3873 495.943 837.942 1421.84 1421.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 380 3.2e-05 1024 115 416 148480 118.473 26.9169 153.064 837.638 1136.31 1136.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1350 0.001024 1024 80 160 18640 0.776768 1.79405 51.2303 53.845 53.8972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 970 3.2e-05 2048 280 1312 455680 129.2 56.0348 934.519 1675.07 2795.02 2795.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1370 3.2e-05 2048 300 1408 531200 102.346 56.0337 1265.07 1675.07 3098.69 3098.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1750 6.4e-05 4096 360 2048 279040 72.0397 55.6955 2036.37 1675.26 3839.48 3839.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1590 6.4e-05 4096 180 2368 293280 46.2787 55.669 1667.33 1687.37 3456.73 3456.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1090 0.000512 4096 80 672 36480 6.63021 89.7812 209.419 305.884 305.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 440 3.2e-05 2048 130 608 236544 208.712 56.0699 661.025 1672.23 2598.26 2598.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 480 0.000512 512 90 512 23040 2.19459 0.927424 7.73914 49.8871 60.9054 61.0324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 360 0.000128 4096 95 2176 54912 59.3552 28.3523 577.282 836.379 1501.51 1501.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 380 3.2e-05 1024 115 416 147456 118.236 26.8946 156.091 836.393 1137.83 1138.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1350 0.001024 1024 80 160 18720 0.761984 2.93478 51.2881 55.0292 55.0941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 970 3.2e-05 2048 280 1312 456192 128.705 55.9956 1575.12 1673.24 3433.26 3433.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1370 3.2e-05 2048 300 1408 530688 102.239 56.1601 1858.68 1678.49 3695.74 3695.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1750 6.4e-05 4096 360 2048 278976 71.9388 55.6647 2564.64 1688.5 4380.86 4380.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1590 6.4e-05 4096 180 2368 293376 46.2759 55.6635 2795.58 1688.23 4585.84 4585.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1090 0.000512 4096 80 672 36384 6.6296 58.0291 209.35 274.058 274.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 440 3.2e-05 2048 130 608 233472 208.483 55.6473 722.01 1665.64 2652 2652.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 480 0.000512 512 90 512 23040 2.20118 0.92592 5.1305 49.9412 58.3593 58.4997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 360 0.000128 4096 95 2176 54528 59.2297 28.3503 478.979 837.468 1404.16 1404.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 380 3.2e-05 1024 115 416 141312 118.377 26.7458 158.328 833.001 1136.67 1136.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1350 0.001024 1024 80 160 18624 0.769696 1.9663 51.2553 54.0334 54.0815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 970 3.2e-05 2048 280 1312 454656 128.805 55.9491 1003.76 1675.22 2863.92 2864.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1370 3.2e-05 2048 300 1408 529920 102.041 55.9492 1187.64 1673.91 3019.71 3019.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1750 6.4e-05 4096 360 2048 278784 71.7987 55.5766 2225.76 1676.16 4029.41 4029.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1590 6.4e-05 4096 180 2368 293376 46.1581 55.5991 1778.83 1690.42 3571.08 3571.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1090 0.000512 4096 80 672 36456 6.62838 88.8464 209.533 305.058 305.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 440 3.2e-05 2048 130 608 236544 209.187 56.0592 642.201 1673.84 2581.5 2581.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 480 0.000512 512 90 512 23296 2.19507 0.929408 7.48848 50.0057 60.7794 60.9034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 360 0.000128 4096 95 2176 54656 59.5131 28.3933 565.986 837.223 1491.25 1491.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 32 380 3.2e-05 1024 115 416 146944 118.653 26.9245 146.928 837.951 1130.67 1130.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1350 0.001024 1024 80 160 18704 0.759456 2.83645 51.3089 54.948 55.0113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 970 3.2e-05 2048 280 1312 455168 129.311 56.0845 1544.61 1673.83 3404.03 3404.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1370 3.2e-05 2048 300 1408 530432 102.534 56.1268 1825.91 1676.23 3660.96 3661.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1750 6.4e-05 4096 360 2048 278880 72.2033 55.7036 2515.42 1676.37 4319.8 4319.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1590 6.4e-05 4096 180 2368 293440 46.4203 55.7134 2740.86 1677.06 4520.12 4520.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1090 0.000512 4096 80 672 36400 6.62592 56.832 209.527 273.034 273.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 440 3.2e-05 2048 130 608 236544 208.858 56.0216 589.651 1674.17 2528.91 2529.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 480 0.000512 512 90 512 21504 2.20771 0.90432 4.69558 49.4434 57.4051 57.5384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 360 0.000128 4096 95 2176 54656 59.3084 28.3607 366.605 837.496 1291.9 1292.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 380 3.2e-05 1024 115 416 143360 118.857 26.9039 139.998 837.085 1123.05 1123.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1350 0.001024 1024 80 160 18592 0.760256 1.91693 51.2344 53.9543 54.0201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 970 3.2e-05 2048 280 1312 455168 128.879 56.0356 996.613 1674.67 2856.39 2856.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1370 3.2e-05 2048 300 1408 528640 102.367 55.9882 1167.67 1673.92 3000.11 3000.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1750 6.4e-05 4096 360 2048 278656 71.8913 55.681 1630.45 1676.62 3434.75 3434.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1590 6.4e-05 4096 180 2368 293216 46.2678 55.6849 1776.13 1676.66 3554.82 3554.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1090 0.000512 4096 80 672 36288 6.6184 46.3974 209.111 262.178 262.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 440 3.2e-05 2048 130 608 236544 209.426 56.0733 700.584 1673.19 2639.49 2639.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 480 0.000512 512 90 512 21504 2.22278 0.907008 4.01235 49.4601 56.7591 56.8989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 360 0.000128 4096 95 2176 53760 59.6002 28.3866 400.379 837.347 1325.84 1325.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 380 3.2e-05 1024 115 416 139776 119.546 26.9398 149.005 836.837 1132.54 1132.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1350 0.001024 1024 80 160 18480 0.774688 1.65603 50.0894 52.5619 52.6096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 970 3.2e-05 2048 280 1312 451584 129.734 56.064 815.14 1673.17 2674.3 2674.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1370 3.2e-05 2048 300 1408 529536 102.407 56.0476 959.546 1673.41 2791.57 2791.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1750 6.4e-05 4096 360 2048 278208 72.2843 55.7179 1892.78 1673.61 3694.51 3694.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1590 6.4e-05 4096 180 2368 292992 46.3749 55.6903 1465.44 1675.61 3243.19 3243.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1090 0.000512 4096 80 672 36480 6.63949 89.1779 209.691 305.559 305.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 440 3.2e-05 2048 130 608 233472 209.619 55.8905 586.407 1671 2523.16 2523.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 480 0.000512 512 90 512 23552 2.2161 0.93824 7.77754 51.2756 62.3682 62.4956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 360 0.000128 4096 95 2176 54784 59.2701 28.3484 578.212 838.582 1504.56 1504.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 32 380 3.2e-05 1024 115 416 147456 117.982 26.8268 132.45 835.652 1113.13 1113.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1350 0.001024 1024 80 160 18688 0.756128 2.94093 51.2974 55.0379 55.0933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 970 3.2e-05 2048 280 1312 456704 128.729 55.9927 1577.56 1677.82 3440.3 3440.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1370 3.2e-05 2048 300 1408 530432 102.258 55.9801 1855.94 1676.47 3690.82 3690.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1750 6.4e-05 4096 360 2048 279040 71.9441 55.618 2575.47 1676.7 4379.85 4379.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1590 6.4e-05 4096 180 2368 293376 46.2561 55.5876 2818.13 1676.75 4596.81 4596.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1090 0.000512 4096 80 672 36352 6.63594 60.02 209.205 275.91 275.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 440 3.2e-05 2048 130 608 229376 210.572 55.8998 537.939 1670.06 2474.69 2474.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 480 0.000512 512 90 512 22528 2.27075 0.941728 5.09674 51.3385 59.8036 59.9324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 360 0.000128 4096 95 2176 54272 59.2181 28.3335 391.278 835.618 1314.58 1314.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 32 380 3.2e-05 1024 115 416 147456 118.015 26.8206 133.512 835.658 1114.22 1114.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1350 0.001024 1024 80 160 18560 0.751616 2.02861 51.1946 54.0161 54.0815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 970 3.2e-05 2048 280 1312 454656 128.574 55.8657 1058.56 1670.08 2913.27 2913.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1370 3.2e-05 2048 300 1408 530432 102.269 55.9696 1250.04 1675.55 3083.99 3084.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1750 6.4e-05 4096 360 2048 279040 71.8555 55.5838 1751.07 1680.13 3558.74 3558.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1590 6.4e-05 4096 180 2368 293376 46.2305 55.5831 1917.56 1678.22 3697.67 3697.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1090 0.000512 4096 80 672 36288 6.63178 49.9474 209.41 266.038 266.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 440 3.2e-05 2048 130 608 221184 209.293 55.126 500.248 1649.87 2414.75 2414.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 480 0.000512 512 90 512 21504 2.14819 0.880768 4.25197 47.9464 55.3853 55.5162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 360 0.000128 4096 95 2176 53760 59.1696 28.2881 321.694 834.039 1243.32 1243.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 380 3.2e-05 1024 115 416 135168 118.18 26.4331 121.035 825.055 1090.92 1091.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1350 0.001024 1024 80 160 18432 0.749888 1.80122 50.077 52.67 52.7341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 970 3.2e-05 2048 280 1312 448512 129.092 55.6591 867.803 1666.37 2719.11 2719.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1370 3.2e-05 2048 300 1408 528384 102.264 55.9221 1030.33 1674.66 2863.33 2863.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1750 6.4e-05 4096 360 2048 278016 71.8978 55.5894 1438.63 1679.35 3245.58 3245.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1590 6.4e-05 4096 180 2368 292992 46.2377 55.5888 1582.26 1677.21 3361.37 3361.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1090 0.000512 4096 80 672 36432 6.62323 128.594 209.512 344.781 344.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 440 3.2e-05 2048 130 608 235008 208.35 55.9718 874.818 1669.97 2809.33 2809.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 480 0.000512 512 90 512 21888 2.22051 0.919552 10.4636 49.674 63.437 63.5654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 360 0.000128 4096 95 2176 54720 59.4111 28.3879 813.217 838.435 1739.58 1739.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 380 3.2e-05 1024 115 416 147456 117.628 27.0655 189.839 835.081 1169.83 1169.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1350 0.001024 1024 80 160 18648 0.74912 4.2296 51.2598 56.2821 56.3384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 970 3.2e-05 2048 280 1312 456192 129.035 56.0772 2224.16 1676.18 4085.64 4085.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1370 3.2e-05 2048 300 1408 531072 102.253 56.111 2627.79 1676.21 4462.54 4462.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1750 6.4e-05 4096 360 2048 278784 72.1128 55.6926 3595.82 1676.34 5400.07 5400.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1590 6.4e-05 4096 180 2368 293328 46.3887 55.7054 3918.76 1677.08 5698.01 5698.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1090 0.000512 4096 80 672 36288 6.6167 79.659 209.106 295.435 295.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 440 3.2e-05 2048 130 608 230400 207.36 55.4257 792.756 1657.55 2713.32 2713.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 480 0.000512 512 90 512 20736 2.18288 0.880736 6.66528 47.8973 57.7838 57.9151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 360 0.000128 4096 95 2176 54144 59.2526 28.3402 519.938 835.609 1443.27 1443.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 32 380 3.2e-05 1024 115 416 138240 117.959 26.5756 180.549 828.896 1154.2 1154.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1350 0.001024 1024 80 160 18576 0.74752 2.79757 51.2603 54.8477 54.9061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 970 3.2e-05 2048 280 1312 451584 129.23 55.9696 1406.42 1669.93 3261.74 3261.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1370 3.2e-05 2048 300 1408 529920 102.231 56.0538 1671.31 1676.1 3505.86 3506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1750 6.4e-05 4096 360 2048 278784 71.8762 55.6453 2336.66 1676.53 4140.82 4140.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1590 6.4e-05 4096 180 2368 293184 46.2479 55.6524 2547.08 1676.65 4325.71 4325.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1090 0.000512 4096 80 672 36288 6.62019 66.6279 209.508 282.806 282.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 440 3.2e-05 2048 130 608 235008 208.624 56.0189 779.473 1670.31 2714.65 2714.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 480 0.000512 512 90 512 20736 2.27933 0.921856 5.67994 49.7703 58.8117 58.9455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 360 0.000128 4096 95 2176 53568 59.42 28.3819 422.862 836.098 1346.9 1347.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 32 380 3.2e-05 1024 115 416 138240 119.077 26.8717 185.407 835.276 1166.85 1167.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1350 0.001024 1024 80 160 18360 0.742304 2.36832 50.0143 53.169 53.2372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 970 3.2e-05 2048 280 1312 449280 129.863 55.9987 1156.88 1670.29 3013.22 3013.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1370 3.2e-05 2048 300 1408 528768 102.118 55.9439 1378.18 1673.58 3209.98 3210.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1750 6.4e-05 4096 360 2048 278208 72.139 55.7117 1903.85 1675.48 3707.3 3707.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1590 6.4e-05 4096 180 2368 292896 46.3933 55.7099 2080.66 1675.62 3858.47 3858.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1090 0.000512 4096 80 672 36480 6.63347 119.582 209.813 336.08 336.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 440 3.2e-05 2048 130 608 235520 209.159 56.1835 805.709 1676.95 2748.23 2748.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 480 0.000512 512 90 512 23040 2.19744 0.929792 10.6102 49.9356 63.8309 63.9653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 360 0.000128 4096 95 2176 55040 59.2493 28.3874 764.42 838.796 1690.99 1691.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 380 3.2e-05 1024 115 416 148480 117.93 26.9257 176.114 838.58 1159.77 1159.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1350 0.001024 1024 80 160 18640 0.760896 4.09811 51.2572 56.1583 56.2181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 970 3.2e-05 2048 280 1312 455680 129.037 56.0681 2073.93 1676.82 3936.05 3936.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1370 3.2e-05 2048 300 1408 531200 102.108 56.0722 2454.84 1676.81 4290 4290.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1750 6.4e-05 4096 360 2048 279040 71.9072 55.6691 3383.58 1677.01 5188.28 5188.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1590 6.4e-05 4096 180 2368 293280 46.2504 55.6643 3693.79 1683.13 5478.9 5478.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1090 0.000512 4096 80 672 36320 6.62992 81.3033 209.219 297.204 297.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 440 3.2e-05 2048 130 608 235520 208.984 55.9654 753.839 1675.71 2694.72 2694.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 480 0.000512 512 90 512 23040 2.20365 0.928896 7.02496 49.9655 60.276 60.4057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 360 0.000128 4096 95 2176 53760 59.0355 28.2892 508.279 831.799 1427.53 1427.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 32 380 3.2e-05 1024 115 416 143360 118.375 26.888 169.756 837.958 1153.2 1153.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1350 0.001024 1024 80 160 18560 0.761856 2.68093 51.2353 54.7227 54.7799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 970 3.2e-05 2048 280 1312 455680 128.765 56.0619 1391.32 1676.38 3252.71 3252.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1370 3.2e-05 2048 300 1408 529920 102.106 55.9803 1640.81 1679.44 3478.5 3478.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1750 6.4e-05 4096 360 2048 279040 71.7272 55.5889 2281.48 1676.12 4085.02 4085.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1590 6.4e-05 4096 180 2368 293120 46.1722 55.5842 2480.84 1692.99 4275.66 4275.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1090 0.000512 4096 80 672 36240 6.63142 68.1251 209.215 284.023 284.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 440 3.2e-05 2048 130 608 215040 210.986 55.1175 669.059 1648.41 2583.8 2584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 480 0.000512 512 90 512 23040 2.21194 0.930976 6.08275 50.0195 59.4054 59.5356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 360 0.000128 4096 95 2176 53760 59.2276 28.3484 427.827 835.885 1351.42 1351.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 32 380 3.2e-05 1024 115 416 138240 117.102 26.4847 165.31 824.306 1133.42 1133.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1350 0.001024 1024 80 160 18480 0.751616 2.23683 51.2327 54.2645 54.3227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 970 3.2e-05 2048 280 1312 453120 128.872 55.9291 1163.99 1671 3019.98 3020.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1370 3.2e-05 2048 300 1408 526080 102.301 55.9964 1370.21 1669.01 3197.68 3197.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1750 6.4e-05 4096 360 2048 278400 71.8464 55.6606 1917.67 1674.99 3720.27 3720.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1590 6.4e-05 4096 180 2368 292800 46.244 55.6543 2095.98 1674.74 3872.7 3872.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1090 0.000512 4096 80 672 36384 6.62816 113.236 209.188 329.104 329.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 440 3.2e-05 2048 130 608 233472 207.34 55.6452 493.182 1664.32 2420.7 2420.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 480 0.000512 512 90 512 23040 2.19725 0.929728 9.62032 49.923 62.8259 62.9545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 360 0.000128 4096 95 2176 54528 59.2039 28.3283 716.468 836.729 1640.86 1640.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 380 3.2e-05 1024 115 416 141312 117.914 26.7325 103.128 832.443 1080.44 1080.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1350 0.001024 1024 80 160 18624 0.745472 3.70954 51.2353 55.7326 55.7901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 970 3.2e-05 2048 280 1312 454656 128.734 55.907 1963.54 1673.14 3821.52 3821.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1370 3.2e-05 2048 300 1408 529920 101.921 55.9615 2324.18 1676.19 4158.42 4158.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1750 6.4e-05 4096 360 2048 278784 71.7447 55.5868 3188.37 1686.48 5002.29 5002.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1590 6.4e-05 4096 180 2368 293376 46.151 55.5842 3479.13 1678.71 5259.66 5259.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1090 0.000512 4096 80 672 36288 6.6296 73.5979 209.365 289.643 289.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 440 3.2e-05 2048 130 608 221184 209.093 55.2086 626.168 1649.52 2540.22 2540.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 480 0.000512 512 90 512 21504 2.15011 0.882208 6.25219 47.9333 57.3748 57.5037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 360 0.000128 4096 95 2176 53760 59.1831 28.2947 464.563 833.843 1386.02 1386.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 380 3.2e-05 1024 115 416 135168 117.878 26.4685 131.286 824.854 1100.71 1100.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1350 0.001024 1024 80 160 18432 0.746816 2.59318 50.0735 53.4554 53.5158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 970 3.2e-05 2048 280 1312 448512 129.143 55.6922 1265.03 1665.95 3116.01 3116.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1370 3.2e-05 2048 300 1408 528384 102.248 56.0163 1510.28 1677.51 3346.21 3346.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1750 6.4e-05 4096 360 2048 278016 71.8744 55.5985 2080.53 1676.84 3884.95 3885.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1590 6.4e-05 4096 180 2368 292992 46.2356 55.6073 2287.41 1676.74 4066.07 4066.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1090 0.000512 4096 80 672 36000 6.58022 63.9936 208.378 279.002 279.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 440 3.2e-05 2048 130 608 221184 206.329 54.6488 612.734 1633.78 2507.71 2507.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 480 0.000512 512 90 512 18432 2.28934 0.884384 4.74592 49.0527 57.1309 57.2628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 360 0.000128 4096 95 2176 52992 58.9873 28.2542 396.485 830.399 1314.26 1314.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 24 32 380 3.2e-05 1024 115 416 129024 117.343 26.2346 134.52 816.92 1095.24 1095.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1350 0.001024 1024 80 160 18432 0.749568 2.07546 51.2623 54.1305 54.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 970 3.2e-05 2048 280 1312 442368 129.053 55.3182 1080.23 1658.58 2923.37 2923.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1370 3.2e-05 2048 300 1408 525312 102.252 55.8223 1299.86 1670.78 3128.88 3129.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1750 6.4e-05 4096 360 2048 278784 71.7268 55.5881 1798.5 1677.63 3603.55 3603.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1590 6.4e-05 4096 180 2368 293184 46.142 55.5848 1959.84 1677.64 3739.28 3739.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1090 0.000512 4096 80 672 36400 6.62118 111.809 209.318 327.799 327.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 440 3.2e-05 2048 130 608 230400 208.952 55.8428 478.903 1665.23 2409.15 2409.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 480 0.000512 512 90 512 22400 2.23373 0.92944 9.49389 49.9245 62.7365 62.8646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 360 0.000128 4096 95 2176 54400 59.4847 28.4089 705.445 837.366 1630.83 1630.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 380 3.2e-05 1024 115 416 147200 117.239 26.8138 105.838 832.702 1082.81 1082.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1350 0.001024 1024 80 160 18600 0.749568 3.64544 51.2052 55.6466 55.7046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 970 3.2e-05 2048 280 1312 454400 129.465 56.1951 1927.77 1673.79 3787.42 3787.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1370 3.2e-05 2048 300 1408 529600 102.555 56.0863 2279.22 1673.95 4111.98 4112.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1750 6.4e-05 4096 360 2048 278800 72.2117 55.7302 3144.64 1678.35 4951.04 4951.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1590 6.4e-05 4096 180 2368 293400 46.4794 55.7361 3425.08 1676.17 5203.55 5203.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1090 0.000512 4096 80 672 36200 6.59283 76.3208 208.777 291.74 291.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 440 3.2e-05 2048 130 608 217600 210.384 55.1405 314.765 1648.29 2228.8 2228.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 480 0.000512 512 90 512 22400 2.24467 0.927936 6.78474 49.9943 60.1086 60.2396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 360 0.000128 4096 95 2176 52800 59.5224 28.3663 484.564 833.604 1406.19 1406.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 380 3.2e-05 1024 115 416 140800 116.974 26.5005 137.537 824.236 1105.46 1105.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1350 0.001024 1024 80 160 18400 0.743552 2.53072 50.0189 53.3384 53.3975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 970 3.2e-05 2048 280 1312 448000 129.56 55.8029 1333.66 1666.12 3185.33 3185.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1370 3.2e-05 2048 300 1408 528000 102.668 56.066 1596.61 1677.31 3432.81 3432.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1750 6.4e-05 4096 360 2048 278400 72.0715 55.7015 2223.64 1674.67 4026.19 4026.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1590 6.4e-05 4096 180 2368 292800 46.3688 55.6942 2420.14 1674.73 4197.01 4197.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1090 0.000512 4096 80 672 36000 6.56646 64.4124 208.419 279.45 279.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 440 3.2e-05 2048 130 608 211200 212.877 55.222 576.939 1649.94 2495.19 2495.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 480 0.000512 512 90 512 19200 2.38541 0.9328 5.07363 50.0809 58.6321 58.7633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 360 0.000128 4096 95 2176 50400 59.367 28.2977 383.355 826.254 1297.4 1297.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 380 3.2e-05 1024 115 416 134400 118.262 26.5214 126.643 825.072 1096.71 1096.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1350 0.001024 1024 80 160 18300 0.744704 2.22218 50.0448 53.0545 53.1132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 970 3.2e-05 2048 280 1312 451200 130.121 56.1351 1116.41 1675.71 2978.56 2978.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1370 3.2e-05 2048 300 1408 528000 102.757 56.1436 1322.78 1675.68 3157.53 3157.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1750 6.4e-05 4096 360 2048 278400 72.1815 55.7567 1835.42 1676.49 3639.95 3640.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1590 6.4e-05 4096 180 2368 292800 46.4751 55.7405 2002.84 1676.65 3781.78 3781.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1090 0.000512 4096 80 672 36400 6.63286 107.75 209.575 324.01 324.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 440 3.2e-05 2048 130 608 236544 208.257 55.9923 477.388 1674.53 2416.38 2416.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 480 0.000512 512 90 512 21504 2.20512 0.9032 8.86336 49.4429 61.5735 61.7017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 360 0.000128 4096 95 2176 54656 59.2801 28.3716 687.785 837.701 1613.27 1613.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 380 3.2e-05 1024 115 416 143360 118.293 26.9385 100.015 837.293 1082.76 1082.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1350 0.001024 1024 80 160 18592 0.755968 3.60448 51.2389 55.6436 55.7012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 970 3.2e-05 2048 280 1312 455168 128.87 56.0692 1889.37 1674.37 3748.88 3749.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1370 3.2e-05 2048 300 1408 528640 102.255 56.0497 2227.78 1674.34 4060.6 4060.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1750 6.4e-05 4096 360 2048 278656 71.8563 55.6443 3078.32 1677.15 4883.08 4883.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1590 6.4e-05 4096 180 2368 293216 46.2357 55.6605 3357.96 1677.01 5136.96 5137.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1090 0.000512 4096 80 672 36288 6.63219 75.2988 209.378 291.361 291.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 440 3.2e-05 2048 130 608 229376 207.007 55.2779 325.198 1653.86 2241.56 2241.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 480 0.000512 512 90 512 17920 2.22922 0.850848 5.26253 47.2473 55.7468 55.8746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 360 0.000128 4096 95 2176 53760 59.2782 28.3238 480.608 837.498 1405.84 1405.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 380 3.2e-05 1024 115 416 129024 118.718 26.5174 64.7813 827.029 1037.26 1037.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1350 0.001024 1024 80 160 18368 0.747008 2.6431 50.0113 53.4443 53.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 970 3.2e-05 2048 280 1312 451584 129.362 55.9557 1314.93 1673.07 3173.5 3173.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1370 3.2e-05 2048 300 1408 526848 102.302 56.0148 1555.88 1673.26 3387.62 3387.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1750 6.4e-05 4096 360 2048 277760 71.7484 55.5847 2149.02 1673.64 3950.09 3950.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1590 6.4e-05 4096 180 2368 292992 46.1369 55.5848 2350.09 1676.16 4128.04 4128.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1090 0.000512 4096 80 672 35952 6.58019 62.6913 208.171 277.494 277.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 440 3.2e-05 2048 130 608 236544 208.979 56.0212 606.428 1673.32 2544.97 2545.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 480 0.000512 512 90 512 21504 2.22563 0.912256 5.45088 49.5732 58.3187 58.4572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 360 0.000128 4096 95 2176 53760 59.3904 28.377 395.05 838.094 1321.04 1321.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 380 3.2e-05 1024 115 416 129024 121.163 26.9069 115.007 836.778 1100.08 1100.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1350 0.001024 1024 80 160 18144 0.749664 1.94768 49.8665 52.6066 52.6645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 970 3.2e-05 2048 280 1312 451584 129.682 55.9788 1078.79 1673.36 2938.01 2938.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1370 3.2e-05 2048 300 1408 526848 102.531 55.9966 1275.62 1673.31 3107.63 3107.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1750 6.4e-05 4096 360 2048 278208 71.8572 55.6574 1767.64 1674.25 3569.52 3569.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1590 6.4e-05 4096 180 2368 292320 46.2157 55.6384 1929.53 1674.38 3705.85 3705.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1090 0.000512 4096 80 672 36360 6.63395 106.527 209.208 322.422 322.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 440 3.2e-05 2048 130 608 230400 209.707 56.0364 456.143 1668.69 2390.81 2391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 480 0.000512 512 90 512 23040 2.19958 0.929792 9.39254 49.9395 62.6189 62.7483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 360 0.000128 4096 95 2176 53760 59.3759 28.39 668.33 834.89 1591.13 1591.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 380 3.2e-05 1024 115 416 145920 117.933 26.8719 99.5956 834.434 1079.06 1079.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1350 0.001024 1024 80 160 18600 0.751616 3.5328 51.2347 55.5611 55.6203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 970 3.2e-05 2048 280 1312 453120 129.051 56.0445 1843.25 1669.8 3698.34 3698.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1370 3.2e-05 2048 300 1408 529920 102.406 56.1766 2188.39 1677.15 4024.28 4024.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1750 6.4e-05 4096 360 2048 278400 72.1045 55.727 3034.64 1675.83 4838.42 4838.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1590 6.4e-05 4096 180 2368 293280 46.3524 55.7155 3319.86 1677.78 5099.79 5099.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1090 0.000512 4096 80 672 36240 6.62483 76.3759 209.181 292.231 292.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 440 3.2e-05 2048 130 608 215040 210.915 55.1669 308.119 1648.2 2222.62 2222.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 480 0.000512 512 90 512 23040 2.21354 0.930336 6.74016 50.022 60.0631 60.1887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 360 0.000128 4096 95 2176 53760 59.217 28.3505 480.036 835.436 1403.17 1403.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 380 3.2e-05 1024 115 416 138240 117.038 26.4748 69.5964 824.439 1037.77 1037.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1350 0.001024 1024 80 160 18480 0.751616 2.47398 51.2308 54.4986 54.5546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 970 3.2e-05 2048 280 1312 453120 128.863 55.9492 1318.59 1668.79 3172.38 3172.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1370 3.2e-05 2048 300 1408 526080 102.326 55.9324 1553.08 1668.77 3380.28 3380.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1750 6.4e-05 4096 360 2048 278400 71.8551 55.6705 2144.48 1674.57 3946.69 3946.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1590 6.4e-05 4096 180 2368 292800 46.2241 55.6597 2335.42 1674.72 4112.11 4112.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1090 0.000512 4096 80 672 36000 6.58029 62.438 208.715 277.785 277.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 440 3.2e-05 2048 130 608 230400 209.915 56.0333 272.832 1670.54 2209.54 2209.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 480 0.000512 512 90 512 17280 2.16848 0.80768 4.69258 45.4565 53.2818 53.4116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 360 0.000128 4096 95 2176 51840 59.8137 28.3922 387.787 836.802 1312.92 1313.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 380 3.2e-05 1024 115 416 138240 119.161 26.8884 118.881 835.381 1100.53 1100.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1350 0.001024 1024 80 160 18360 0.749856 2.1463 51.2594 54.1996 54.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 970 3.2e-05 2048 280 1312 449280 129.916 55.962 1086.61 1670.62 2943.29 2943.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1370 3.2e-05 2048 300 1408 524160 102.744 55.9901 1286.03 1673.54 3118.47 3118.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1750 6.4e-05 4096 360 2048 276480 72.1015 55.6951 1794.05 1671.46 3593.42 3593.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1590 6.4e-05 4096 180 2368 292320 46.3698 55.7107 1961.45 1675.49 3739.09 3739.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1090 0.000512 4096 80 672 36352 6.62909 106.715 209.408 322.803 322.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 440 3.2e-05 2048 130 608 229376 209.935 55.8747 458.698 1671.69 2396.43 2396.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 480 0.000512 512 90 512 22528 2.26499 0.944064 8.81248 51.3608 63.5409 63.6723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 360 0.000128 4096 95 2176 54272 59.1893 28.3501 674.796 836.404 1598.87 1599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 380 3.2e-05 1024 115 416 147456 117.439 26.8271 102.13 835.944 1082.56 1082.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1350 0.001024 1024 80 160 18560 0.751264 3.40352 51.2159 55.4138 55.4707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 970 3.2e-05 2048 280 1312 454656 128.54 55.9183 1855.7 1671.67 3712.02 3712.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1370 3.2e-05 2048 300 1408 530432 102.118 56.021 2198.5 1679.71 4036.52 4036.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1750 6.4e-05 4096 360 2048 279040 71.8399 55.5988 3020.81 1677.69 4826.05 4826.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1590 6.4e-05 4096 180 2368 293376 46.226 55.5884 3289.58 1677.66 5069.14 5069.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1090 0.000512 4096 80 672 36096 6.59811 72.4015 208.717 287.766 287.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 440 3.2e-05 2048 130 608 229376 210.104 56.0034 312.86 1671.99 2251.18 2251.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 480 0.000512 512 90 512 20480 2.20301 0.887104 5.71872 47.984 56.9486 57.0787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 360 0.000128 4096 95 2176 53248 59.3298 28.3197 453.919 837.101 1378.8 1378.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 380 3.2e-05 1024 115 416 147456 117.608 26.8253 70.8558 836.109 1051.61 1051.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1350 0.001024 1024 80 160 18432 0.751616 2.54787 51.2169 54.5589 54.6181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 970 3.2e-05 2048 280 1312 450560 129.455 55.8549 1251.31 1671.97 3108.77 3108.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1370 3.2e-05 2048 300 1408 528384 102.136 55.9375 1488.23 1674.89 3321.35 3321.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1750 6.4e-05 4096 360 2048 277504 71.8848 55.5414 2040.85 1672.63 3841.02 3841.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1590 6.4e-05 4096 180 2368 292864 46.2377 55.5781 2231.62 1675.51 4009.03 4009.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1090 0.000512 4096 80 672 36096 6.63133 66.3842 209.408 282.473 282.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 440 3.2e-05 2048 130 608 221184 208.867 55.0535 273.034 1650.38 2187.56 2187.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 480 0.000512 512 90 512 18432 2.30227 0.888832 4.99683 49.1179 57.4626 57.5912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 360 0.000128 4096 95 2176 52224 58.9636 28.2116 409.08 826.812 1323.2 1323.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 380 3.2e-05 1024 115 416 122880 119.464 26.4395 54.0212 825.296 1025.44 1025.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1350 0.001024 1024 80 160 18048 0.735872 2.26768 49.8217 52.8691 52.9253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 970 3.2e-05 2048 280 1312 442368 128.405 55.1912 1120.31 1650.37 2954.48 2954.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1370 3.2e-05 2048 300 1408 522240 102.176 55.6824 1338.85 1668.78 3165.65 3165.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1750 6.4e-05 4096 360 2048 278016 71.8072 55.6008 1881.21 1679.8 3688.53 3688.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1590 6.4e-05 4096 180 2368 292608 46.1925 55.5803 2048.91 1687.82 3838.58 3838.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1090 0.000512 4096 80 680 36480 6.62528 83.3233 209.74 299.74 299.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 440 3.2e-05 2048 130 600 233472 210.528 56.1416 705.399 1676.95 2649.23 2649.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 480 0.000512 512 90 520 22528 2.25462 0.937568 6.9119 51.2962 61.5566 61.6873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 360 0.000128 4096 95 2200 52736 59.5592 28.3335 621.904 838.676 1548.6 1548.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 380 3.2e-05 1024 115 440 149504 118.092 26.8812 164.429 839.066 1148.7 1148.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1350 0.001024 1024 80 160 18720 0.766016 2.69504 51.3038 54.8085 54.8557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 970 3.2e-05 2048 280 1320 457728 128.621 56.0599 1473.27 1676.95 3335.1 3335.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1370 3.2e-05 2048 300 1400 529920 102.454 55.9691 1816.32 1677 3651.91 3652.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1750 6.4e-05 4096 360 2080 277376 71.9953 55.5791 4539.21 1677.85 6344.74 6344.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1590 6.4e-05 4096 180 2360 293440 46.2189 55.5969 2587.2 1677.82 4366.92 4367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1090 0.000512 4096 80 680 36416 6.62938 53.3683 209.313 269.361 269.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 440 3.2e-05 2048 130 600 229376 211.456 55.9268 700.043 1669.49 2637.13 2637.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 480 0.000512 512 90 520 22528 2.25997 0.940224 4.60426 51.2902 59.2542 59.3822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 360 0.000128 4096 95 2200 52736 59.6686 28.3428 481.945 837.823 1407.91 1408.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 380 3.2e-05 1024 115 440 147456 117.932 26.8336 163.125 835.399 1143.51 1143.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1350 0.001024 1024 80 160 18688 0.751904 1.77888 51.2717 53.8625 53.9104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 970 3.2e-05 2048 280 1320 456704 129.276 56.1109 2150.6 1674.97 4011.15 4011.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1370 3.2e-05 2048 300 1400 529408 102.505 56.0932 1341.14 1674.96 3174.86 3174.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1750 6.4e-05 4096 360 2080 277248 72.1505 55.6337 4542.04 1675.19 6345.12 6345.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1590 6.4e-05 4096 180 2360 293248 46.2577 55.5837 1677.52 1675.23 3454.67 3454.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1090 0.000512 4096 80 680 36480 6.63894 95.1071 209.556 311.354 311.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 440 3.2e-05 2048 130 600 232960 210.985 56.1239 756.125 1675.15 2698.6 2698.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 480 0.000512 512 90 520 22400 2.22845 0.929792 7.89597 49.8861 61.0945 61.2209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 360 0.000128 4096 95 2200 52800 59.8137 28.3914 654.698 837.895 1580.93 1581.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 380 3.2e-05 1024 115 440 151040 117.948 26.9476 178.624 837.73 1161.47 1161.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1350 0.001024 1024 80 160 18720 0.768576 3.02554 51.2887 55.126 55.1895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 970 3.2e-05 2048 280 1320 458240 128.669 56.1459 1661.74 1675.15 3521.91 3522.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1370 3.2e-05 2048 300 1400 529920 102.603 56.1385 1943.18 1675.11 3777.33 3777.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1750 6.4e-05 4096 360 2080 277280 72.1903 55.7158 3140.25 1675.23 4943.5 4943.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1590 6.4e-05 4096 180 2360 293440 46.4077 55.7158 2933.42 1690.31 4725.93 4726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1090 0.000512 4096 80 680 36400 6.63142 60.4546 209.559 276.694 276.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 440 3.2e-05 2048 130 600 230400 211.323 56.0636 726.332 1677 2670.94 2671.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 480 0.000512 512 90 520 21760 2.26042 0.930144 4.99194 49.9348 58.2735 58.4041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 360 0.000128 4096 95 2200 52480 59.6453 28.3732 470.336 838.898 1397.39 1397.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 380 3.2e-05 1024 115 440 148480 118.262 26.921 175.992 838.623 1160.02 1160.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1350 0.001024 1024 80 160 18640 0.762048 1.96643 51.2605 54.0312 54.0991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 970 3.2e-05 2048 280 1320 458240 128.376 56.0593 1060.52 1677.01 2922.16 2922.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1370 3.2e-05 2048 300 1400 529920 102.378 56.0598 1235.59 1677.01 3071.2 3071.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1750 6.4e-05 4096 360 2080 277120 71.9461 55.6776 2333.45 1677.2 4138.39 4138.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1590 6.4e-05 4096 180 2360 293280 46.2625 55.6644 1851.01 1677.37 3630.37 3630.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1090 0.000512 4096 80 680 36360 6.63104 49.666 209.353 265.701 265.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 440 3.2e-05 2048 130 600 230400 210.926 56.0189 744.611 1668.61 2680.4 2680.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 480 0.000512 512 90 520 21120 2.29098 0.92944 4.21776 49.9416 57.5317 57.6595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 360 0.000128 4096 95 2200 51840 59.7537 28.3689 476.561 834.883 1399.7 1399.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 380 3.2e-05 1024 115 440 145920 118.535 27.3204 170.962 834.546 1151.58 1151.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1350 0.001024 1024 80 160 18600 0.752896 1.76742 51.2324 53.8108 53.8583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 970 3.2e-05 2048 280 1320 453120 129.071 55.9841 857.927 1669.62 2712.79 2712.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1370 3.2e-05 2048 300 1400 528000 102.829 56.1943 1180.73 1674 3013.92 3014.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1750 6.4e-05 4096 360 2080 276960 72.2862 55.7115 5204.53 1674.06 7006.7 7006.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1590 6.4e-05 4096 180 2360 293280 46.3894 55.721 1510.4 1681.93 3294.52 3294.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1090 0.000512 4096 80 680 36480 6.64618 87.3083 209.621 303.628 303.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 440 3.2e-05 2048 130 600 233472 209.97 56.066 619.083 1672.6 2557.93 2558.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 480 0.000512 512 90 520 22272 2.2337 0.929024 7.16704 49.8916 60.376 60.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 360 0.000128 4096 95 2200 52608 59.5272 28.3563 537.571 837.026 1462.61 1462.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 380 3.2e-05 1024 115 440 147456 118.329 26.8909 150.217 836.462 1132.12 1132.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1350 0.001024 1024 80 160 18720 0.763552 2.73507 51.2972 54.8399 54.8966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 970 3.2e-05 2048 280 1320 456192 128.696 56.3168 1528.03 1674.53 3387.77 3387.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1370 3.2e-05 2048 300 1400 529152 102.49 56.0896 1787.15 1674.64 3620.53 3620.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1750 6.4e-05 4096 360 2080 277248 71.9246 55.6585 2504.1 1675.9 4307.69 4307.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1590 6.4e-05 4096 180 2360 293376 46.2849 55.6677 2681.31 1675.88 4459.23 4459.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1090 0.000512 4096 80 680 36384 6.62874 57.5369 209.361 273.577 273.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 440 3.2e-05 2048 130 600 227328 209.854 55.8423 559.82 1664.48 2490.22 2490.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 480 0.000512 512 90 520 21504 2.26256 0.925728 4.78848 49.9202 58.0563 58.1873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 360 0.000128 4096 95 2200 52224 59.4805 28.3242 349.413 836.817 1274.17 1274.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 380 3.2e-05 1024 115 440 141312 118.406 26.8262 150.562 833.087 1129.1 1129.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1350 0.001024 1024 80 160 18624 0.745952 1.89245 51.233 53.9156 53.9709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 970 3.2e-05 2048 280 1320 454656 128.776 55.8914 995.218 1672.73 2852.8 2852.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1370 3.2e-05 2048 300 1400 528384 102.148 55.9141 1162.75 1674.56 2995.53 2995.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1750 6.4e-05 4096 360 2080 276864 71.7611 55.5911 1628.35 1678.58 3434.38 3434.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1590 6.4e-05 4096 180 2360 293376 46.1537 55.5785 1745.69 1676.04 3523.54 3523.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1090 0.000512 4096 80 680 36288 6.62454 47.2325 209.304 263.209 263.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 440 3.2e-05 2048 130 600 221184 211.403 55.3694 631.574 1657.96 2556.52 2556.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 480 0.000512 512 90 520 20736 2.17744 0.879232 3.99149 47.9055 55.1124 55.2377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 360 0.000128 4096 95 2200 51840 59.5218 28.3354 379.226 836.072 1303.28 1303.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 380 3.2e-05 1024 115 440 138240 118.397 26.5749 148.38 829.166 1122.73 1122.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1350 0.001024 1024 80 160 18576 0.745472 1.59168 51.2592 53.6391 53.7029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 970 3.2e-05 2048 280 1320 451584 129.226 55.8658 816.749 1670.34 2672.37 2672.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1370 3.2e-05 2048 300 1400 527616 102.523 56.1398 956.56 1678.86 2794.24 2794.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1750 6.4e-05 4096 360 2080 277056 71.9792 55.644 1883.6 1676.87 3688.2 3688.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1590 6.4e-05 4096 180 2360 293184 46.2353 55.6434 1443 1676.89 3221.84 3221.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1090 0.000512 4096 80 680 36456 6.62768 124.205 209.711 340.593 340.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 440 3.2e-05 2048 130 600 232960 209.77 56.0686 853.93 1674.03 2794.02 2794.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 480 0.000512 512 90 520 22400 2.24342 0.927776 10.7182 49.9975 64.0438 64.1679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 360 0.000128 4096 95 2200 52416 59.7002 28.3886 762.08 837.317 1687.62 1687.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 40 380 3.2e-05 1024 115 440 146944 118.27 26.9238 207.341 837.095 1189.85 1190.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1350 0.001024 1024 80 160 18704 0.757344 4.13696 51.3129 56.2503 56.3057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 970 3.2e-05 2048 280 1320 456960 128.573 56.0312 2195.45 1674.14 4054.39 4054.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1370 3.2e-05 2048 300 1400 529536 102.582 56.0844 2550.91 1676.4 4386.14 4386.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1750 6.4e-05 4096 360 2080 277088 72.0807 55.6981 3558 1676.53 5362.41 5362.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1590 6.4e-05 4096 180 2360 293328 46.379 55.6969 3815.36 1677.11 5594.63 5594.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1090 0.000512 4096 80 680 36400 6.62963 79.2178 209.537 295.436 295.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 440 3.2e-05 2048 130 600 229376 210.437 55.9912 776.304 1672.82 2715.77 2715.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 480 0.000512 512 90 520 21504 2.21126 0.903552 6.5207 49.4173 59.2091 59.3347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 360 0.000128 4096 95 2200 51968 59.6117 28.3505 480.928 836.926 1405.95 1406.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 380 3.2e-05 1024 115 440 143360 118.447 27.0049 207.443 836.512 1189.63 1189.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1350 0.001024 1024 80 160 18592 0.756192 2.52224 51.2132 54.5357 54.5909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 970 3.2e-05 2048 280 1320 455168 128.938 56.0157 1376.68 1672.81 3234.63 3234.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1370 3.2e-05 2048 300 1400 528640 102.284 56.0257 1603.18 1672.86 3434.51 3434.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1750 6.4e-05 4096 360 2080 276864 71.8921 55.6544 2241.23 1675.49 4044.38 4044.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1590 6.4e-05 4096 180 2360 293216 46.2404 55.651 2400.47 1675.65 4178.09 4178.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1090 0.000512 4096 80 680 36288 6.62733 63.8563 209.211 279.744 279.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 440 3.2e-05 2048 130 600 225792 211.857 56.0605 758.162 1672.72 2699.02 2699.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 480 0.000512 512 90 520 21504 2.21843 0.908032 5.47677 49.4564 58.2168 58.3475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 360 0.000128 4096 95 2200 52416 59.7531 28.3869 396.49 837.112 1321.87 1321.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 380 3.2e-05 1024 115 440 139776 119.086 26.9246 221.72 836.465 1204.42 1204.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1350 0.001024 1024 80 160 18480 0.757344 2.17702 50.0821 53.0608 53.1149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 970 3.2e-05 2048 280 1320 456960 128.587 56.037 1129.13 1672.73 2986.67 2986.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1370 3.2e-05 2048 300 1400 526848 102.722 56.1075 1302.91 1676.22 3138.12 3138.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1750 6.4e-05 4096 360 2080 276192 72.2034 55.7314 1828.61 1673.16 3629.8 3629.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1590 6.4e-05 4096 180 2360 292992 46.3609 55.6997 1960 1675.01 3737.15 3737.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1090 0.000512 4096 80 680 36416 6.62643 116.735 209.515 332.925 332.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 440 3.2e-05 2048 130 600 229376 210.016 55.8551 776.167 1671.11 2713.37 2713.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 480 0.000512 512 90 520 22528 2.25776 0.944128 10.1262 51.3156 64.7963 64.9305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 360 0.000128 4096 95 2200 52736 59.498 28.3464 714.126 838.859 1640.95 1641.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 40 380 3.2e-05 1024 115 440 147456 117.494 26.8186 186.78 836.263 1167.57 1167.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1350 0.001024 1024 80 160 18688 0.755904 3.93392 51.2982 56.0314 56.0909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 970 3.2e-05 2048 280 1320 456704 128.654 56.0148 2032.52 1676.58 3893.96 3894.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1370 3.2e-05 2048 300 1400 529408 102.253 55.9577 2367.25 1676.58 4202.21 4202.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1750 6.4e-05 4096 360 2080 277248 71.8258 55.5728 3300.66 1676.72 5104.88 5104.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1590 6.4e-05 4096 180 2360 293248 46.2158 55.593 3535.33 1676.72 5313.94 5314.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1090 0.000512 4096 80 680 36352 6.63347 73.9709 209.537 290.193 290.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 440 3.2e-05 2048 130 600 229376 210.185 55.9657 715.769 1671.46 2653.6 2653.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 480 0.000512 512 90 520 22528 2.26915 0.940352 6.5257 51.3567 61.2503 61.3759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 360 0.000128 4096 95 2200 52224 59.401 28.318 457.715 836.317 1381.88 1381.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 40 380 3.2e-05 1024 115 440 147456 117.583 26.8877 178.004 835.825 1158.52 1158.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1350 0.001024 1024 80 160 18560 0.749792 2.52339 51.2136 54.5306 54.5875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 970 3.2e-05 2048 280 1320 454656 128.512 55.8798 1297.13 1671.68 3153.38 3153.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1370 3.2e-05 2048 300 1400 528384 102.347 55.9782 1506.78 1676.92 3342.19 3342.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1750 6.4e-05 4096 360 2080 276992 71.871 55.5927 2128.22 1677.26 3933.05 3933.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1590 6.4e-05 4096 180 2360 293120 46.2291 55.5725 2292.91 1677.42 4072.21 4072.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1090 0.000512 4096 80 680 36288 6.63546 60.3315 209.365 276.384 276.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 440 3.2e-05 2048 130 600 221184 209.05 55.0973 671.557 1648.29 2584.22 2584.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 480 0.000512 512 90 520 18432 2.28877 0.882144 4.52672 47.9095 55.7665 55.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 360 0.000128 4096 95 2200 50688 59.6122 28.2911 360.052 833.235 1281.32 1281.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 380 3.2e-05 1024 115 440 135168 117.787 26.4356 172.031 824.263 1140.74 1140.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1350 0.001024 1024 80 160 18432 0.748256 2.02938 50.052 52.874 52.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 970 3.2e-05 2048 280 1320 448512 129.102 55.8346 1039.37 1664.78 2889.28 2889.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1370 3.2e-05 2048 300 1400 528384 102.236 55.9604 1226.16 1673 3057.52 3057.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1750 6.4e-05 4096 360 2080 276480 71.8797 55.5894 1717.28 1673.72 3518.58 3518.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1590 6.4e-05 4096 180 2360 292992 46.2356 55.5931 1852.92 1675.55 3630.37 3630.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1090 0.000512 4096 80 680 36432 6.62371 120.031 209.528 336.236 336.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 440 3.2e-05 2048 130 600 230400 209.863 56.0435 739.291 1668.82 2674.24 2674.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 480 0.000512 512 90 520 21888 2.22294 0.918816 9.8769 49.6549 62.8285 62.9533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 360 0.000128 4096 95 2200 52416 59.7202 28.3793 724.733 837.868 1650.83 1650.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 380 3.2e-05 1024 115 440 147456 117.727 26.8659 171.882 834.505 1151.21 1151.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1350 0.001024 1024 80 160 18648 0.74752 3.92618 51.2394 55.9553 56.0116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 970 3.2e-05 2048 280 1320 456192 129.081 56.08 2080.65 1674.99 3941 3941.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1370 3.2e-05 2048 300 1400 528768 102.64 56.1583 2426.14 1674.99 4260.09 4260.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1750 6.4e-05 4096 360 2080 277056 72.0627 55.6986 3384.12 1675.14 5187.13 5187.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1590 6.4e-05 4096 180 2360 293328 46.3785 55.7158 3627.02 1682.64 5411.83 5411.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1090 0.000512 4096 80 680 36288 6.62323 77.8466 209.107 293.629 293.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 440 3.2e-05 2048 130 600 221184 210.412 55.5377 646.439 1656.4 2569 2569.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 480 0.000512 512 90 520 20736 2.17757 0.882688 6.32154 47.8766 57.4153 57.5466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 360 0.000128 4096 95 2200 51840 59.4613 28.3383 469.923 835.027 1392.88 1393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 40 380 3.2e-05 1024 115 440 138240 118.101 26.5816 160.817 828.297 1134.02 1134.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1350 0.001024 1024 80 160 18576 0.749856 2.5088 51.2338 54.5374 54.5917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 970 3.2e-05 2048 280 1320 451584 129.251 55.8897 1337.45 1670.15 3192.93 3193.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1370 3.2e-05 2048 300 1400 527616 102.507 56.0645 1569.07 1674.9 3402.7 3402.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1750 6.4e-05 4096 360 2080 277056 71.8765 55.646 2194.08 1675.28 3996.98 3997.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1590 6.4e-05 4096 180 2360 293184 46.2278 55.6524 2348.69 1675.3 4125.95 4126.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1090 0.000512 4096 80 680 36288 6.62938 68.6285 209.489 284.797 284.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 440 3.2e-05 2048 130 600 221184 213.125 55.9452 638.623 1668.88 2576.79 2576.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 480 0.000512 512 90 520 20736 2.2841 0.921152 5.5927 49.7435 58.6958 58.8227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 360 0.000128 4096 95 2200 51840 59.7243 28.3806 416.957 835.396 1340.59 1340.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 40 380 3.2e-05 1024 115 440 138240 119.165 27.4125 158.691 834.554 1140.05 1140.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1350 0.001024 1024 80 160 18360 0.745472 2.07152 49.9899 52.8508 52.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 970 3.2e-05 2048 280 1320 449280 129.819 55.9254 1176.4 1668.89 3031.23 3031.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1370 3.2e-05 2048 300 1400 525312 102.688 56.0045 1380.55 1668.9 3208.3 3208.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1750 6.4e-05 4096 360 2080 276480 72.1367 55.7235 1939.18 1674.08 3741.22 3741.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1590 6.4e-05 4096 180 2360 292896 46.376 55.7261 2077.36 1674.12 3853.66 3853.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1090 0.000512 4096 80 680 36000 6.58022 61.3458 208.368 276.345 276.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 440 3.2e-05 2048 130 600 202752 212.181 54.6125 577.709 1632.34 2477.06 2477.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 480 0.000512 512 90 520 18432 2.2911 0.885536 4.71984 47.9803 56.0357 56.1623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 360 0.000128 4096 95 2200 50688 59.2326 28.2661 364.263 829.764 1281.66 1281.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 380 3.2e-05 1024 115 440 129024 117.359 26.4533 154.077 816.263 1114.38 1114.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1350 0.001024 1024 80 160 18432 0.74752 1.9864 51.2396 54.0153 54.0725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 970 3.2e-05 2048 280 1320 442368 129.05 55.4639 1035.33 1657.05 2877.1 2877.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1370 3.2e-05 2048 300 1400 525312 102.225 55.8981 1233.17 1669.4 3060.86 3060.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1750 6.4e-05 4096 360 2080 276480 71.7715 55.5905 1735.61 1676.56 3539.64 3539.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1590 6.4e-05 4096 180 2360 293184 46.164 55.5868 1863.74 1676.32 3641.88 3641.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1090 0.000512 4096 80 680 36400 6.63363 112.742 209.396 328.826 328.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 440 3.2e-05 2048 130 600 230400 210.692 56.0676 687.849 1675.73 2630.56 2630.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 480 0.000512 512 90 520 21760 2.26061 0.929632 9.20134 49.9125 62.4612 62.5869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 360 0.000128 4096 95 2200 52480 59.5528 28.3709 685.54 838.254 1611.85 1611.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 380 3.2e-05 1024 115 440 148480 118.082 26.921 161.768 837.962 1144.95 1145.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1350 0.001024 1024 80 160 18640 0.75872 3.59318 51.2369 55.6328 55.6901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 970 3.2e-05 2048 280 1320 458240 128.339 56.1494 1957.43 1675.74 3817.85 3818.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1370 3.2e-05 2048 300 1400 529920 102.238 56.0658 2274.39 1675.8 4108.66 4108.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1750 6.4e-05 4096 360 2080 277120 71.8832 55.6772 3176.69 1686.71 4991.07 4991.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1590 6.4e-05 4096 180 2360 293280 46.2575 55.667 3404.79 1675.89 5182.69 5182.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1090 0.000512 4096 80 680 36320 6.63142 75.9458 209.541 292.168 292.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 440 3.2e-05 2048 130 600 225280 212.032 56.1418 625.108 1677.1 2570.6 2570.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 480 0.000512 512 90 520 20480 2.31213 0.927264 6.16045 49.9852 59.5441 59.6705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 360 0.000128 4096 95 2200 51200 59.2995 28.2623 459.66 832.4 1379.76 1379.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 380 3.2e-05 1024 115 440 143360 118.481 26.8841 144.488 838.639 1128.72 1128.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1350 0.001024 1024 80 160 18560 0.75968 2.4904 51.263 54.556 54.6124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 970 3.2e-05 2048 280 1320 455680 128.768 55.9987 1331.04 1677.06 3193.06 3193.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1370 3.2e-05 2048 300 1400 529920 105.581 56.1788 1554.55 1677.07 3393.55 3393.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1750 6.4e-05 4096 360 2080 277120 71.7574 55.6078 2176.78 1677.46 3981.71 3981.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1590 6.4e-05 4096 180 2360 293120 46.1664 55.5849 2340.71 1689.95 4132.5 4132.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1090 0.000512 4096 80 680 36240 6.62938 64.0072 209.544 280.228 280.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 440 3.2e-05 2048 130 600 215040 211.079 55.1245 578.49 1649.81 2494.72 2494.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 480 0.000512 512 90 520 19200 2.37587 0.930304 5.02243 50.0564 58.5438 58.6699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 360 0.000128 4096 95 2200 51840 59.5434 28.3509 389.539 836.238 1313.8 1313.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 40 380 3.2e-05 1024 115 440 138240 117.239 26.4764 148.348 825.017 1117.3 1117.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1350 0.001024 1024 80 160 18480 0.751616 2.17702 51.2584 54.2287 54.2845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 970 3.2e-05 2048 280 1320 453120 128.838 55.9761 1113.5 1670.65 2969.15 2969.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1370 3.2e-05 2048 300 1400 526080 102.298 55.9966 1296.71 1670.42 3125.58 3125.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1750 6.4e-05 4096 360 2080 276480 71.8849 55.6714 1817.63 1680.03 3625.32 3625.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1590 6.4e-05 4096 180 2360 292800 46.2539 55.6564 1960.85 1678.52 3741.36 3741.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1090 0.000512 4096 80 680 36160 6.63728 64.6507 209.54 280.878 280.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 440 3.2e-05 2048 130 600 204800 214.494 55.0132 552.402 1650.02 2472.15 2472.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 480 0.000512 512 90 520 15360 2.34832 0.857344 4.04397 47.3316 54.7404 54.8668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 360 0.000128 4096 95 2200 48640 59.3483 28.2323 369.151 826.358 1283.22 1283.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 40 380 3.2e-05 1024 115 440 122880 119.685 26.9072 138.732 825.622 1111.16 1111.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1350 0.001024 1024 80 160 18240 0.743776 2.23706 49.99 53.0154 53.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 970 3.2e-05 2048 280 1320 450560 129.793 56.035 1098.33 1677.5 2961.85 2962.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1370 3.2e-05 2048 300 1400 527360 102.494 55.9979 1283.27 1677.54 3119.46 3119.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1750 6.4e-05 4096 360 2080 275200 71.8743 55.5307 1819.1 1675.31 3621.93 3622.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1590 6.4e-05 4096 180 2360 292480 46.2862 55.5991 1968.64 1677.21 3747.8 3747.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1090 0.000512 4096 80 680 36384 6.63251 105.401 209.394 321.48 321.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 440 3.2e-05 2048 130 600 227328 209.214 55.6414 439.636 1664.78 2369.49 2369.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 480 0.000512 512 90 520 21504 2.26822 0.929792 8.88406 49.9284 62.1659 62.2955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 360 0.000128 4096 95 2200 52224 59.4807 28.3262 643.292 836.953 1568.18 1568.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 380 3.2e-05 1024 115 440 141312 117.939 26.7264 99.1824 832.567 1076.63 1076.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1350 0.001024 1024 80 160 18624 0.74752 3.4823 51.2412 55.5145 55.5738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 970 3.2e-05 2048 280 1320 454656 128.777 56.1046 1829.35 1674.73 3689.16 3689.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1370 3.2e-05 2048 300 1400 528384 102.139 56.0356 2139.51 1676.89 3974.73 3974.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1750 6.4e-05 4096 360 2080 276864 71.7723 55.5906 3018.9 1675.29 4821.66 4821.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1590 6.4e-05 4096 180 2360 293376 46.1388 55.6063 3243.88 1682.47 5028.17 5028.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1090 0.000512 4096 80 680 36288 6.63117 75.3842 209.564 291.629 291.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 440 3.2e-05 2048 130 600 221184 208.961 55.1232 307.759 1650.07 2222.14 2222.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 480 0.000512 512 90 520 18432 2.28467 0.88064 5.44224 47.9337 56.6972 56.8298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 360 0.000128 4096 95 2200 50688 59.6047 28.2787 447.532 834.03 1369.58 1369.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 380 3.2e-05 1024 115 440 135168 117.95 26.4349 124.892 825.036 1094.53 1094.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1350 0.001024 1024 80 160 18432 0.746656 2.43917 50.0798 53.3064 53.3647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 970 3.2e-05 2048 280 1320 448512 129.094 55.6319 1292.95 1666.81 3144.67 3144.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1370 3.2e-05 2048 300 1400 528384 102.243 56.0792 1529.21 1674.59 3362.29 3362.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1750 6.4e-05 4096 360 2080 276480 71.8813 55.5862 2137.3 1675.06 3939.93 3940.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1590 6.4e-05 4096 180 2360 292992 46.2231 55.5877 2292.34 1690.35 4084.59 4084.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1090 0.000512 4096 80 680 36000 6.57203 62.3641 208.337 277.324 277.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 440 3.2e-05 2048 130 600 202752 212.189 54.6448 495.541 1632.09 2394.69 2394.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 480 0.000512 512 90 520 18432 2.29181 0.886304 4.80624 47.9711 56.1128 56.2442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 360 0.000128 4096 95 2200 50688 59.2212 28.2482 370.104 829.635 1287.34 1287.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 380 3.2e-05 1024 115 440 129024 117.438 26.3757 115.698 816.146 1075.88 1076.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1350 0.001024 1024 80 160 18432 0.747552 2.02992 51.2382 54.0589 54.1184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 970 3.2e-05 2048 280 1320 442368 129.059 55.2953 1051.78 1656.8 2893.11 2893.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1370 3.2e-05 2048 300 1400 525312 102.276 55.9309 1254.72 1669.21 3082.29 3082.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1750 6.4e-05 4096 360 2080 276480 71.8154 55.5807 1758.85 1676.08 3563.53 3563.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1590 6.4e-05 4096 180 2360 293184 46.1496 55.587 1895.27 1676.06 3673.15 3673.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1090 0.000512 4096 80 680 36096 6.62976 59.2641 209.371 275.313 275.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 440 3.2e-05 2048 130 600 221184 209.075 55.1359 535.976 1648.84 2449.24 2449.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 480 0.000512 512 90 520 18432 2.30477 0.890368 4.5383 49.09 56.9816 57.1134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 360 0.000128 4096 95 2200 49152 59.3041 28.2126 336.121 826.027 1249.79 1249.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 24 40 380 3.2e-05 1024 115 440 122880 119.74 26.7837 118.783 824.775 1090.3 1090.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1350 0.001024 1024 80 160 18048 0.735232 1.87734 49.7981 52.4518 52.5113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 970 3.2e-05 2048 280 1320 442368 128.38 55.0789 984.061 1649.48 2817.18 2817.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1370 3.2e-05 2048 300 1400 522240 102.205 55.6872 1165.55 1665.27 2988.88 2989.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1750 6.4e-05 4096 360 2080 276480 71.8387 55.5742 1642.07 1674.51 3444.1 3444.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1590 6.4e-05 4096 180 2360 292608 46.2152 55.5784 1760.74 1674.53 3537.14 3537.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1090 0.000512 4096 80 680 36400 6.62432 109.836 209.649 326.16 326.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 440 3.2e-05 2048 130 600 230400 208.899 55.8989 463.841 1666.61 2395.47 2395.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 480 0.000512 512 90 520 22400 2.2399 0.933504 9.22544 49.9437 62.4985 62.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 360 0.000128 4096 95 2200 52000 59.9509 28.4194 662.065 838.067 1588.64 1588.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 380 3.2e-05 1024 115 440 147200 117.239 26.8161 107.669 834.089 1086.03 1086.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1350 0.001024 1024 80 160 18600 0.747264 3.38941 51.2309 55.4089 55.4695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 970 3.2e-05 2048 280 1320 457600 128.614 56.0927 1915.42 1675.17 3775.49 3775.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1370 3.2e-05 2048 300 1400 528000 102.749 56.1554 2222.17 1675.27 4056.5 4056.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1750 6.4e-05 4096 360 2080 277200 72.2867 55.7457 3113.93 1677.68 4919.75 4919.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1590 6.4e-05 4096 180 2360 293400 46.4534 55.7304 3336.28 1677.62 5116.17 5116.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1090 0.000512 4096 80 680 36200 6.6089 75.649 208.969 291.276 291.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 440 3.2e-05 2048 130 600 217600 210.389 55.1504 299.525 1648.8 2214.09 2214.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 480 0.000512 512 90 520 22400 2.2393 0.927808 6.67674 49.9996 60.0046 60.1273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 360 0.000128 4096 95 2200 51200 59.7586 28.3701 447.865 833.746 1369.87 1369.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 380 3.2e-05 1024 115 440 140800 116.793 26.6342 70.8119 824.384 1038.84 1039.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1350 0.001024 1024 80 160 18400 0.743648 2.45699 50.0265 53.2706 53.3276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 970 3.2e-05 2048 280 1320 454400 128.059 55.9316 1295.63 1665.73 3145.54 3145.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1370 3.2e-05 2048 300 1400 528000 102.732 56.1825 1512.99 1674.3 3346.36 3346.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1750 6.4e-05 4096 360 2080 276800 72.0998 55.699 2116.26 1674.87 3919.03 3919.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1590 6.4e-05 4096 180 2360 292800 46.3644 55.6899 2263.16 1674.97 4040.26 4040.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1090 0.000512 4096 80 680 36000 6.57981 64.9318 208.599 280.162 280.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 440 3.2e-05 2048 130 600 211200 213.059 55.2709 514.242 1650.13 2432.92 2433.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 480 0.000512 512 90 520 19200 2.38803 0.93584 5.23456 50.0795 58.7939 58.9292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 360 0.000128 4096 95 2200 48000 59.8779 28.2952 374.695 826.349 1289.34 1289.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 380 3.2e-05 1024 115 440 134400 118.403 26.5228 120.422 825.178 1090.75 1090.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1350 0.001024 1024 80 160 18300 0.74576 2.23872 50.0476 53.0753 53.1333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 970 3.2e-05 2048 280 1320 451200 130.16 56.0912 1130.26 1676.56 2993.25 2993.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1370 3.2e-05 2048 300 1400 528000 102.778 56.1234 1319.35 1675.9 3154.31 3154.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1750 6.4e-05 4096 360 2080 276000 72.3114 55.7346 1895.16 1676.68 3699.99 3700.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1590 6.4e-05 4096 180 2360 292800 46.4343 55.7466 2037.38 1676.67 3816.31 3816.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1090 0.000512 4096 80 680 36000 6.6127 60.0336 209.122 275.82 275.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 440 3.2e-05 2048 130 600 204800 214.664 55.2284 494.94 1650.37 2415.42 2415.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 480 0.000512 512 90 520 19200 2.39168 0.937984 4.9264 50.146 58.5558 58.6891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 360 0.000128 4096 95 2200 48000 59.6072 28.2703 340.117 826.878 1255 1255.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 25 40 380 3.2e-05 1024 115 440 128000 119.105 26.4765 122.803 825.295 1093.9 1094.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1350 0.001024 1024 80 160 18000 0.736672 2.02294 49.7774 52.5794 52.6375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 970 3.2e-05 2048 280 1320 448000 127.141 55.093 1022.78 1651.03 2856.24 2856.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1370 3.2e-05 2048 300 1400 524800 102.21 55.7831 1201.16 1667.54 3026.87 3027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1750 6.4e-05 4096 360 2080 276800 71.891 55.6747 1688.3 1677.25 3493.23 3493.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1590 6.4e-05 4096 180 2360 292800 46.2356 55.6713 1808.89 1677.18 3588.06 3588.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1090 0.000512 4096 80 672 36512 6.63946 89.5493 209.551 305.788 305.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 440 3.2e-05 2048 130 624 245760 205.995 56.1521 784.539 1675.31 2722.21 2722.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 480 0.000512 512 90 528 22016 2.27149 0.938624 7.62618 51.2689 62.2654 62.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 360 0.000128 4096 95 2208 53504 59.3277 28.332 703.798 837.837 1629.43 1629.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 380 3.2e-05 1024 115 432 143360 118.738 26.878 167.271 837.774 1150.9 1151.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1350 0.001024 1024 80 192 18560 0.762304 3.50762 51.2701 55.5833 55.6313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 970 3.2e-05 2048 280 1296 452608 129.56 55.9451 1559.96 1675.31 3420.97 3421.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1370 3.2e-05 2048 300 1392 531968 101.923 56.1286 1964.84 1678.81 3801.86 3802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1750 6.4e-05 4096 360 2064 279040 71.8491 55.591 3037.45 1678.15 4843.14 4843.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1590 6.4e-05 4096 180 2352 293248 46.1558 55.5801 2783.78 1678.99 4564.59 4564.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1090 0.000512 4096 80 672 36480 6.64198 57.8744 209.703 274.269 274.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 440 3.2e-05 2048 130 624 241664 207.081 55.849 780.301 1671.13 2714.58 2714.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 480 0.000512 512 90 528 21504 2.30074 0.936128 4.88259 51.3124 59.5885 59.7154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 360 0.000128 4096 95 2208 53248 59.4649 28.3404 544.219 838.66 1470.81 1470.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 380 3.2e-05 1024 115 432 139264 119.033 26.84 161.545 835.896 1143.52 1143.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1350 0.001024 1024 80 192 18496 0.7576 2.21414 51.2446 54.2733 54.3216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 970 3.2e-05 2048 280 1296 452608 129.566 56.0312 1000.87 1677.35 2864.01 2864.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1370 3.2e-05 2048 300 1392 531456 102.036 55.9556 1360.44 1676.63 3195.22 3195.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1750 6.4e-05 4096 360 2064 278784 72.0002 55.5863 5174.01 1676.81 6978.51 6978.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1590 6.4e-05 4096 180 2352 293120 46.2336 55.5868 1783.34 1683.35 3568.58 3568.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1090 0.000512 4096 80 672 36384 6.63277 48.1048 209.238 264.028 264.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 440 3.2e-05 2048 130 624 239616 206.507 55.631 771.429 1664.75 2698.53 2698.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 480 0.000512 512 90 528 21504 2.26122 0.927552 4.10461 49.9236 57.3757 57.5033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 360 0.000128 4096 95 2208 52992 59.4277 28.3542 1126.47 836.948 2051.34 2051.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 380 3.2e-05 1024 115 432 135168 119.146 26.7438 157.181 832.471 1135.76 1135.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1350 0.001024 1024 80 192 18432 0.767264 1.90394 51.1853 53.8994 53.9484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 970 3.2e-05 2048 280 1296 451584 129.716 55.9987 2209.23 1674.09 4069.22 4069.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1370 3.2e-05 2048 300 1392 529920 102.058 56.0251 1268.07 1677.98 3104.29 3104.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1750 6.4e-05 4096 360 2064 278784 71.8957 55.6094 5185.22 1677.42 6990.26 6990.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1590 6.4e-05 4096 180 2352 293184 46.2315 55.5725 5264.54 1676.42 7042.85 7042.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1090 0.000512 4096 80 672 36520 6.63258 86.4197 209.827 302.929 302.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 440 3.2e-05 2048 130 624 245760 206.422 56.1321 740.371 1676.88 2680.02 2680.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 480 0.000512 512 90 528 21120 2.27574 0.929504 6.82643 49.9086 60.0977 60.2277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 360 0.000128 4096 95 2208 53440 59.7063 28.3981 611.101 838.683 1538.02 1538.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 380 3.2e-05 1024 115 432 143360 119.083 26.9452 158.712 838.615 1143.57 1143.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1350 0.001024 1024 80 192 18560 0.763808 3.30282 51.3024 55.4119 55.4701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 970 3.2e-05 2048 280 1296 453120 129.964 56.1429 1499.9 1677.76 3363.95 3364.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1370 3.2e-05 2048 300 1392 531840 102.333 56.3466 1787.81 1677.1 3623.76 3623.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1750 6.4e-05 4096 360 2064 278880 72.1613 55.7055 2481.59 1677.01 4286.57 4286.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1590 6.4e-05 4096 180 2352 293200 46.4507 55.7003 2675.77 1677.51 4455.52 4455.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1090 0.000512 4096 80 672 36480 6.63645 56.8852 209.84 273.412 273.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 440 3.2e-05 2048 130 624 245760 206.652 56.3346 760.772 1677.07 2701.05 2701.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 480 0.000512 512 90 528 20480 2.31082 0.928096 4.52419 49.9309 57.855 57.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 360 0.000128 4096 95 2208 53120 59.5607 28.3715 447.165 838.928 1374.16 1374.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 380 3.2e-05 1024 115 432 143360 119.108 26.9209 157.967 839.369 1143.58 1143.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1350 0.001024 1024 80 192 18480 0.759808 2.18915 51.2514 54.2417 54.3068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 970 3.2e-05 2048 280 1296 453120 129.559 56.0374 980.681 1677.08 2843.54 2843.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1370 3.2e-05 2048 300 1392 531200 102.132 56.0353 1166.75 1679.03 3004.11 3004.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1750 6.4e-05 4096 360 2064 278720 71.9475 55.6762 2086.69 1680.64 3895.07 3895.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1590 6.4e-05 4096 180 2352 293120 46.2499 55.6632 1743.68 1679.61 3525.27 3525.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1090 0.000512 4096 80 672 36360 6.62528 46.2478 209.205 262.128 262.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 440 3.2e-05 2048 130 624 238080 208.627 56.0644 732.105 1668.68 2665.7 2665.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 480 0.000512 512 90 528 21120 2.28864 0.930176 4.07866 49.9339 57.3888 57.5199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 360 0.000128 4096 95 2208 52800 59.6871 28.3755 450.544 834.953 1373.69 1373.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 380 3.2e-05 1024 115 432 138240 119.475 26.8718 151.897 834.482 1132.96 1133.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1350 0.001024 1024 80 192 18480 0.751616 1.98042 51.2798 54.0547 54.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 970 3.2e-05 2048 280 1296 449280 129.881 56.0078 800.396 1668.66 2655.13 2655.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1370 3.2e-05 2048 300 1392 529920 102.48 56.1828 1113.36 1673.86 2946.05 2946.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1750 6.4e-05 4096 360 2064 278400 72.2319 55.7112 1821.3 1677.96 3627.32 3627.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1590 6.4e-05 4096 180 2352 293040 46.3811 55.7144 1434.32 1677.74 3214.23 3214.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1090 0.000512 4096 80 672 36480 6.62547 119.579 209.664 335.918 335.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 440 3.2e-05 2048 130 624 245760 205.29 56.0108 917.966 1674.19 2853.68 2853.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 480 0.000512 512 90 528 21504 2.256 0.92944 10.3399 49.9126 63.5957 63.7234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 360 0.000128 4096 95 2208 53376 59.4095 28.354 755.176 837.474 1680.54 1680.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 380 3.2e-05 1024 115 432 141312 118.66 26.896 207.919 837.306 1191 1191.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1350 0.001024 1024 80 192 18528 0.757984 4.74317 51.2664 56.8128 56.8685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 970 3.2e-05 2048 280 1296 451584 129.476 55.9921 2082.34 1674.41 3942.41 3942.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1370 3.2e-05 2048 300 1392 531456 102.033 56.0557 2485.87 1676.24 4320.37 4320.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1750 6.4e-05 4096 360 2064 278976 71.8886 55.6558 3411.02 1677.38 5216.05 5216.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1590 6.4e-05 4096 180 2352 293184 46.237 55.6544 3688.15 1683.53 5473.64 5473.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1090 0.000512 4096 80 672 36384 6.62918 76.2692 209.242 292.191 292.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 440 3.2e-05 2048 130 624 239616 205.596 55.6581 818.717 1664.76 2744.94 2745.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 480 0.000512 512 90 528 21504 2.26246 0.927296 6.52131 49.9203 59.7893 59.9157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 360 0.000128 4096 95 2208 52992 59.3344 28.3386 477.126 836.965 1401.9 1402.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 380 3.2e-05 1024 115 432 135168 118.776 26.7604 207.003 832.483 1185.24 1185.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1350 0.001024 1024 80 192 18432 0.750496 3.01875 51.1857 54.999 55.0545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 970 3.2e-05 2048 280 1296 451584 129.322 55.9391 1310.86 1673 3169.32 3169.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1370 3.2e-05 2048 300 1392 529920 101.939 56.1212 1558.79 1677.25 3394.27 3394.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1750 6.4e-05 4096 360 2064 278784 71.7834 55.5972 2151.26 1678.39 3957.13 3957.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1590 6.4e-05 4096 180 2352 293184 46.1614 55.595 2329.79 1676.5 4108.13 4108.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1090 0.000512 4096 80 672 36288 6.61299 60.6044 209.105 276.372 276.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 440 3.2e-05 2048 130 624 239616 204.576 55.3705 976.822 1657.62 2894.61 2894.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 480 0.000512 512 90 528 18432 2.28682 0.88416 4.53075 47.8932 55.7518 55.8776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 360 0.000128 4096 95 2208 52992 59.3338 28.3531 531.587 835.736 1455.14 1455.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 380 3.2e-05 1024 115 432 129024 119.115 26.5851 203.82 828.979 1178.72 1178.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1350 0.001024 1024 80 192 18432 0.751616 2.48464 51.2654 54.5451 54.6101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 970 3.2e-05 2048 280 1296 446976 129.791 55.9534 1052.76 1669.98 2908.68 2908.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1370 3.2e-05 2048 300 1392 529920 102.206 56.0258 1262.83 1676.2 3097.41 3097.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1750 6.4e-05 4096 360 2064 278784 71.8665 55.6484 2521.41 1680.44 4329.47 4329.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1590 6.4e-05 4096 180 2352 292896 46.231 55.6507 1889.68 1678.95 3670.59 3670.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1090 0.000512 4096 80 672 36288 6.62973 51.6619 209.386 267.731 267.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 440 3.2e-05 2048 130 624 233472 205.091 55.087 935.281 1649.68 2845.36 2845.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 480 0.000512 512 90 528 18432 2.29008 0.883008 4.1049 47.9279 55.3612 55.4873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 360 0.000128 4096 95 2208 52224 59.3204 28.2911 580.506 834.011 1502.26 1502.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 380 3.2e-05 1024 115 432 122880 119.458 26.4408 188.577 825.002 1159.71 1159.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1350 0.001024 1024 80 192 18240 0.747232 2.13142 50.0225 52.9452 52.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 970 3.2e-05 2048 280 1296 448512 129.117 55.625 891.672 1666.18 2742.78 2742.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1370 3.2e-05 2048 300 1392 528384 102.282 55.9268 1064.74 1674.4 2897.52 2897.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1750 6.4e-05 4096 360 2064 278016 71.8787 55.6014 2315.21 1674.91 4117.71 4117.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1590 6.4e-05 4096 180 2352 292992 46.2363 55.6092 1595.14 1677.05 3374.12 3374.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1090 0.000512 4096 80 672 36456 6.62323 111.707 209.535 327.917 327.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 440 3.2e-05 2048 130 624 243712 206.263 56.066 823.371 1674.03 2759.95 2760.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 480 0.000512 512 90 528 21504 2.27504 0.930112 9.69667 49.996 63.0564 63.1808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 360 0.000128 4096 95 2208 53312 59.6233 28.3964 697.514 837.294 1622.96 1623.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 48 380 3.2e-05 1024 115 432 143360 118.621 26.9292 179.187 837.078 1162.04 1162.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1350 0.001024 1024 80 192 18536 0.754496 4.49126 51.2894 56.5781 56.6341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 970 3.2e-05 2048 280 1296 451584 129.767 56.0657 1928.21 1674.64 3788.88 3789.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1370 3.2e-05 2048 300 1392 531328 102.266 56.1129 2295.07 1681.57 4135.18 4135.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1750 6.4e-05 4096 360 2064 278880 72.121 55.7274 3156.2 1678.41 4962.57 4962.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1590 6.4e-05 4096 180 2352 293216 46.3749 55.7064 3414.63 1683.43 5200.22 5200.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1090 0.000512 4096 80 672 36400 6.62662 70.1413 209.416 286.236 286.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 440 3.2e-05 2048 130 624 243712 206.052 56.029 761.673 1673.07 2697.04 2697.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 480 0.000512 512 90 528 19712 2.28237 0.905216 5.87411 49.4149 58.6348 58.7618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 360 0.000128 4096 95 2208 52864 59.4389 28.3755 445.164 837.058 1370.17 1370.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 48 380 3.2e-05 1024 115 432 143360 118.489 26.9703 182.468 836.72 1164.87 1165.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1350 0.001024 1024 80 192 18480 0.761888 2.81238 51.2675 54.8846 54.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 970 3.2e-05 2048 280 1296 451584 129.515 56.088 1227 1673.81 3086.6 3086.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1370 3.2e-05 2048 300 1392 530432 102.089 56.0083 1453.95 1673.3 3285.51 3285.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1750 6.4e-05 4096 360 2064 278656 71.8709 55.6421 2017.55 1675.7 3820.87 3820.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1590 6.4e-05 4096 180 2352 292992 46.2526 55.6794 2180.54 1675.72 3958.26 3958.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1090 0.000512 4096 80 672 36288 6.60963 57.7785 209.068 273.507 273.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 440 3.2e-05 2048 130 624 236544 208.687 56.1142 731.477 1672.88 2669.37 2669.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 480 0.000512 512 90 528 18816 2.33709 0.909632 4.6992 49.453 57.558 57.6901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 360 0.000128 4096 95 2208 52416 59.7206 28.383 365.109 837.195 1290.54 1290.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 380 3.2e-05 1024 115 432 139776 119.102 26.925 177.923 836.549 1160.72 1160.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1350 0.001024 1024 80 192 18312 0.759808 2.40435 50.0614 53.2682 53.3243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 970 3.2e-05 2048 280 1296 451584 129.731 56.0988 1008.07 1672.87 2866.96 2867.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1370 3.2e-05 2048 300 1392 529536 102.365 56.0327 1193.14 1675.8 3027.51 3027.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1750 6.4e-05 4096 360 2064 278208 72.1937 55.7302 1656.92 1675.84 3460.78 3460.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1590 6.4e-05 4096 180 2352 292992 46.3465 55.7051 1795.65 1675.17 3572.94 3573.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1090 0.000512 4096 80 672 36288 6.63456 52.4636 209.579 268.724 268.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 440 3.2e-05 2048 130 624 229376 207.173 55.2082 699.134 1655.43 2617.17 2617.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 480 0.000512 512 90 528 17920 2.22768 0.853632 4.14918 47.2655 54.6547 54.7832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 360 0.000128 4096 95 2208 51968 59.6108 28.3387 458.296 838.319 1384.7 1384.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 380 3.2e-05 1024 115 432 129024 118.886 26.5129 178.284 828.503 1152.4 1152.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1350 0.001024 1024 80 192 18368 0.751904 2.06448 51.2941 54.1547 54.2106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 970 3.2e-05 2048 280 1296 451584 129.366 55.9749 915.847 1674.67 2776.04 2776.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1370 3.2e-05 2048 300 1392 530432 101.9 55.9422 1083.17 1674.66 2915.84 2915.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1750 6.4e-05 4096 360 2064 277760 71.7531 55.5819 1501.58 1678.6 3307.62 3307.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1590 6.4e-05 4096 180 2352 292992 46.1557 55.5847 1621.78 1677.65 3401.24 3401.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1090 0.000512 4096 80 672 36480 6.63347 107.077 209.72 323.482 323.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 440 3.2e-05 2048 130 624 241664 206.194 55.8688 755.139 1671.29 2688.71 2688.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 480 0.000512 512 90 528 21504 2.30746 0.937952 9.02746 51.3146 63.742 63.8689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 360 0.000128 4096 95 2208 53248 59.3937 28.3444 677.538 838.72 1604.13 1604.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 48 380 3.2e-05 1024 115 432 139264 118.744 26.822 158.543 835.866 1140.2 1140.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1350 0.001024 1024 80 192 18496 0.75472 4.14707 51.2423 56.186 56.2426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 970 3.2e-05 2048 280 1296 452608 129.53 55.9694 1871.56 1676.99 3734.24 3734.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1370 3.2e-05 2048 300 1392 531456 101.952 55.978 2228 1676.78 4062.87 4063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1750 6.4e-05 4096 360 2064 278784 71.7952 55.5995 3068.62 1676.92 4873.04 4873.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1590 6.4e-05 4096 180 2352 293120 46.2213 55.6049 3330.55 1676.9 5109.36 5109.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1090 0.000512 4096 80 672 36352 6.6336 69.5697 209.24 285.495 285.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 440 3.2e-05 2048 130 624 237568 207.918 55.9817 684.759 1670.31 2619.19 2619.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 480 0.000512 512 90 528 20480 2.35411 0.939968 5.7697 51.3352 60.5644 60.6925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 360 0.000128 4096 95 2208 52224 59.4242 28.3218 435.67 835.733 1359.29 1359.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 48 380 3.2e-05 1024 115 432 139264 118.845 26.827 149.837 835.258 1130.99 1131.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1350 0.001024 1024 80 192 18432 0.75424 2.79462 51.2304 54.8223 54.8871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 970 3.2e-05 2048 280 1296 450560 129.466 55.8516 1212.95 1670.39 3068.85 3069.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1370 3.2e-05 2048 300 1392 530432 102.118 56.105 1444.01 1675.8 3278.21 3278.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1750 6.4e-05 4096 360 2064 278528 71.8236 55.5925 1997.39 1676.11 3801.03 3801.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1590 6.4e-05 4096 180 2352 293120 46.1985 55.5932 2162.91 1678.42 3943.21 3943.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1090 0.000512 4096 80 672 36288 6.62557 57.8109 209.401 273.89 273.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 440 3.2e-05 2048 130 624 233472 205.256 55.1317 656.61 1649.83 2567.05 2567.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 480 0.000512 512 90 528 18432 2.28717 0.88064 4.46912 47.9289 55.7244 55.8512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 360 0.000128 4096 95 2208 52224 59.3134 28.291 367.211 834.01 1288.95 1289.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 48 380 3.2e-05 1024 115 432 122880 119.655 26.4438 138.968 825.027 1110.32 1110.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1350 0.001024 1024 80 192 18240 0.743424 2.34435 50.023 53.1524 53.2111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 970 3.2e-05 2048 280 1296 448512 129.137 55.6749 1012.93 1666.32 2864.26 2864.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1370 3.2e-05 2048 300 1392 528384 102.205 56.1839 1202.24 1678.8 3039.6 3039.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1750 6.4e-05 4096 360 2064 278016 71.8924 55.6016 1673.85 1675.11 3476.57 3476.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1590 6.4e-05 4096 180 2352 292992 46.2301 55.6383 1822.25 1677.11 3601.31 3601.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1090 0.000512 4096 80 672 36096 6.59661 52.0688 208.694 267.41 267.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 440 3.2e-05 2048 130 624 229376 210.238 55.845 635.572 1671.82 2573.69 2573.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 480 0.000512 512 90 528 16384 2.37718 0.889088 3.60458 47.9693 54.9948 55.1253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 360 0.000128 4096 95 2208 51200 59.6598 28.3361 318.129 837.024 1243.28 1243.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 380 3.2e-05 1024 115 432 131072 120.315 26.8322 147.564 836.539 1131.47 1131.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1350 0.001024 1024 80 192 18176 0.749248 2.26227 50.0238 53.0775 53.1334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 970 3.2e-05 2048 280 1296 450560 129.414 55.893 895.611 1671.81 2752.91 2753.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1370 3.2e-05 2048 300 1392 528384 102.079 55.9183 1058.74 1671.8 2888.7 2888.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1750 6.4e-05 4096 360 2064 277504 71.8802 55.5458 1472.28 1674.9 3274.71 3274.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1590 6.4e-05 4096 180 2352 292352 46.2147 55.593 1603.55 1675.2 3380.64 3380.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1090 0.000512 4096 80 672 36432 6.62541 105.748 209.477 321.9 321.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 440 3.2e-05 2048 130 624 244224 205.469 55.9771 730.823 1669.67 2662.17 2662.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 480 0.000512 512 90 528 20736 2.26445 0.91856 8.86819 49.6708 61.8759 62.0058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 360 0.000128 4096 95 2208 53568 59.5238 28.3914 672.868 838.28 1599.2 1599.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 380 3.2e-05 1024 115 432 138240 119.095 26.8698 145.966 835.05 1127.2 1127.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1350 0.001024 1024 80 192 18504 0.751104 4.29056 51.2621 56.3467 56.4036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 970 3.2e-05 2048 280 1296 451584 129.983 56.1881 1825.94 1676.07 3688.37 3688.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1370 3.2e-05 2048 300 1392 531072 102.296 56.2175 2179.28 1675.85 4013.81 4013.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1750 6.4e-05 4096 360 2064 278784 72.1262 55.7092 3036.38 1676.02 4840.35 4840.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1590 6.4e-05 4096 180 2352 293184 46.3591 55.7158 3277.95 1676.76 5056.88 5056.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1090 0.000512 4096 80 672 36288 6.61299 73.6604 209.131 289.456 289.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 440 3.2e-05 2048 130 624 239616 204.793 55.3702 660.493 1657.77 2578.65 2578.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 480 0.000512 512 90 528 18432 2.28317 0.88304 5.37325 47.894 56.5932 56.7177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 360 0.000128 4096 95 2208 52992 59.3242 28.3459 462.801 835.719 1386.33 1386.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 48 380 3.2e-05 1024 115 432 129024 119.315 26.5807 135.526 828.991 1110.63 1110.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1350 0.001024 1024 80 192 18432 0.750016 2.93475 51.2737 55.0016 55.0585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 970 3.2e-05 2048 280 1296 446976 129.744 56.012 1254.6 1670.21 3110.76 3110.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1370 3.2e-05 2048 300 1392 529920 102.219 56.0785 1505.76 1676.31 3340.54 3340.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1750 6.4e-05 4096 360 2064 278784 71.889 55.6416 2096.78 1676.68 3901.09 3901.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1590 6.4e-05 4096 180 2352 292896 46.2356 55.6503 2264.69 1676.71 4043.37 4043.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1090 0.000512 4096 80 672 36288 6.62323 62.6754 209.512 278.862 278.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 440 3.2e-05 2048 130 624 235008 208.714 56.0277 639.199 1670.36 2574.52 2574.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 480 0.000512 512 90 528 20736 2.28861 0.92096 5.31936 49.7619 58.4417 58.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 360 0.000128 4096 95 2208 51840 59.7078 28.3903 386.846 836.121 1311.2 1311.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 48 380 3.2e-05 1024 115 432 138240 119.175 26.8779 140.438 835.277 1121.99 1122.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1350 0.001024 1024 80 192 18360 0.7536 2.3496 51.2684 54.415 54.4743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 970 3.2e-05 2048 280 1296 449280 129.84 56.0708 1072.23 1670.35 2928.69 2928.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1370 3.2e-05 2048 300 1392 528768 102.149 55.9296 1278.09 1670.35 3106.69 3106.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1750 6.4e-05 4096 360 2064 278208 72.0682 55.7161 1774.66 1675.59 3578.14 3578.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1590 6.4e-05 4096 180 2352 292464 46.3777 55.7133 1923.53 1675.59 3701.3 3701.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1090 0.000512 4096 80 672 36000 6.57773 62.8162 208.164 277.609 277.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 440 3.2e-05 2048 130 624 221184 206.391 54.7092 592.155 1631.97 2485.45 2485.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 480 0.000512 512 90 528 18432 2.2904 0.884736 4.74442 47.9743 56.0535 56.1856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 360 0.000128 4096 95 2208 50688 59.2307 28.2573 381.573 829.577 1298.77 1298.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 48 380 3.2e-05 1024 115 432 110592 120.365 26.2308 119.194 816.087 1082.09 1082.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1350 0.001024 1024 80 192 18144 0.745472 2.43507 50.0004 53.2227 53.2827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 970 3.2e-05 2048 280 1296 442368 129.067 55.297 1062.59 1656.67 2903.83 2903.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1370 3.2e-05 2048 300 1392 525312 102.262 55.9704 1276 1672.63 3107.02 3107.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1750 6.4e-05 4096 360 2064 278784 71.7373 55.5956 1782.78 1675.97 3586.18 3586.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1590 6.4e-05 4096 180 2352 292608 46.1536 55.5827 1922.94 1675.95 3700.71 3700.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1090 0.000512 4096 80 672 36480 6.62528 105.347 209.674 321.695 321.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 440 3.2e-05 2048 130 624 245760 205.487 56.1623 492.917 1675.7 2430.49 2430.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 480 0.000512 512 90 528 20480 2.31725 0.928128 8.43296 49.9065 61.7481 61.8816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 360 0.000128 4096 95 2208 53120 59.4735 28.3952 660.06 838.225 1586.29 1586.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 380 3.2e-05 1024 115 432 143360 118.678 26.9251 143.636 837.953 1127.42 1127.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1350 0.001024 1024 80 192 18480 0.757984 4.10304 51.2224 56.1274 56.1832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 970 3.2e-05 2048 280 1296 453120 129.513 56.0294 1810.24 1675.69 3671.66 3671.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1370 3.2e-05 2048 300 1392 531200 102.092 56.1804 2152.63 1675.66 3986.73 3986.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1750 6.4e-05 4096 360 2064 278720 71.8815 55.6605 3003.35 1675.88 4806.89 4807.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1590 6.4e-05 4096 180 2352 293120 46.2541 55.681 3250.3 1675.85 5028.17 5028.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1090 0.000512 4096 80 672 36320 6.62458 74.9493 209.381 291.006 291.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 440 3.2e-05 2048 130 624 245760 205.752 56.0593 656.972 1677.04 2596.04 2596.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 480 0.000512 512 90 528 20480 2.31686 0.931136 5.93216 49.984 59.3227 59.4524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 360 0.000128 4096 95 2208 51200 59.2852 28.2624 459.03 832.382 1379.09 1379.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 380 3.2e-05 1024 115 432 143360 118.588 26.8813 133.442 838.628 1117.77 1117.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1350 0.001024 1024 80 192 18400 0.761856 2.86554 51.2479 54.9183 54.9786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 970 3.2e-05 2048 280 1296 450560 129.685 55.9903 1296.88 1677.06 3159.8 3159.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1370 3.2e-05 2048 300 1392 529920 102.129 56.0521 1545.62 1677.05 3381.01 3381.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1750 6.4e-05 4096 360 2064 278400 71.7292 55.5836 2137.71 1677.46 3942.6 3942.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1590 6.4e-05 4096 180 2352 293120 46.1489 55.5892 2318.81 1677.62 4098.24 4098.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1090 0.000512 4096 80 672 36240 6.6232 62.9488 209.153 278.778 278.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 440 3.2e-05 2048 130 624 230400 206.182 55.3125 594.469 1647.99 2504.18 2504.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 480 0.000512 512 90 528 19200 2.37427 0.92816 5.06 50.011 58.5326 58.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 360 0.000128 4096 95 2208 51840 59.5299 28.3464 384.863 835.329 1308.2 1308.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 48 380 3.2e-05 1024 115 432 122880 119.802 26.4748 119.171 824.102 1089.77 1089.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1350 0.001024 1024 80 192 18240 0.74656 2.53421 50.0635 53.3858 53.4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 970 3.2e-05 2048 280 1296 445440 130.167 55.8787 1058.34 1668.58 2913.15 2913.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1370 3.2e-05 2048 300 1392 526080 102.293 55.927 1265.94 1672.03 3096.36 3096.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1750 6.4e-05 4096 360 2064 278400 71.8863 55.6655 1757.58 1674.35 3559.59 3559.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1590 6.4e-05 4096 180 2352 292800 46.207 55.6545 1915.89 1674.33 3692.16 3692.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1090 0.000512 4096 80 672 36160 6.63171 59.2261 209.247 275.154 275.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 440 3.2e-05 2048 130 624 225280 208.092 55.034 573.664 1648.91 2485.92 2486.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 480 0.000512 512 90 528 15360 2.35062 0.856256 4.00966 47.3112 54.686 54.8147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 360 0.000128 4096 95 2208 48640 59.3538 28.2221 334.488 825.811 1248.01 1248.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 48 380 3.2e-05 1024 115 432 122880 119.758 26.4376 118.989 824.912 1090.32 1090.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1350 0.001024 1024 80 192 18240 0.753344 2.51085 51.2345 54.5427 54.6017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 970 3.2e-05 2048 280 1296 450560 129.785 56.0782 995.652 1676.37 2858.07 2858.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1370 3.2e-05 2048 300 1392 527360 102.503 56.0299 1179.49 1678.63 3016.82 3016.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1750 6.4e-05 4096 360 2064 276480 71.8282 55.5405 1622.1 1673.8 3423.38 3423.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1590 6.4e-05 4096 180 2352 292480 46.2602 55.593 1764.05 1673.75 3539.73 3539.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1090 0.000512 4096 80 700 36416 6.62749 96.8724 209.773 313.325 313.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 440 3.2e-05 2048 130 600 233472 210.272 56.0394 777.892 1676.7 2721.13 2721.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 480 0.000512 512 90 550 22016 2.27498 0.938976 7.98813 51.2891 62.6477 62.7731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 360 0.000128 4096 95 2200 52480 59.5434 28.3337 697.674 838.661 1624.35 1624.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 380 3.2e-05 1024 115 450 145408 118.475 26.8759 182.844 838.524 1166.96 1167.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1350 0.001024 1024 80 200 18528 0.761856 3.81466 51.301 55.9207 55.9692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 970 3.2e-05 2048 280 1300 454656 129.108 55.9804 1650.29 1676.73 3512.3 3512.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1370 3.2e-05 2048 300 1400 530432 102.138 56.0026 2036.36 1676.92 3871.59 3871.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1750 6.4e-05 4096 360 2050 278400 71.8309 55.5791 3099.03 1679.48 4906.02 4906.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1590 6.4e-05 4096 180 2350 293632 46.1926 55.5783 2903.37 1678.48 4683.69 4683.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1090 0.000512 4096 80 700 36352 6.63088 61.8783 209.601 278.163 278.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 440 3.2e-05 2048 130 600 229376 210.994 56.1082 768.947 1671.34 2707.62 2707.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 480 0.000512 512 90 550 21504 2.29789 0.940512 5.15005 51.3071 59.8574 59.9872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 360 0.000128 4096 95 2200 52224 59.7008 28.3471 535.87 838.738 1462.8 1462.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 380 3.2e-05 1024 115 450 143360 118.702 26.8386 180.801 835.766 1162.33 1162.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1350 0.001024 1024 80 200 18496 0.759712 2.37677 51.297 54.4928 54.5423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 970 3.2e-05 2048 280 1300 454656 129.242 55.9648 1056.54 1677.61 2919.55 2919.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1370 3.2e-05 2048 300 1400 530432 102.318 56.0045 1389.56 1676.87 3224.93 3225.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1750 6.4e-05 4096 360 2050 278272 71.995 55.5848 5126.1 1676.96 6930.76 6930.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1590 6.4e-05 4096 180 2350 293504 46.2316 55.6032 1847.81 1683.6 3633.33 3633.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1090 0.000512 4096 80 700 36288 6.62323 50.6696 209.278 266.623 266.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 440 3.2e-05 2048 130 600 227328 210.29 55.7076 760.881 1664.77 2691.87 2692.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 480 0.000512 512 90 550 21504 2.26851 0.926176 4.43834 49.9103 57.7001 57.8304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 360 0.000128 4096 95 2200 52224 59.6534 28.3294 1068.41 836.972 1993.51 1993.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 380 3.2e-05 1024 115 450 141312 118.526 26.7516 177.892 832.496 1155.89 1156.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1350 0.001024 1024 80 200 18432 0.76656 2.07808 51.2344 54.1213 54.1727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 970 3.2e-05 2048 280 1300 451584 129.726 55.9856 2243.87 1674.35 4104.12 4104.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1370 3.2e-05 2048 300 1400 528384 102.232 55.9616 1289.07 1677.77 3125.19 3125.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1750 6.4e-05 4096 360 2050 278016 71.9063 55.6051 5119.87 1675.34 6922.83 6922.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1590 6.4e-05 4096 180 2350 293568 46.2396 55.589 5172.45 1694.02 6968.38 6968.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1090 0.000512 4096 80 700 36400 6.64234 90.4561 209.504 306.654 306.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 440 3.2e-05 2048 130 600 232960 210.878 56.1369 655.059 1674.94 2597.23 2597.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 480 0.000512 512 90 550 21760 2.25798 0.92912 7.25248 49.869 60.4614 60.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 360 0.000128 4096 95 2200 52480 59.8599 28.3961 598.203 837.708 1524.3 1524.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 380 3.2e-05 1024 115 450 145920 118.926 26.9435 161.811 837.568 1145.47 1145.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1350 0.001024 1024 80 200 18520 0.761856 3.4967 51.2721 55.5743 55.6335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 970 3.2e-05 2048 280 1300 454400 129.638 56.121 1528.74 1674.91 3389.6 3389.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1370 3.2e-05 2048 300 1400 529920 102.609 56.0927 1783.81 1674.93 3617.61 3617.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1750 6.4e-05 4096 360 2050 278240 72.1426 55.6991 2485.52 1675 4288.46 4288.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1590 6.4e-05 4096 180 2350 293600 46.4268 55.7179 2671.09 1675.63 4448.94 4449.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1090 0.000512 4096 80 700 36320 6.6239 58.3148 209.486 274.473 274.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 440 3.2e-05 2048 130 600 230400 211.846 56.0579 665.9 1676.83 2610.85 2611.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 480 0.000512 512 90 550 21760 2.25792 0.927936 4.81037 49.9241 58.0789 58.2048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 360 0.000128 4096 95 2200 52480 59.6733 28.3727 433.639 838.703 1360.52 1360.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 380 3.2e-05 1024 115 450 143360 119.04 26.9216 158.935 838.425 1143.54 1143.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1350 0.001024 1024 80 200 18480 0.762592 2.27136 51.2946 54.372 54.4371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 970 3.2e-05 2048 280 1300 453120 129.543 56.1537 979.708 1676.62 2842.21 2842.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1370 3.2e-05 2048 300 1400 529920 102.327 56.0497 1143.63 1679.03 2981.19 2981.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1750 6.4e-05 4096 360 2050 278080 71.9892 55.6677 2093.16 1679.94 3900.87 3900.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1590 6.4e-05 4096 180 2350 293440 46.246 55.6749 1713.15 1676.97 3492.12 3492.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1090 0.000512 4096 80 700 36240 6.61914 48.6203 209.318 264.609 264.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 440 3.2e-05 2048 130 600 230400 211.183 55.935 664.037 1670.25 2601.62 2601.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 480 0.000512 512 90 550 21120 2.28323 0.931648 4.15632 49.9512 57.487 57.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 360 0.000128 4096 95 2200 51840 59.8699 28.3832 436.294 835.688 1360.37 1360.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 380 3.2e-05 1024 115 450 138240 119.575 26.8719 152.515 835.825 1135.02 1135.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1350 0.001024 1024 80 200 18360 0.745856 1.89443 51.1954 53.8776 53.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 970 3.2e-05 2048 280 1300 449280 129.838 55.9934 813.323 1670.25 2669.59 2669.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1370 3.2e-05 2048 300 1400 528000 102.701 56.0337 952.542 1675.43 2786.86 2787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1750 6.4e-05 4096 360 2050 277920 72.1594 55.7046 1868.93 1679.27 3676.16 3676.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1590 6.4e-05 4096 180 2350 293280 46.385 55.7178 1433.41 1677.17 3212.76 3212.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1090 0.000512 4096 80 700 36160 6.61827 41.8693 209.113 257.652 257.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 440 3.2e-05 2048 130 600 225280 213.33 55.9913 666.013 1677.26 2612.82 2613.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 480 0.000512 512 90 550 20480 2.31462 0.927744 3.54259 49.9822 56.924 57.0544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 360 0.000128 4096 95 2200 51200 59.4295 28.2787 402.331 832.482 1322.66 1322.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 380 3.2e-05 1024 115 450 143360 119.004 26.9066 158.65 838.727 1143.51 1143.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1350 0.001024 1024 80 200 18400 0.762016 1.66973 51.3006 53.7911 53.8425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 970 3.2e-05 2048 280 1300 450560 129.659 55.9988 700.023 1677.24 2563.12 2563.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1370 3.2e-05 2048 300 1400 529920 102.243 56.1623 991.533 1677.24 2827.35 2827.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1750 6.4e-05 4096 360 2050 277760 71.9962 55.5876 4423.37 1681.03 6232.12 6232.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1590 6.4e-05 4096 180 2350 293440 46.1349 55.5901 1238.8 1677.63 3018.24 3018.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1090 0.000512 4096 80 700 36384 6.62528 122.684 209.708 339.069 339.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 440 3.2e-05 2048 130 600 233472 209.319 55.9718 821.78 1674.22 2761.5 2761.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 480 0.000512 512 90 550 21504 2.26634 0.9288 10.2429 49.906 63.5004 63.6333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 360 0.000128 4096 95 2200 52224 59.5696 28.3473 720.894 837.368 1646.31 1646.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 380 3.2e-05 1024 115 450 144384 118.258 26.8959 212.952 837.214 1195.54 1195.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1350 0.001024 1024 80 200 18528 0.75776 4.78851 51.3208 56.9098 56.9653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 970 3.2e-05 2048 280 1300 453120 129.291 56.0058 2077.49 1674.2 3937.17 3937.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1370 3.2e-05 2048 300 1400 529920 102.209 56.1765 2427.72 1676.25 4262.51 4262.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1750 6.4e-05 4096 360 2050 278208 71.869 55.6452 3354.81 1677.39 5159.82 5159.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1590 6.4e-05 4096 180 2350 293568 46.238 55.6611 3610.3 1677.38 5389.66 5389.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1090 0.000512 4096 80 700 36288 6.62118 76.7439 209.425 292.841 292.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 440 3.2e-05 2048 130 600 227328 209.49 55.7019 737.42 1665.89 2668.71 2668.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 480 0.000512 512 90 550 21504 2.26403 0.928032 6.51578 49.9315 59.8022 59.9308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 360 0.000128 4096 95 2200 52224 59.4791 28.3266 452.575 837.522 1378.04 1378.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 380 3.2e-05 1024 115 450 141312 118.098 26.7244 196.087 833.276 1174.41 1174.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1350 0.001024 1024 80 200 18432 0.74752 3.06995 51.2538 55.1132 55.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 970 3.2e-05 2048 280 1300 451584 129.348 55.9636 1286 1674.12 3145.62 3145.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1370 3.2e-05 2048 300 1400 528384 102.102 56.0237 1502.12 1674.1 3334.51 3334.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1750 6.4e-05 4096 360 2050 278016 71.7475 55.5978 2085.54 1676.42 3889.41 3889.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1590 6.4e-05 4096 180 2350 293568 46.1496 55.5915 2245.71 1677.58 4025.11 4025.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1090 0.000512 4096 80 700 36288 6.62778 62.2575 209.702 278.638 278.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 440 3.2e-05 2048 130 600 221184 210.291 55.3907 768.244 1658.08 2692.22 2692.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 480 0.000512 512 90 550 18432 2.28099 0.882688 4.58416 47.893 55.7962 55.9204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 360 0.000128 4096 95 2200 51840 59.462 28.3382 508.538 835.831 1432.3 1432.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 380 3.2e-05 1024 115 450 138240 118.007 26.5872 218.379 829.092 1192.28 1192.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1350 0.001024 1024 80 200 18432 0.750272 2.49242 51.32 54.6059 54.6642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 970 3.2e-05 2048 280 1300 451584 129.229 55.9831 1054.31 1670.31 2910.03 2910.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1370 3.2e-05 2048 300 1400 529920 102.167 56.0681 1233.84 1676.49 3068.73 3068.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1750 6.4e-05 4096 360 2050 277632 71.8827 55.6589 2501.62 1676.87 4306.14 4306.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1590 6.4e-05 4096 180 2350 293184 46.2254 55.6494 1838.82 1676.9 3617.67 3617.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1090 0.000512 4096 80 700 36096 6.60566 52.8568 208.769 268.284 268.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 440 3.2e-05 2048 130 600 221184 209.07 55.081 845.473 1648.49 2758.34 2758.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 480 0.000512 512 90 550 18432 2.29027 0.884864 4.20125 47.9044 55.4396 55.5704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 360 0.000128 4096 95 2200 50688 59.6168 28.2916 450.67 833.388 1372.11 1372.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 380 3.2e-05 1024 115 450 135168 117.737 26.4369 207.475 824.416 1176.29 1176.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1350 0.001024 1024 80 200 18240 0.74752 2.16115 50.0509 53.0043 53.0719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 970 3.2e-05 2048 280 1300 448512 129.151 55.7772 892.279 1664.96 2742.36 2742.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1370 3.2e-05 2048 300 1400 528384 102.261 55.9949 1050.82 1673.25 2882.49 2882.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1750 6.4e-05 4096 360 2050 277248 71.8969 55.5905 2295.46 1673.69 4096.75 4096.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1590 6.4e-05 4096 180 2350 293376 46.221 55.5876 1572.96 1675.88 3350.72 3350.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1090 0.000512 4096 80 700 36400 6.63165 111.53 209.833 328.046 328.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 440 3.2e-05 2048 130 600 232960 209.814 56.1951 755.018 1674.25 2695.5 2695.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 480 0.000512 512 90 550 21504 2.27312 0.93024 9.72736 49.991 63.0799 63.2056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 360 0.000128 4096 95 2200 51968 59.8213 28.3922 661.996 837.4 1587.74 1587.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 50 380 3.2e-05 1024 115 450 143360 118.695 26.9888 181.364 837.211 1164.48 1164.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1350 0.001024 1024 80 200 18480 0.755712 4.56979 51.2721 56.6405 56.6968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 970 3.2e-05 2048 280 1300 453376 129.624 56.0714 1917.19 1674.23 3777.31 3777.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1370 3.2e-05 2048 300 1400 529536 102.578 56.1357 2230.77 1680.09 4069.74 4069.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1750 6.4e-05 4096 360 2050 278208 72.0781 55.7108 3094.98 1678.65 4901.52 4901.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1590 6.4e-05 4096 180 2350 293552 46.3858 55.7036 3330.6 1677.31 5110.08 5110.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1090 0.000512 4096 80 700 36288 6.61786 71.4308 209.519 287.62 287.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 440 3.2e-05 2048 130 600 229376 210.659 56.0006 679.051 1674.18 2620.1 2620.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 480 0.000512 512 90 550 19712 2.28176 0.90464 5.85245 49.4288 58.6261 58.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 360 0.000128 4096 95 2200 51968 59.6369 28.3755 427.107 837.627 1352.88 1353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 50 380 3.2e-05 1024 115 450 143360 118.526 26.8945 184.671 837.199 1167.52 1167.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1350 0.001024 1024 80 200 18368 0.7576 2.87546 51.1855 54.8615 54.9208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 970 3.2e-05 2048 280 1300 451584 129.527 55.9843 1216.29 1674.18 3076.17 3076.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1370 3.2e-05 2048 300 1400 528640 102.274 56.0231 1416.76 1677.82 3253.04 3253.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1750 6.4e-05 4096 360 2050 278208 71.8878 55.6616 1975.44 1678.78 3781.88 3781.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1590 6.4e-05 4096 180 2350 293440 46.2706 55.6586 2130.75 1676.92 3909.67 3909.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1090 0.000512 4096 80 700 36288 6.62765 58.9815 209.812 275.474 275.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 440 3.2e-05 2048 130 600 225792 211.983 56.0743 659.893 1674.46 2602.63 2602.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 480 0.000512 512 90 550 18816 2.32922 0.909312 4.78115 49.471 57.6495 57.7741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 360 0.000128 4096 95 2200 51072 59.9575 28.3839 345.026 838.373 1271.87 1271.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 380 3.2e-05 1024 115 450 139776 119.162 26.9292 179.611 837.262 1163.19 1163.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1350 0.001024 1024 80 200 18312 0.757536 2.44531 51.1877 54.4351 54.4929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 970 3.2e-05 2048 280 1300 451584 129.746 56.0548 998.201 1674.53 2858.72 2858.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1370 3.2e-05 2048 300 1400 526848 102.678 56.0337 1158.07 1674.31 2991.26 2991.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1750 6.4e-05 4096 360 2050 277536 72.178 55.7113 1623.43 1674.74 3426.16 3426.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1590 6.4e-05 4096 180 2350 293328 46.3585 55.7348 1747.18 1679.07 3528.42 3528.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1090 0.000512 4096 80 700 36064 6.59629 53.6191 208.891 269.158 269.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 440 3.2e-05 2048 130 600 215040 211.629 55.1939 614.496 1655.02 2536.56 2536.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 480 0.000512 512 90 550 17920 2.2304 0.853088 3.96502 47.2569 54.4624 54.5935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 360 0.000128 4096 95 2200 51968 59.5721 28.33 319.025 838.111 1245.17 1245.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 380 3.2e-05 1024 115 450 129024 118.936 26.5441 179.761 827.615 1153.08 1153.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1350 0.001024 1024 80 200 18144 0.746976 2.07213 49.9871 52.8479 52.9073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 970 3.2e-05 2048 280 1300 451584 129.41 55.9324 901.921 1674.25 2761.71 2761.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1370 3.2e-05 2048 300 1400 526848 102.306 55.9821 1046.63 1674.32 2879.4 2879.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1750 6.4e-05 4096 360 2050 277760 71.7651 55.5942 1462.56 1674.82 3264.84 3264.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1590 6.4e-05 4096 180 2350 293440 46.1519 55.5926 1573.73 1679.48 3355.03 3355.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1090 0.000512 4096 80 700 36352 6.62803 111.076 209.405 327.164 327.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 440 3.2e-05 2048 130 600 229376 210.225 55.8882 690.686 1669.76 2626.78 2626.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 480 0.000512 512 90 550 21504 2.31203 0.94208 9.16365 51.2865 63.865 63.9973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 360 0.000128 4096 95 2200 52224 59.5926 28.3546 659.796 838.084 1585.96 1586.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 50 380 3.2e-05 1024 115 450 143360 118.465 26.8212 168.34 834.989 1148.84 1149.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1350 0.001024 1024 80 200 18496 0.754976 4.23715 51.2717 56.3043 56.3651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 970 3.2e-05 2048 280 1300 454656 129.175 55.988 1896.86 1677.04 3759.27 3759.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1370 3.2e-05 2048 300 1400 530432 102.082 56.0311 2207.92 1675.22 4041.44 4041.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1750 6.4e-05 4096 360 2050 278272 71.8432 55.5897 3061.37 1675.37 4864.28 4864.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1590 6.4e-05 4096 180 2350 293504 46.2193 55.5971 3299.66 1681.54 5083.1 5083.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1090 0.000512 4096 80 700 36224 6.6176 72.7533 209.083 288.503 288.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 440 3.2e-05 2048 130 600 229376 210.322 55.8704 634.645 1670.08 2571.14 2571.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 480 0.000512 512 90 550 20480 2.34944 0.941504 5.86957 51.3238 60.6429 60.7744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 360 0.000128 4096 95 2200 51200 59.6019 28.3245 426.499 835.628 1350.18 1350.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 50 380 3.2e-05 1024 115 450 139264 118.948 26.9371 154.666 835.148 1135.92 1136.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1350 0.001024 1024 80 200 18432 0.759808 2.92147 51.2735 54.9994 55.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 970 3.2e-05 2048 280 1300 450560 129.467 55.8611 1221.03 1670.07 3076.62 3076.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1370 3.2e-05 2048 300 1400 530432 102.136 56.0565 1432.86 1675.57 3266.8 3266.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1750 6.4e-05 4096 360 2050 278016 71.8281 55.593 1991.14 1675.89 3794.55 3794.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1590 6.4e-05 4096 180 2350 293376 46.2342 55.6057 2152.85 1693.65 3948.42 3948.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1090 0.000512 4096 80 700 36096 6.60611 61.2091 208.89 276.757 276.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 440 3.2e-05 2048 130 600 221184 209.095 55.1468 595.957 1649.51 2509.93 2510.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 480 0.000512 512 90 550 18432 2.28528 0.884736 4.72829 47.9202 55.9778 56.1111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 360 0.000128 4096 95 2200 50688 59.611 28.2872 358.513 833.919 1280.46 1280.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 50 380 3.2e-05 1024 115 450 135168 117.913 26.4947 156.9 824.857 1126.39 1126.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1350 0.001024 1024 80 200 18240 0.743328 2.47779 50.0706 53.333 53.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 970 3.2e-05 2048 280 1300 448512 129.081 55.6682 1032.78 1665.99 2883.7 2883.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1370 3.2e-05 2048 300 1400 528384 102.238 55.9206 1209.93 1674.25 3042.49 3042.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1750 6.4e-05 4096 360 2050 277248 71.9028 55.5886 1687 1674.73 3489.32 3489.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1590 6.4e-05 4096 180 2350 293376 46.2134 55.599 1825.54 1676.77 3604.2 3604.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1090 0.000512 4096 80 700 36096 6.61616 54.9847 209.222 270.871 270.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 440 3.2e-05 2048 130 600 229376 210.209 55.9654 609.017 1671.52 2546.93 2547.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 480 0.000512 512 90 550 16384 2.37446 0.884864 3.84806 47.9646 55.2313 55.3672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 360 0.000128 4096 95 2200 51200 59.6527 28.3145 322.538 836.869 1247.5 1247.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 380 3.2e-05 1024 115 450 131072 120.364 26.8303 151.806 835.875 1135.1 1135.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1350 0.001024 1024 80 200 18176 0.751424 2.40973 50.0709 53.2743 53.3322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 970 3.2e-05 2048 280 1300 450560 129.451 55.9882 922.701 1672.23 2780.56 2780.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1370 3.2e-05 2048 300 1400 528384 102.1 55.935 1074.34 1671.5 2904.05 2904.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1750 6.4e-05 4096 360 2050 276480 71.8213 55.562 1501.33 1672.18 3301 3301.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1590 6.4e-05 4096 180 2350 292864 46.2412 55.5956 1634.05 1674.97 3410.94 3411.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1090 0.000512 4096 80 700 36360 6.62954 115.045 209.681 331.407 331.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 440 3.2e-05 2048 130 600 230400 209.977 55.9897 677.408 1670.17 2613.77 2613.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 480 0.000512 512 90 550 20736 2.26502 0.919552 9.26352 49.6608 62.27 62.3964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 360 0.000128 4096 95 2200 52416 59.7135 28.3977 679.121 838.427 1605.81 1605.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 380 3.2e-05 1024 115 450 142848 118.592 26.8765 155.553 835.078 1136.32 1136.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1350 0.001024 1024 80 200 18504 0.751616 4.55885 51.3202 56.6731 56.7314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 970 3.2e-05 2048 280 1300 453888 129.558 56.0995 1928.96 1676.12 3790.93 3791.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1370 3.2e-05 2048 300 1400 529920 102.46 56.2442 2247.91 1676.2 4082.98 4083.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1750 6.4e-05 4096 360 2050 277920 72.0807 55.7019 3137.76 1676.41 4942.06 4942.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1590 6.4e-05 4096 180 2350 293472 46.3442 55.717 3382.22 1683.58 5167.94 5168.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1090 0.000512 4096 80 700 36288 6.62502 82.1439 209.665 298.486 298.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 440 3.2e-05 2048 130 600 221184 210.501 55.446 599.514 1656.35 2522.03 2522.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 480 0.000512 512 90 550 18432 2.27978 0.882432 5.84973 47.8702 57.0396 57.1684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 360 0.000128 4096 95 2200 51840 59.4445 28.3406 483.965 835.019 1406.9 1407.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 50 380 3.2e-05 1024 115 450 138240 118.154 26.581 149.411 828.521 1122.89 1123.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1350 0.001024 1024 80 200 18432 0.748192 3.22166 51.2983 55.3111 55.3705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 970 3.2e-05 2048 280 1300 451584 129.224 55.8972 1370.39 1669.4 3225.1 3225.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1370 3.2e-05 2048 300 1400 529920 102.187 56.1114 1603.2 1674.86 3436.53 3436.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1750 6.4e-05 4096 360 2050 277632 71.8842 55.6476 2235.02 1675.24 4037.89 4037.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1590 6.4e-05 4096 180 2350 293184 46.2213 55.6584 2404.82 1675.33 4182.11 4182.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1090 0.000512 4096 80 700 36072 6.5969 67.4727 208.888 283.009 283.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 440 3.2e-05 2048 130 600 221184 213.256 56.1254 589.091 1670.15 2528.84 2529.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 480 0.000512 512 90 550 20736 2.27974 0.919552 5.70237 49.7568 58.8166 58.9435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 360 0.000128 4096 95 2200 51840 59.7221 28.3787 401.281 836.026 1325.54 1325.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 50 380 3.2e-05 1024 115 450 138240 119.301 26.8668 145.939 835.681 1128.01 1128.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1350 0.001024 1024 80 200 18360 0.752768 2.52285 51.3203 54.638 54.6959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 970 3.2e-05 2048 280 1300 449280 129.819 55.9905 1127.77 1670.24 2984 2984.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1370 3.2e-05 2048 300 1400 525312 102.663 55.9473 1315.21 1670.13 3144.11 3144.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1750 6.4e-05 4096 360 2050 277344 72.114 55.7122 1841.96 1678.37 3648.27 3648.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1590 6.4e-05 4096 180 2350 292896 46.349 55.7138 1984.95 1677.82 3764.91 3764.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1090 0.000512 4096 80 700 36000 6.60502 64.1712 208.735 279.564 279.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 440 3.2e-05 2048 130 600 202752 212.138 54.6301 526.299 1632.03 2425.33 2425.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 480 0.000512 512 90 550 18432 2.29254 0.887936 4.90342 47.9648 56.2067 56.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 360 0.000128 4096 95 2200 50688 59.2304 28.2589 369.642 829.758 1287.03 1287.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 50 380 3.2e-05 1024 115 450 129024 117.437 26.2451 142.13 816.135 1102.17 1102.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1350 0.001024 1024 80 200 18144 0.744416 2.49014 50.0517 53.3287 53.3896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 970 3.2e-05 2048 280 1300 442368 129.027 55.3288 1048.92 1656.77 2890.24 2890.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1370 3.2e-05 2048 300 1400 525312 102.254 55.9376 1242.49 1669.11 3069.96 3070.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1750 6.4e-05 4096 360 2050 277632 71.7501 55.5812 1736.67 1676.1 3540.21 3540.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1590 6.4e-05 4096 180 2350 293184 46.1585 55.5848 1867.47 1676.39 3645.68 3645.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1090 0.000512 4096 80 700 36000 6.6208 59.1175 209.276 275.064 275.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 440 3.2e-05 2048 130 600 230400 210.13 55.9677 600.028 1670.57 2536.91 2537.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 480 0.000512 512 90 550 17280 2.16723 0.8096 4.60886 45.4436 53.1848 53.3176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 360 0.000128 4096 95 2200 51840 59.8076 28.4026 348.464 836.794 1273.6 1273.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 380 3.2e-05 1024 115 450 138240 119.094 26.8912 152.491 835.38 1134.08 1134.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1350 0.001024 1024 80 200 18000 0.745824 2.22227 49.9761 52.9886 53.0452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 970 3.2e-05 2048 280 1300 449280 129.937 55.9718 978.278 1670.57 2834.94 2835.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1370 3.2e-05 2048 300 1400 524160 102.72 56.0148 1138.47 1670.55 2967.92 2968.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1750 6.4e-05 4096 360 2050 276480 72.111 55.6692 1585.18 1671.5 3384.57 3384.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1590 6.4e-05 4096 180 2350 292320 46.3642 55.7077 1708.79 1675.4 3486.33 3486.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1090 0.000512 4096 80 700 36320 6.62323 110.426 209.343 326.442 326.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 440 3.2e-05 2048 130 600 230400 210.415 56.0608 464.017 1675.42 2406.13 2406.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 480 0.000512 512 90 550 21760 2.26685 0.92816 8.94493 49.9 62.1972 62.3276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 360 0.000128 4096 95 2200 52480 59.5786 28.3809 659.905 838.245 1586.24 1586.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 380 3.2e-05 1024 115 450 143360 118.729 26.9251 148.081 837.8 1131.76 1131.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1350 0.001024 1024 80 200 18480 0.761472 4.2905 51.2781 56.3721 56.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 970 3.2e-05 2048 280 1300 453120 129.494 56.1684 1877.12 1675.39 3738.36 3738.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1370 3.2e-05 2048 300 1400 529920 102.295 56.0948 2192.85 1675.65 4027.05 4027.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1750 6.4e-05 4096 360 2050 278080 71.8716 55.6813 3041.76 1677.39 4846.82 4846.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1590 6.4e-05 4096 180 2350 293440 46.2528 55.6861 3278.77 1678.35 5059.13 5059.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1090 0.000512 4096 80 700 36160 6.60685 77.2308 209.111 293.002 293.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 440 3.2e-05 2048 130 600 225280 212.15 55.9745 576.96 1677.28 2522.59 2522.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 480 0.000512 512 90 550 20480 2.31248 0.927744 6.07462 49.9858 59.4572 59.5855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 360 0.000128 4096 95 2200 51200 59.3016 28.2813 447.014 832.493 1367.22 1367.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 380 3.2e-05 1024 115 450 143360 118.551 26.8862 136.577 838.741 1120.98 1121.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1350 0.001024 1024 80 200 18400 0.761856 2.93126 51.2982 55.0344 55.0932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 970 3.2e-05 2048 280 1300 450560 129.672 55.999 1281.15 1677.4 3144.42 3144.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1370 3.2e-05 2048 300 1400 529920 102.098 56.0126 1502.67 1677.28 3338.23 3338.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1750 6.4e-05 4096 360 2050 277760 71.7429 55.5849 2080.96 1677.69 3886.09 3886.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1590 6.4e-05 4096 180 2350 293440 46.1413 55.5744 2242.53 1677.84 4022.17 4022.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1090 0.000512 4096 80 700 36000 6.57475 64.6586 208.441 279.726 279.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 440 3.2e-05 2048 130 600 215040 211.24 55.2106 535.427 1648.13 2450.22 2450.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 480 0.000512 512 90 550 19200 2.37411 0.92944 5.13555 50.0039 58.6 58.7304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 360 0.000128 4096 95 2200 51840 59.5238 28.3464 388.786 835.4 1312.18 1312.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 50 380 3.2e-05 1024 115 450 122880 119.835 26.4868 122.593 824.162 1093.3 1093.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1350 0.001024 1024 80 200 18240 0.74624 2.66029 51.1657 54.6157 54.6751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 970 3.2e-05 2048 280 1300 445440 130.159 55.9655 1081.84 1668.71 2936.86 2937.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1370 3.2e-05 2048 300 1400 526080 102.303 55.9575 1273.73 1668.7 3100.86 3101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1750 6.4e-05 4096 360 2050 277440 71.8986 55.6646 1799.16 1674.59 3601.42 3601.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1590 6.4e-05 4096 180 2350 292800 46.2442 55.6867 1947.7 1674.65 3724.36 3724.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1090 0.000512 4096 80 700 35840 6.57165 60.8453 208.197 275.667 275.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 440 3.2e-05 2048 130 600 204800 214.648 55.1127 501.82 1649.77 2421.58 2421.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 480 0.000512 512 90 550 15360 2.34906 0.854016 4.13776 47.3239 54.8197 54.9498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 360 0.000128 4096 95 2200 48640 59.3714 28.2238 336.614 826.24 1250.58 1250.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 50 380 3.2e-05 1024 115 450 122880 119.783 26.4577 121.799 825.495 1093.76 1093.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1350 0.001024 1024 80 200 18240 0.7568 2.628 51.2944 54.7206 54.7779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 970 3.2e-05 2048 280 1300 450560 129.777 56.0978 1010.63 1677.24 2873.93 2874.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1370 3.2e-05 2048 300 1400 527360 102.51 56.1519 1178.4 1677.23 3014.46 3014.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1750 6.4e-05 4096 360 2050 276480 71.8514 55.5616 1630.87 1674.58 3432.98 3433.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1590 6.4e-05 4096 180 2350 292480 46.2468 55.593 1764.59 1676.99 3543.5 3543.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1090 0.000512 4096 80 700 36000 6.62672 58.1224 209.324 274.124 274.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 440 3.2e-05 2048 130 600 204800 214.673 55.2075 500.552 1648.73 2419.38 2419.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 480 0.000512 512 90 550 19200 2.38765 0.935712 4.9665 50.113 58.561 58.6916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 360 0.000128 4096 95 2200 48000 59.607 28.2688 321.159 826.191 1235.35 1235.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 20 50 380 3.2e-05 1024 115 450 128000 119.081 26.4724 133.792 824.479 1104.04 1104.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1350 0.001024 1024 80 200 18000 0.743936 2.39616 50.0071 53.1901 53.2462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 970 3.2e-05 2048 280 1300 435200 129.681 55.2401 938.612 1648.75 2772.48 2772.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1370 3.2e-05 2048 300 1400 524800 102.182 55.8404 1129.11 1665.91 2953.2 2953.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1750 6.4e-05 4096 360 2050 276800 71.8787 55.6666 1578.7 1675.52 3381.86 3381.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1590 6.4e-05 4096 180 2350 292800 46.228 55.6653 1708.81 1675.53 3486.31 3486.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1090 0.000512 4096 80 720 36352 6.64166 91.5873 209.685 307.967 308.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 440 3.2e-05 2048 130 600 231424 211.046 56.0503 717.571 1675.59 2660.47 2660.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 480 0.000512 512 90 540 19456 2.38243 0.93664 6.64454 51.271 61.39 61.5178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 360 0.000128 4096 95 2220 52480 59.5921 28.3305 641.927 838.051 1568.03 1568.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 380 3.2e-05 1024 115 420 137216 119.89 26.8843 151.19 837.975 1136.17 1136.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1350 0.001024 1024 80 180 18624 0.763424 3.06298 51.2823 55.1502 55.1983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 970 3.2e-05 2048 280 1320 453632 129.267 55.9595 1531.47 1675.58 3392.47 3392.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1370 3.2e-05 2048 300 1440 527872 102.546 55.9994 1934.72 1675.64 3769.06 3769.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1750 6.4e-05 4096 360 2100 277632 71.8565 55.5763 2869.82 1679.44 4676.8 4676.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1590 6.4e-05 4096 180 2340 293568 46.1906 55.5868 2660.94 1676.42 4439.21 4439.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1090 0.000512 4096 80 720 36288 6.62733 60.7396 209.478 276.895 276.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 440 3.2e-05 2048 130 600 229376 211.248 55.9763 715.375 1669.93 2652.75 2652.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 480 0.000512 512 90 540 19456 2.38515 0.939584 4.57962 51.2904 59.3502 59.4822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 360 0.000128 4096 95 2220 52224 59.7452 28.3379 496.015 838.046 1422.28 1422.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 380 3.2e-05 1024 115 420 135168 119.848 26.8411 148.41 835.063 1130.38 1130.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1350 0.001024 1024 80 180 18560 0.755456 2.02333 51.2312 54.0684 54.1181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 970 3.2e-05 2048 280 1320 452608 129.539 55.9575 1002.06 1676.03 2863.78 2863.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1370 3.2e-05 2048 300 1440 527360 102.697 56.0215 1351.53 1679 3189.41 3189.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1750 6.4e-05 4096 360 2100 277504 72.1499 55.5739 4513.68 1675.57 6317.09 6317.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1590 6.4e-05 4096 180 2340 293376 46.2489 55.5918 1735.31 1678.05 3515.27 3515.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1090 0.000512 4096 80 720 36288 6.63962 48.6563 209.844 265.192 265.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 440 3.2e-05 2048 130 600 227328 210.579 55.6892 707.982 1666.32 2640.79 2640.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 480 0.000512 512 90 540 18432 2.40221 0.927744 3.78202 49.9371 57.2065 57.3372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 360 0.000128 4096 95 2220 52224 59.6965 28.3128 946.125 837.633 1871.9 1872.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 380 3.2e-05 1024 115 420 129024 120.213 26.7481 140.541 833.137 1120.85 1121.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1350 0.001024 1024 80 180 18528 0.76608 1.76362 51.258 53.8314 53.8808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 970 3.2e-05 2048 280 1320 451584 129.924 55.937 2126.36 1675.82 3988.23 3988.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1370 3.2e-05 2048 300 1440 526848 102.509 55.9165 1235.25 1678.93 3072.77 3072.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1750 6.4e-05 4096 360 2100 277248 71.9906 55.5877 4518.95 1676.62 6323.26 6323.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1590 6.4e-05 4096 180 2340 293376 46.1492 55.5743 1423.33 1684.18 3209.31 3209.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1090 0.000512 4096 80 720 36224 6.63606 42.255 209.674 258.617 258.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 440 3.2e-05 2048 130 600 229376 211.426 55.9355 710.676 1670.33 2648.59 2648.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 480 0.000512 512 90 540 18432 2.4327 0.939648 3.46442 51.3349 58.3279 58.4554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 360 0.000128 4096 95 2220 51200 59.9072 28.3136 926.016 835.764 1850.13 1850.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 380 3.2e-05 1024 115 420 131072 120.623 26.8495 143.731 835.265 1126.68 1126.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1350 0.001024 1024 80 180 18432 0.76992 1.59027 50.0958 52.4992 52.5474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 970 3.2e-05 2048 280 1320 450560 129.97 56.0292 2083.22 1672.2 3941.61 3941.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1370 3.2e-05 2048 300 1440 526336 102.802 56.0804 1114.76 1679.98 2953.77 2953.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1750 6.4e-05 4096 360 2100 277504 72.1268 55.611 4511.91 1676.14 6315.89 6315.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1590 6.4e-05 4096 180 2340 293376 46.4131 55.5889 4493.74 1676.29 6272.12 6272.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1090 0.000512 4096 80 720 36320 6.6297 126.115 209.547 342.347 342.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 440 3.2e-05 2048 130 600 230400 210.694 56.1633 819.053 1675.58 2761.71 2761.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 480 0.000512 512 90 540 18560 2.39603 0.932608 9.20406 49.8843 62.5808 62.7111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 360 0.000128 4096 95 2220 52480 59.7681 28.3994 834.707 838.027 1761.04 1761.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 380 3.2e-05 1024 115 420 135680 119.82 26.9495 200.586 838.543 1186.12 1186.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1350 0.001024 1024 80 180 18600 0.76016 4.37453 51.2564 56.4353 56.4941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 970 3.2e-05 2048 280 1320 453120 129.702 56.1543 2099.45 1675.79 3961.3 3961.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1370 3.2e-05 2048 300 1440 528000 102.703 56.138 2511.4 1675.57 4345.98 4346.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1750 6.4e-05 4096 360 2100 277440 72.1042 55.7327 3410.43 1675.64 5214.03 5214.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1590 6.4e-05 4096 180 2340 293520 46.3817 55.7127 3603.7 1676.06 5381.94 5382.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1090 0.000512 4096 80 720 36240 6.61693 78.6739 209.455 294.796 294.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 440 3.2e-05 2048 130 600 230400 210.739 56.0333 887.042 1676.65 2830.69 2830.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 480 0.000512 512 90 540 17920 2.41795 0.930304 5.61565 49.9215 59.0441 59.1729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 360 0.000128 4096 95 2220 52480 59.61 28.3843 598.909 838.714 1525.75 1525.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 380 3.2e-05 1024 115 420 133120 120.316 26.9195 197.073 839.485 1184.02 1184.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1350 0.001024 1024 80 180 18560 0.761024 2.81386 51.2759 54.8935 54.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 970 3.2e-05 2048 280 1320 453120 129.5 56.0681 1304.26 1676.86 3166.88 3167.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1370 3.2e-05 2048 300 1440 527360 102.568 56.2024 1555.86 1676.64 3391.44 3391.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1750 6.4e-05 4096 360 2100 277440 71.8869 55.6743 2835.68 1679.06 4642.42 4642.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1590 6.4e-05 4096 180 2340 293440 46.2533 55.6667 2239.74 1676.96 4018.69 4018.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1090 0.000512 4096 80 720 36240 6.63338 64.5571 209.545 280.786 280.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 440 3.2e-05 2048 130 600 222720 212.484 55.9823 830.366 1668.9 2767.96 2768.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 480 0.000512 512 90 540 17280 2.45011 0.9304 4.73443 49.931 58.2077 58.3373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 360 0.000128 4096 95 2220 51840 59.7021 28.3768 610.294 835.018 1533.53 1533.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 380 3.2e-05 1024 115 420 130560 120.591 26.8764 183.721 834.559 1165.99 1166.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1350 0.001024 1024 80 180 18480 0.753056 2.20515 51.2041 54.2063 54.2552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 970 3.2e-05 2048 280 1320 449280 129.81 55.9722 1060.93 1669.81 2916.71 2916.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1370 3.2e-05 2048 300 1440 526080 102.912 56.2267 1272.99 1678.22 3110.52 3110.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1750 6.4e-05 4096 360 2100 276960 72.1088 55.724 2526.8 1674.58 4329.33 4329.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1590 6.4e-05 4096 180 2340 293280 46.3887 55.7056 1837.7 1675.82 3615.7 3615.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1090 0.000512 4096 80 720 36160 6.62886 54.0696 209.299 270.048 270.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 440 3.2e-05 2048 130 600 225280 211.911 56.0961 858.745 1675.61 2802.58 2802.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 480 0.000512 512 90 540 17920 2.42474 0.927552 4.21136 49.9534 57.6766 57.8064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 360 0.000128 4096 95 2220 51200 59.2915 28.2796 561.765 831.651 1481.12 1481.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 380 3.2e-05 1024 115 420 133120 120.08 26.882 192.91 837.902 1178.01 1178.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1350 0.001024 1024 80 180 18400 0.759808 2.16723 50.0981 53.0684 53.1186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 970 3.2e-05 2048 280 1320 450560 129.618 56.1018 900.851 1675.61 2762.37 2762.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1370 3.2e-05 2048 300 1440 527360 102.348 56.2147 1344.42 1675.61 3178.76 3178.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1750 6.4e-05 4096 360 2100 277120 71.791 55.5745 6460.02 1676.06 8263.55 8263.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1590 6.4e-05 4096 180 2340 293440 46.1292 55.5843 1564.16 1675.99 3341.95 3342.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1090 0.000512 4096 80 720 36336 6.63194 115.081 209.653 331.416 331.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 440 3.2e-05 2048 130 600 230400 210.137 55.9871 726.43 1672.6 2665.37 2665.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 480 0.000512 512 90 540 18432 2.39536 0.92912 8.52685 49.8858 61.8931 62.0235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 360 0.000128 4096 95 2220 52224 59.558 28.3545 670.567 836.576 1595.19 1595.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 380 3.2e-05 1024 115 420 135168 119.672 26.9005 166.31 836.405 1149.51 1149.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1350 0.001024 1024 80 180 18624 0.757696 4.18614 51.3005 56.286 56.3436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 970 3.2e-05 2048 280 1320 451584 129.508 56.0251 1921.91 1672.59 3780.23 3780.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1370 3.2e-05 2048 300 1440 527616 102.499 56.0195 2302.98 1687.67 4149.34 4149.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1750 6.4e-05 4096 360 2100 277632 71.8923 55.6586 3128.5 1689.8 4945.96 4946.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1590 6.4e-05 4096 180 2340 293472 46.2368 55.6607 3320.96 1675.89 5098.83 5098.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1090 0.000512 4096 80 720 36288 6.63466 72.7504 209.648 289.081 289.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 440 3.2e-05 2048 130 600 227328 209.515 55.6456 659.242 1664.51 2589.13 2589.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 480 0.000512 512 90 540 18432 2.3977 0.925088 5.64579 49.9145 59.0422 59.1698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 360 0.000128 4096 95 2220 52224 59.4828 28.3382 426.38 836.834 1351.17 1351.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 380 3.2e-05 1024 115 420 129024 120.023 26.7308 150.865 832.34 1130.19 1130.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1350 0.001024 1024 80 180 18528 0.74752 2.62912 51.2347 54.6536 54.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 970 3.2e-05 2048 280 1320 451584 129.325 55.9186 1208.28 1673.98 3067.69 3067.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1370 3.2e-05 2048 300 1440 526848 102.372 55.9695 1445.5 1672.71 3276.73 3276.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1750 6.4e-05 4096 360 2100 277248 71.746 55.5939 1966.56 1675.01 3769.02 3769.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1590 6.4e-05 4096 180 2340 293376 46.1589 55.5871 2078.79 1676.1 3856.72 3856.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1090 0.000512 4096 80 720 36144 6.62346 60.1427 209.098 275.916 275.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 440 3.2e-05 2048 130 600 221184 210.458 55.4156 624.414 1656.14 2546.64 2546.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 480 0.000512 512 90 540 16128 2.3809 0.88176 4.14064 47.8685 55.4237 55.5502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 360 0.000128 4096 95 2220 51840 59.7723 28.3391 350.807 834.901 1273.95 1274.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 380 3.2e-05 1024 115 420 129024 119.258 26.5824 168.287 828.4 1142.75 1142.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1350 0.001024 1024 80 180 18432 0.74752 2.13744 51.1669 54.0937 54.1493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 970 3.2e-05 2048 280 1320 446976 129.804 55.9324 983.91 1668.5 2838.33 2838.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1370 3.2e-05 2048 300 1440 527616 102.492 56.0753 1190.79 1674.65 3024.16 3024.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1750 6.4e-05 4096 360 2100 277056 71.8876 55.648 1620.44 1677.46 3425.53 3425.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1590 6.4e-05 4096 180 2340 293184 46.1887 55.6766 1714.28 1677.39 3493.61 3493.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1090 0.000512 4096 80 720 36096 6.61709 54.8115 209.133 270.614 270.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 440 3.2e-05 2048 130 600 221184 209.255 55.163 743.382 1648.28 2656.3 2656.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 480 0.000512 512 90 540 15360 2.41402 0.881664 3.56349 47.9033 54.9217 55.0477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 360 0.000128 4096 95 2220 50688 59.646 28.2871 433.673 833.3 1355.04 1355.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 380 3.2e-05 1024 115 420 122880 119.627 26.4464 156.776 824.296 1127.37 1127.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1350 0.001024 1024 80 180 18432 0.746944 2.07462 51.2336 54.0977 54.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 970 3.2e-05 2048 280 1320 448512 129.123 55.6291 890.408 1664.75 2740.1 2740.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1370 3.2e-05 2048 300 1440 525312 102.659 55.9262 1069.36 1672.96 2901.07 2901.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1750 6.4e-05 4096 360 2100 276480 71.9281 55.5926 2146.88 1677.84 3952.37 3952.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1590 6.4e-05 4096 180 2340 292992 46.2318 55.5847 1545.43 1677.87 3325.2 3325.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1090 0.000512 4096 80 720 36000 6.60899 46.8992 208.879 262.437 262.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 440 3.2e-05 2048 130 600 215040 211.279 55.1152 723.196 1648.43 2638.24 2638.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 480 0.000512 512 90 540 15360 2.53498 0.933984 3.23574 50.0151 56.8748 56.9994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 360 0.000128 4096 95 2220 51840 59.5699 28.3568 489.926 835.548 1413.54 1413.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 380 3.2e-05 1024 115 420 122880 119.687 26.4739 157.81 824.309 1128.52 1128.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1350 0.001024 1024 80 180 18240 0.741216 1.84544 49.9899 52.6215 52.6705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 970 3.2e-05 2048 280 1320 445440 130.153 55.9612 769.143 1669.01 2624.46 2624.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1370 3.2e-05 2048 300 1440 522240 102.773 55.9054 923.682 1674.11 2756.63 2756.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1750 6.4e-05 4096 360 2100 276480 71.929 55.6555 1989.72 1678.97 3796.39 3796.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1590 6.4e-05 4096 180 2340 292800 46.2684 55.679 1341.68 1676.98 3120.69 3120.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1090 0.000512 4096 80 720 36288 6.63002 110.696 209.441 326.821 326.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 440 3.2e-05 2048 130 600 229376 210.754 56.0587 682.568 1672.66 2622.27 2622.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 480 0.000512 512 90 540 18816 2.3975 0.929792 8.02592 49.9757 61.4879 61.6173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 360 0.000128 4096 95 2220 52416 59.7122 28.3976 648.896 836.633 1573.78 1573.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 60 380 3.2e-05 1024 115 420 136192 119.852 26.9292 148.235 837.009 1132.25 1132.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1350 0.001024 1024 80 180 18592 0.759488 3.75859 51.2653 55.8274 55.8878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 970 3.2e-05 2048 280 1320 451584 129.722 56.0254 1835.45 1672.67 3694.07 3694.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1370 3.2e-05 2048 300 1440 527744 102.719 56.0947 2198.49 1675.07 4032.54 4032.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1750 6.4e-05 4096 360 2100 277312 72.0732 55.7096 2997 1675.18 4800.07 4800.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1590 6.4e-05 4096 180 2340 293440 46.3686 55.7056 3168.95 1675.77 4946.88 4946.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1090 0.000512 4096 80 720 36176 6.61914 70.4412 209.142 286.254 286.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 440 3.2e-05 2048 130 600 229376 210.648 56.0491 620.748 1672.81 2560.47 2560.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 480 0.000512 512 90 540 17920 2.36707 0.903488 5.24253 49.419 58.0856 58.2164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 360 0.000128 4096 95 2220 51968 59.5908 28.3546 413.253 837.058 1338.39 1338.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 60 380 3.2e-05 1024 115 420 136192 119.77 26.8963 148.365 836.502 1131.75 1131.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1350 0.001024 1024 80 180 18480 0.759264 2.58621 51.1891 54.5766 54.6334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 970 3.2e-05 2048 280 1320 451584 129.531 56.0864 1167.41 1672.81 3026.02 3026.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1370 3.2e-05 2048 300 1440 526848 111.522 56.0075 1390.8 1672.78 3231.28 3231.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1750 6.4e-05 4096 360 2100 277312 71.9155 55.6769 1912.82 1675.49 3716.01 3716.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1590 6.4e-05 4096 180 2340 293216 46.2459 55.6442 2018.06 1675.47 3795.49 3795.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1090 0.000512 4096 80 720 36120 6.62118 58.5144 209.128 274.315 274.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 440 3.2e-05 2048 130 600 225792 212.12 56.1557 604.039 1672.9 2545.44 2545.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 480 0.000512 512 90 540 16128 2.4433 0.907936 4.12774 49.462 57.0984 57.2271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 360 0.000128 4096 95 2220 52416 59.751 28.3855 353.458 837.204 1278.93 1279.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 380 3.2e-05 1024 115 420 129024 121.177 26.923 140.444 836.558 1125.33 1125.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1350 0.001024 1024 80 180 18480 0.759808 2.0553 51.2675 54.1231 54.1823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 970 3.2e-05 2048 280 1320 451584 129.733 56.0529 987.797 1672.9 2846.67 2846.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1370 3.2e-05 2048 300 1440 526848 102.701 56.0479 1176.61 1672.88 3008.4 3008.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1750 6.4e-05 4096 360 2100 276864 72.2018 55.7416 1616.57 1673.3 3417.92 3418.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1590 6.4e-05 4096 180 2340 292992 46.386 55.7394 1704.96 1677.35 3484.51 3484.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1090 0.000512 4096 80 720 36064 6.62323 52.0559 209.079 267.809 267.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 440 3.2e-05 2048 130 600 215040 211.738 55.1945 559.35 1653.42 2479.93 2480.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 480 0.000512 512 90 540 14336 2.38362 0.854304 3.32579 47.2398 53.9612 54.0877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 360 0.000128 4096 95 2220 51968 59.5687 28.3247 308.026 837.298 1233.35 1233.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 380 3.2e-05 1024 115 420 129024 119.023 26.5143 137.068 826.826 1109.66 1109.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1350 0.001024 1024 80 180 18368 0.74992 1.88733 51.1838 53.8642 53.9238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 970 3.2e-05 2048 280 1320 451584 129.4 55.9603 868.11 1672.63 2726.3 2726.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1370 3.2e-05 2048 300 1440 526848 102.325 56.0148 1032.51 1672.64 2863.66 2863.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1750 6.4e-05 4096 360 2100 276864 71.7649 55.5909 1420.49 1673.21 3221.16 3221.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1590 6.4e-05 4096 180 2340 292992 46.1641 55.5917 1498.71 1675.59 3276.14 3276.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1090 0.000512 4096 80 720 35840 6.5696 45.6668 208.427 260.714 260.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 440 3.2e-05 2048 130 600 215040 209.167 54.8199 558.444 1636.3 2458.95 2459.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 480 0.000512 512 90 540 13440 2.4271 0.857248 3.14157 47.2983 53.8857 54.0132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 360 0.000128 4096 95 2220 49280 59.9813 28.33 372.448 831.382 1292.28 1292.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 380 3.2e-05 1024 115 420 107520 121.434 26.3127 127.428 818.272 1093.67 1093.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1350 0.001024 1024 80 180 18200 0.741728 1.57491 50.0142 52.3752 52.4332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 970 3.2e-05 2048 280 1320 439040 130.204 55.5069 752.033 1660.36 2598.3 2598.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1370 3.2e-05 2048 300 1440 524160 102.904 56.0026 911.505 1672.36 2742.93 2743.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1750 6.4e-05 4096 360 2100 275520 72.179 55.7068 1262.49 1673.1 3063.58 3063.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1590 6.4e-05 4096 180 2340 292880 46.3792 55.7015 1337.82 1676.09 3116.07 3116.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1090 0.000512 4096 80 720 36288 6.62938 104.288 209.653 320.621 320.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 440 3.2e-05 2048 130 600 229376 210.285 55.9555 632.744 1671.29 2570.49 2570.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 480 0.000512 512 90 540 19456 2.39066 0.941312 8.09098 51.3129 62.8887 63.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 360 0.000128 4096 95 2220 52224 59.5871 28.3484 613.727 838.736 1540.53 1540.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 60 380 3.2e-05 1024 115 420 135168 119.521 26.8256 136.672 835.752 1119 1119.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1350 0.001024 1024 80 180 18560 0.754592 3.6232 51.2565 55.677 55.7326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 970 3.2e-05 2048 280 1320 452608 129.577 55.98 1751.64 1676.8 3614.19 3614.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1370 3.2e-05 2048 300 1440 527360 102.528 56.0479 2092.12 1685.71 3936.57 3936.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1750 6.4e-05 4096 360 2100 277504 71.8306 55.5884 2854.04 1676.96 4658.52 4658.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1590 6.4e-05 4096 180 2340 293376 46.2477 55.595 3019.23 1676.9 4808.86 4808.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1090 0.000512 4096 80 720 36224 6.63142 71.252 209.676 287.613 287.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 440 3.2e-05 2048 130 600 229376 210.387 55.8858 586.861 1671.66 2525.01 2525.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 480 0.000512 512 90 540 18432 2.43242 0.94096 5.5759 51.3555 60.4614 60.5942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 360 0.000128 4096 95 2220 51200 59.5997 28.3184 418.282 836.422 1342.76 1342.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 60 380 3.2e-05 1024 115 420 131072 120.477 26.8247 126.507 835.943 1109.98 1110.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1350 0.001024 1024 80 180 18432 0.750464 2.63379 50.1163 53.545 53.6035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 970 3.2e-05 2048 280 1320 450560 129.486 55.8953 1191.41 1671.67 3048.65 3048.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1370 3.2e-05 2048 300 1440 526336 102.612 55.9798 1421.02 1677.16 3256.94 3257.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1750 6.4e-05 4096 360 2100 277504 71.8287 55.6007 1961.05 1677.48 3766.07 3766.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1590 6.4e-05 4096 180 2340 293376 46.2275 55.5829 2077.67 1680.02 3859.58 3859.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1090 0.000512 4096 80 720 36096 6.61878 59.8255 209.365 275.858 275.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 440 3.2e-05 2048 130 600 221184 209.128 55.0586 551.702 1650.35 2466.45 2466.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 480 0.000512 512 90 540 15360 2.40816 0.882688 3.93661 47.9439 55.3285 55.4636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 360 0.000128 4096 95 2220 50688 59.5812 28.2849 345.27 834.357 1267.62 1267.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 60 380 3.2e-05 1024 115 420 122880 119.783 26.4348 116.582 825.399 1088.42 1088.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1350 0.001024 1024 80 180 18432 0.747072 2.28563 51.2759 54.3509 54.4092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 970 3.2e-05 2048 280 1320 448512 129.142 55.6931 985.758 1667.01 2837.79 2837.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1370 3.2e-05 2048 300 1440 525312 102.639 56.1195 1179.36 1675.36 3013.64 3013.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1750 6.4e-05 4096 360 2100 276480 71.8847 55.5946 1621.12 1675.95 3424.66 3424.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1590 6.4e-05 4096 180 2340 292992 46.2336 55.6032 1726.29 1681.37 3509.57 3509.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1090 0.000512 4096 80 720 36096 6.6297 54.3683 209.431 270.48 270.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 440 3.2e-05 2048 130 600 229376 210.369 55.9067 566.034 1670.04 2502.57 2502.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 480 0.000512 512 90 540 16384 2.37786 0.886304 3.88822 47.941 55.2531 55.3838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 360 0.000128 4096 95 2220 51200 59.6685 28.3244 322.635 836.128 1246.89 1247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 60 380 3.2e-05 1024 115 420 131072 120.416 26.8276 130.746 835.134 1113.35 1113.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1350 0.001024 1024 80 180 18176 0.748288 2.21469 49.924 52.9303 52.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 970 3.2e-05 2048 280 1320 450560 129.423 56.0269 918.548 1670.04 2774.23 2774.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1370 3.2e-05 2048 300 1440 524288 102.526 55.9054 1088.75 1670.04 2917.38 2917.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1750 6.4e-05 4096 360 2100 276480 71.8509 55.5684 1500.96 1670.93 3299.42 3299.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1590 6.4e-05 4096 180 2340 292864 46.2032 55.5909 1597.93 1675.55 3375.35 3375.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1090 0.000512 4096 80 720 35840 6.57901 49.6341 208.477 264.741 264.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 440 3.2e-05 2048 130 600 204800 214.684 55.0855 498.498 1648.9 2417.39 2417.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 480 0.000512 512 90 540 15360 2.34813 0.855776 3.78128 47.3097 54.4519 54.5787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 360 0.000128 4096 95 2220 48640 59.3554 28.2337 281.611 825.792 1195.13 1195.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 380 3.2e-05 1024 115 420 122880 119.763 26.4362 122.626 824.56 1093.6 1093.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1350 0.001024 1024 80 180 18240 0.746144 1.9753 50.095 52.8609 52.9196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 970 3.2e-05 2048 280 1320 450560 129.791 55.981 837.995 1676.36 2700.31 2700.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1370 3.2e-05 2048 300 1440 527360 102.504 56.1562 1002.45 1676.4 2837.68 2837.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1750 6.4e-05 4096 360 2100 275200 71.8716 55.5336 1365.32 1670.32 3163.15 3163.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1590 6.4e-05 4096 180 2340 292480 46.2564 55.5898 1454.04 1673.74 3229.7 3229.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1090 0.000512 4096 80 704 36384 6.62733 88.4385 209.702 304.819 304.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 440 3.2e-05 2048 130 640 210944 217.57 56.3359 649.807 1676.89 2600.83 2601.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 480 0.000512 512 90 512 20992 2.32 0.937216 6.6487 51.302 61.3606 61.5013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 360 0.000128 4096 95 2176 54528 59.2867 28.3381 644.179 838.663 1570.61 1570.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 380 3.2e-05 1024 115 448 143360 119.099 26.877 156.163 838.846 1141.21 1141.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1350 0.001024 1024 80 192 18560 0.765824 3.25837 51.2946 55.3629 55.4209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 970 3.2e-05 2048 280 1344 451584 129.66 56.0184 1503.67 1676.92 3366.47 3366.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1370 3.2e-05 2048 300 1408 524800 103.036 56.0292 1842.26 1676.88 3678.37 3678.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1750 6.4e-05 4096 360 2048 278016 71.8501 55.5962 2763.9 1677.77 4569.23 4569.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1590 6.4e-05 4096 180 2368 293184 46.1681 55.5881 2650.25 1677.76 4429.84 4429.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1090 0.000512 4096 80 704 36352 6.62934 56.906 209.699 273.286 273.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 440 3.2e-05 2048 130 640 208896 217.821 55.8692 647.539 1671.51 2592.96 2593.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 480 0.000512 512 90 512 20480 2.34624 0.937984 4.35984 51.3228 59.1242 59.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 360 0.000128 4096 95 2176 54272 59.4316 28.3398 496.107 838.829 1422.84 1422.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 380 3.2e-05 1024 115 448 139264 119.315 26.8183 151.823 835.844 1134.01 1134.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1350 0.001024 1024 80 192 18496 0.759808 2.1113 51.2441 54.1601 54.2203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 970 3.2e-05 2048 280 1344 450560 129.924 56.0087 968.814 1676.99 2831.93 2832.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1370 3.2e-05 2048 300 1408 524288 103.148 56.0418 1263.84 1679.41 3102.6 3102.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1750 6.4e-05 4096 360 2048 277760 72.1456 55.5899 4326.66 1680.35 6134.85 6134.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1590 6.4e-05 4096 180 2368 292992 46.2292 55.6017 1710.97 1677.3 3490.18 3490.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1090 0.000512 4096 80 704 36288 6.63968 47.145 209.332 263.167 263.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 440 3.2e-05 2048 130 640 202752 218.615 55.679 627.058 1664.52 2566.09 2566.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 480 0.000512 512 90 512 19968 2.32672 0.927648 3.75002 49.9255 57.0887 57.2255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 360 0.000128 4096 95 2176 53760 59.3691 28.3252 445.83 836.831 1370.48 1370.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 380 3.2e-05 1024 115 448 135168 119.383 26.7409 146.558 832.345 1125.25 1125.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1350 0.001024 1024 80 192 18432 0.749536 1.84771 51.1807 53.8238 53.8808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 970 3.2e-05 2048 280 1344 448512 130.468 55.8986 2050.22 1672.74 3909.52 3909.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1370 3.2e-05 2048 300 1408 523776 102.821 55.9534 1110.72 1672.8 2942.46 2942.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1750 6.4e-05 4096 360 2048 277632 72.0049 55.5889 4320.12 1676.07 6123.9 6124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1590 6.4e-05 4096 180 2368 292992 46.1332 55.5724 1419.79 1676.16 3197.73 3197.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1090 0.000512 4096 80 704 36224 6.62765 40.6879 209.338 256.706 256.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 440 3.2e-05 2048 130 640 204800 219.182 55.9177 629.806 1671.49 2576.61 2576.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 480 0.000512 512 90 512 20480 2.35859 0.941472 3.28054 51.3578 58.0942 58.2328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 360 0.000128 4096 95 2176 53248 59.534 28.3217 935.67 836.432 1860.09 1860.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 380 3.2e-05 1024 115 448 139264 119.234 26.8283 151.503 835.906 1133.68 1133.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1350 0.001024 1024 80 192 18432 0.753376 1.65683 51.2496 53.7023 53.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 970 3.2e-05 2048 280 1344 446464 130.729 55.8633 2009.03 1672.4 3868.21 3868.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1370 3.2e-05 2048 300 1408 524288 103.238 56.1556 1062.98 1681.14 2903.67 2903.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1750 6.4e-05 4096 360 2048 277504 72.0735 55.5836 4318.24 1677.32 6123.33 6123.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1590 6.4e-05 4096 180 2368 292864 46.3884 55.5924 4439.03 1683.88 6224.97 6225.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1090 0.000512 4096 80 704 36400 6.63773 119.456 209.787 335.93 335.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 440 3.2e-05 2048 130 640 209920 216.635 56.2373 756.856 1676.59 2706.54 2706.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 480 0.000512 512 90 512 20480 2.31478 0.92944 9.01184 49.9049 62.3194 62.4435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 360 0.000128 4096 95 2176 54400 59.4546 28.3873 809.54 838.526 1736.04 1736.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 380 3.2e-05 1024 115 448 143360 118.643 26.9437 212.549 838.506 1196.88 1197.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1350 0.001024 1024 80 192 18560 0.76304 4.49517 51.2983 56.5982 56.6483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 970 3.2e-05 2048 280 1344 451840 129.973 56.1213 2014.63 1676.58 3877.5 3877.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1370 3.2e-05 2048 300 1408 524800 103.155 56.107 2341.13 1676.56 4177.12 4177.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1750 6.4e-05 4096 360 2048 277760 72.0895 55.7222 3215.7 1676.66 5020.28 5020.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1590 6.4e-05 4096 180 2368 293120 46.3892 55.7281 3522.22 1677.07 5301.5 5301.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1090 0.000512 4096 80 704 36320 6.63469 73.3487 209.592 289.626 289.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 440 3.2e-05 2048 130 640 209920 216.729 56.0951 825.438 1677.04 2775.53 2775.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 480 0.000512 512 90 512 20480 2.31066 0.927744 5.78483 49.9348 59.1149 59.2527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 360 0.000128 4096 95 2176 54400 59.2981 28.371 568.185 838.808 1494.8 1494.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 380 3.2e-05 1024 115 448 143360 118.575 26.9568 213.069 838.517 1197.34 1197.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1350 0.001024 1024 80 192 18480 0.776544 2.88352 51.2473 54.9515 55.0008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 970 3.2e-05 2048 280 1344 450560 129.857 56.0711 1224.62 1676.83 3087.56 3087.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1370 3.2e-05 2048 300 1408 524800 102.973 56.0374 1426.94 1676.8 3262.92 3263.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1750 6.4e-05 4096 360 2048 277760 71.9324 55.682 2611.2 1677.01 4415.94 4416.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1590 6.4e-05 4096 180 2368 292960 46.2561 55.6667 2137.72 1677.16 3916.88 3916.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1090 0.000512 4096 80 704 36240 6.6304 60.1792 209.364 276.225 276.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 440 3.2e-05 2048 130 640 207360 217.218 55.9329 792.959 1669.94 2736.27 2736.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 480 0.000512 512 90 512 19200 2.37574 0.928896 4.34282 49.9616 57.7657 57.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 360 0.000128 4096 95 2176 53760 59.394 28.3676 504.184 835.527 1427.6 1427.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 380 3.2e-05 1024 115 448 138240 119.136 26.8942 194.747 835.077 1176.07 1176.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1350 0.001024 1024 80 192 18480 0.76896 2.21293 51.299 54.3237 54.3739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 970 3.2e-05 2048 280 1344 449280 129.875 55.9869 1011.14 1669.94 2867.14 2867.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1370 3.2e-05 2048 300 1408 524160 103.173 56.0599 1179.4 1675.1 3013.89 3014.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1750 6.4e-05 4096 360 2048 277440 72.132 55.7098 2357.44 1675.4 4160.81 4160.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1590 6.4e-05 4096 180 2368 292800 46.3811 55.7061 1773 1681.13 3556.3 3556.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1090 0.000512 4096 80 704 36160 6.60982 51.8857 208.991 267.534 267.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 440 3.2e-05 2048 130 640 204800 218.121 55.9766 804.301 1675.65 2754.27 2754.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 480 0.000512 512 90 512 20480 2.3183 0.927744 4.3529 49.9634 57.7188 57.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 360 0.000128 4096 95 2176 52480 59.0688 28.2706 534.187 831.684 1453.35 1453.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 380 3.2e-05 1024 115 448 143360 118.419 26.8856 208.675 837.93 1192.13 1192.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1350 0.001024 1024 80 192 18400 0.761856 2.21408 51.2249 54.2436 54.3006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 970 3.2e-05 2048 280 1344 450560 129.656 56.0152 871.812 1675.67 2733.35 2733.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1370 3.2e-05 2048 300 1408 524800 102.757 55.9754 1254.78 1675.96 3089.64 3089.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1750 6.4e-05 4096 360 2048 277760 71.7763 55.6007 2170.45 1676.07 3974.01 3974.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1590 6.4e-05 4096 180 2368 292800 46.1394 55.5766 1522.63 1676.11 3300.53 3300.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1090 0.000512 4096 80 704 36200 6.63738 47.7204 209.416 263.825 263.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 440 3.2e-05 2048 130 640 192000 218.079 55.1766 776.89 1648.33 2698.7 2698.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 480 0.000512 512 90 512 19200 2.37664 0.92816 3.97946 49.9942 57.4373 57.5754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 360 0.000128 4096 95 2176 52800 59.5147 28.3577 519.061 833.697 1440.76 1440.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 380 3.2e-05 1024 115 448 128000 118.941 26.5046 190.399 824.322 1160.39 1160.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1350 0.001024 1024 80 192 18400 0.74704 2.06848 51.2758 54.1361 54.1922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 970 3.2e-05 2048 280 1344 448000 129.599 55.782 795.484 1665.49 2646.55 2646.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1370 3.2e-05 2048 300 1408 521600 103.632 56.0845 1167.18 1676.4 3003.47 3003.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1750 6.4e-05 4096 360 2048 276800 72.2096 55.6954 5787.28 1674.59 7589.9 7590.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1590 6.4e-05 4096 180 2368 292400 46.3939 55.6951 1399.83 1674.76 3176.76 3176.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1090 0.000512 4096 80 704 36384 6.63968 109.237 209.589 325.52 325.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 440 3.2e-05 2048 130 640 208896 216.61 56.1372 671.794 1672.61 2617.37 2617.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 480 0.000512 512 90 512 19968 2.32691 0.928256 8.23437 49.8873 61.5369 61.6649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 360 0.000128 4096 95 2176 54144 59.2372 28.347 661.767 836.784 1586.27 1586.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 380 3.2e-05 1024 115 448 141312 118.84 26.897 176.326 836.404 1158.71 1158.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1350 0.001024 1024 80 192 18528 0.76128 4.30445 51.2446 56.3513 56.4182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 970 3.2e-05 2048 280 1344 450048 129.739 55.9946 1853.36 1672.6 3711.89 3712.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1370 3.2e-05 2048 300 1408 524544 102.972 56.0197 2160.87 1674.66 3994.69 3994.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1750 6.4e-05 4096 360 2048 277824 71.9042 55.651 2961.2 1677.8 4766.67 4766.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1590 6.4e-05 4096 180 2368 293088 46.2438 55.6448 3242.28 1682.29 5026.53 5026.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1090 0.000512 4096 80 704 36288 6.63843 68.8271 209.334 284.852 284.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 440 3.2e-05 2048 130 640 202752 217.067 55.9082 604.634 1664.6 2542.43 2542.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 480 0.000512 512 90 512 19968 2.32496 0.929248 5.48374 49.9242 58.8169 58.9496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 360 0.000128 4096 95 2176 53760 59.2283 28.3277 415.38 836.828 1339.89 1340.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 380 3.2e-05 1024 115 448 135168 118.877 26.7244 160.391 832.353 1138.58 1138.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1350 0.001024 1024 80 192 18432 0.745472 2.70634 51.1877 54.6824 54.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 970 3.2e-05 2048 280 1344 448512 129.768 55.958 1159.69 1672.97 3018.57 3018.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1370 3.2e-05 2048 300 1408 523776 102.755 55.8988 1355.2 1672.74 3186.76 3186.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1750 6.4e-05 4096 360 2048 277632 71.7656 55.5969 1859.16 1675.04 3661.66 3661.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1590 6.4e-05 4096 180 2368 292992 46.1624 55.5931 2033.87 1676.16 3811.86 3811.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1090 0.000512 4096 80 704 36288 6.64138 56.2543 209.586 272.532 272.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 440 3.2e-05 2048 130 640 202752 216.122 55.486 587.722 1656.36 2515.9 2516.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 480 0.000512 512 90 512 18432 2.28102 0.88064 4.24291 47.8881 55.443 55.5724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 360 0.000128 4096 95 2176 52992 59.3097 28.3563 340.049 835.008 1262.86 1262.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 380 3.2e-05 1024 115 448 129024 119.319 26.5851 170.934 828.277 1145.33 1145.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1350 0.001024 1024 80 192 18432 0.749568 2.19955 51.2466 54.2379 54.2871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 970 3.2e-05 2048 280 1344 446976 129.765 55.8898 950.539 1668.71 2805.09 2805.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1370 3.2e-05 2048 300 1408 523008 103.192 56.1069 1111.47 1674.86 2945.78 2945.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1750 6.4e-05 4096 360 2048 277632 71.9117 55.6523 1530.63 1675.47 3333.77 3333.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1590 6.4e-05 4096 180 2368 292896 46.2236 55.6477 1676.6 1675.23 3453.78 3453.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1090 0.000512 4096 80 704 36096 6.60573 51.0218 209.016 266.693 266.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 440 3.2e-05 2048 130 640 196608 216.677 55.0646 676.236 1649.83 2598.02 2598.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 480 0.000512 512 90 512 18432 2.28237 0.886112 4.04032 47.9379 55.3042 55.4392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 360 0.000128 4096 95 2176 52224 59.3341 28.2931 413.682 834.026 1335.46 1335.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 380 3.2e-05 1024 115 448 122880 119.623 26.4663 159.378 825.029 1130.71 1130.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1350 0.001024 1024 80 192 18240 0.76304 2.09722 50.0214 52.9247 52.9715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 970 3.2e-05 2048 280 1344 442368 129.98 55.6503 830.317 1667.09 2683.22 2683.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1370 3.2e-05 2048 300 1408 522240 103.133 55.9104 977.462 1674.57 2811.23 2811.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1750 6.4e-05 4096 360 2048 277248 71.9372 55.5957 1999.03 1675.07 3801.76 3801.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1590 6.4e-05 4096 180 2368 292608 46.2438 55.5953 1477.98 1677.13 3257.02 3257.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1090 0.000512 4096 80 704 36000 6.58637 44.5495 208.564 259.75 259.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 440 3.2e-05 2048 130 640 199680 216.048 55.1126 687.522 1648.59 2607.49 2607.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 480 0.000512 512 90 512 19200 2.38442 0.930368 3.56906 50.0167 57.0582 57.1946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 360 0.000128 4096 95 2176 53760 59.2225 28.3548 398.462 835.543 1321.72 1321.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 380 3.2e-05 1024 115 448 122880 119.725 26.495 159.491 824.317 1130.24 1130.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1350 0.001024 1024 80 192 18240 0.761856 1.87187 50.0649 52.7424 52.7916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 970 3.2e-05 2048 280 1344 445440 130.152 55.979 741.174 1669.76 2597.26 2597.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1370 3.2e-05 2048 300 1408 522240 102.793 55.8838 868.476 1669.08 2696.4 2696.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1750 6.4e-05 4096 360 2048 277440 71.9327 55.6585 1872.26 1674.79 3674.76 3674.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1590 6.4e-05 4096 180 2368 292320 46.2538 55.6485 1307.48 1674.77 3084.23 3084.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1090 0.000512 4096 80 704 36344 6.6287 103.433 209.589 319.702 319.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 440 3.2e-05 2048 130 640 207872 217.247 56.0574 627.953 1674 2575.47 2575.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 480 0.000512 512 90 512 20608 2.31578 0.93184 8.08237 50.0048 61.491 61.6202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 360 0.000128 4096 95 2176 54208 59.4465 28.3877 627.356 837.298 1552.62 1552.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 64 380 3.2e-05 1024 115 448 143360 118.813 26.9246 157.743 837.159 1140.87 1141.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1350 0.001024 1024 80 192 18536 0.759808 3.8521 51.2917 55.9458 56.0055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 970 3.2e-05 2048 280 1344 449792 130.082 56.0779 1736.76 1674.74 3597.85 3598.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1370 3.2e-05 2048 300 1408 525056 103.171 56.1525 2026.5 1676.46 3862.44 3862.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1750 6.4e-05 4096 360 2048 277760 72.0756 55.7116 2779.36 1676.77 4584.02 4584.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1590 6.4e-05 4096 180 2368 293104 46.3814 55.7041 3047.4 1677.12 4826.7 4826.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1090 0.000512 4096 80 704 36288 6.63142 65.8241 209.407 281.914 281.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 440 3.2e-05 2048 130 640 207872 217.174 55.9958 573.453 1672.74 2519.58 2519.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 480 0.000512 512 90 512 19712 2.29216 0.904576 4.8713 49.423 57.6517 57.7812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 360 0.000128 4096 95 2176 53760 59.3651 28.3546 400.091 836.9 1324.84 1324.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 64 380 3.2e-05 1024 115 448 143360 118.67 26.8982 158.912 836.485 1141.2 1141.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1350 0.001024 1024 80 192 18480 0.756736 2.63168 51.2719 54.7039 54.7701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 970 3.2e-05 2048 280 1344 448000 130.143 55.9804 1107.47 1672.74 2966.52 2966.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1370 3.2e-05 2048 300 1408 523264 103.033 56.1109 1287.77 1672.72 3119.79 3119.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1750 6.4e-05 4096 360 2048 277760 71.903 55.6441 1789.49 1675.42 3592.56 3592.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1590 6.4e-05 4096 180 2368 292992 46.2396 55.6472 1958.94 1677.71 3738.61 3738.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1090 0.000512 4096 80 704 36120 6.60374 55.0759 209.016 270.744 270.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 440 3.2e-05 2048 130 640 204288 218.607 56.0393 558.61 1674.53 2508.01 2508.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 480 0.000512 512 90 512 18816 2.33606 0.905664 4.37853 49.4852 57.2655 57.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 360 0.000128 4096 95 2176 53760 59.5389 28.3855 340.809 838.042 1266.91 1267.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 64 380 3.2e-05 1024 115 448 139776 119.302 26.9267 154.046 837.395 1137.9 1138.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1350 0.001024 1024 80 192 18312 0.755712 2.07462 50.0908 52.9641 53.0309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 970 3.2e-05 2048 280 1344 446208 130.552 56.0756 935.703 1674.55 2797.07 2797.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1370 3.2e-05 2048 300 1408 524160 103.054 56.1565 1096.18 1674.55 2930.1 2930.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1750 6.4e-05 4096 360 2048 276864 72.246 55.7156 1510.28 1674.98 3313.33 3313.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1590 6.4e-05 4096 180 2368 292656 46.3585 55.7138 1651.59 1679 3432.74 3432.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1090 0.000512 4096 80 704 36064 6.60557 49.7374 208.826 265.219 265.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 440 3.2e-05 2048 130 640 200704 216 55.2251 527.915 1653.93 2453.29 2453.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 480 0.000512 512 90 512 17920 2.23421 0.84992 3.66224 47.2528 54.1524 54.2806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 360 0.000128 4096 95 2176 53760 59.2751 28.3244 298.715 837.543 1223.98 1224.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 380 3.2e-05 1024 115 448 129024 119.007 26.5201 138.912 827.056 1111.71 1111.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1350 0.001024 1024 80 192 18368 0.751616 1.94 51.2716 54.0061 54.0694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 970 3.2e-05 2048 280 1344 444416 130.609 55.9556 819.302 1673.27 2679.32 2679.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1370 3.2e-05 2048 300 1408 523264 102.849 56.1002 960.096 1673.19 2792.39 2792.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1750 6.4e-05 4096 360 2048 276864 71.8135 55.5971 1327.68 1678.66 3133.85 3133.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1590 6.4e-05 4096 180 2368 292992 46.1692 55.5792 1454.13 1678.23 3234.18 3234.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1090 0.000512 4096 80 704 36120 6.63584 42.6294 209.414 258.73 258.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 440 3.2e-05 2048 130 640 179200 220.074 54.8772 473.458 1634.78 2383.41 2383.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 480 0.000512 512 90 512 17920 2.24614 0.859808 3.47427 47.2852 54.0274 54.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 360 0.000128 4096 95 2176 51520 59.509 28.338 255.959 830.593 1174.53 1174.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 380 3.2e-05 1024 115 448 125440 118.229 26.5646 149.661 818.115 1112.78 1112.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1350 0.001024 1024 80 192 18200 0.742272 1.61482 50.0664 52.4685 52.5173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 970 3.2e-05 2048 280 1344 439040 130.165 55.5294 718.985 1658.79 2563.65 2563.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1370 3.2e-05 2048 300 1408 519680 103.651 55.9864 845.784 1672.6 2678.18 2678.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1750 6.4e-05 4096 360 2048 276640 72.1148 55.6912 1192.56 1671.7 2992.18 2992.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1590 6.4e-05 4096 180 2368 292320 46.3384 55.6974 1304.03 1674.5 3080.64 3080.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1090 0.000512 4096 80 704 36352 6.62454 101.763 209.508 317.945 318.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 440 3.2e-05 2048 130 640 208896 216.554 55.8574 595.738 1669.93 2538.3 2538.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 480 0.000512 512 90 512 20480 2.34909 0.940032 7.7951 51.2938 62.5299 62.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 360 0.000128 4096 95 2176 54272 59.2592 28.3381 621.42 838.032 1547.18 1547.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 64 380 3.2e-05 1024 115 448 139264 118.959 27.0181 144.338 835.386 1125.91 1126.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1350 0.001024 1024 80 192 18496 0.753312 3.81747 51.2224 55.8351 55.8937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 970 3.2e-05 2048 280 1344 450560 129.86 55.9882 1724.29 1675.39 3585.73 3585.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1370 3.2e-05 2048 300 1408 524288 103.041 56.0005 2003.96 1675.4 3838.57 3838.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1750 6.4e-05 4096 360 2048 277760 71.8495 55.5978 2766.71 1677.49 4571.75 4571.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1590 6.4e-05 4096 180 2368 292992 46.2418 55.6093 3035.95 1675.54 4813.43 4813.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1090 0.000512 4096 80 704 36224 6.6233 68.1554 209.361 284.188 284.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 440 3.2e-05 2048 130 640 204800 217.597 55.9166 543.605 1671.69 2489.02 2489.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 480 0.000512 512 90 512 20480 2.35104 0.940032 5.23654 51.362 60.0435 60.1707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 360 0.000128 4096 95 2176 53248 59.2722 28.3255 417.196 836.447 1341.37 1341.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 64 380 3.2e-05 1024 115 448 139264 119.02 26.8304 137.459 835.952 1119.49 1119.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1350 0.001024 1024 80 192 18432 0.751392 2.74048 51.2527 54.788 54.8439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 970 3.2e-05 2048 280 1344 446464 130.026 55.8817 1156.4 1672.39 3014.89 3015.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1370 3.2e-05 2048 300 1408 524288 103.011 56.0767 1351 1680.65 3190.9 3191.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1750 6.4e-05 4096 360 2048 277504 71.8348 55.6065 1872.18 1677.5 3677.23 3677.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1590 6.4e-05 4096 180 2368 292864 46.2267 55.6137 2055.39 1677.62 3834.92 3834.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1090 0.000512 4096 80 704 36096 6.6089 56.878 208.766 272.302 272.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 440 3.2e-05 2048 130 640 196608 216.457 55.1343 503.807 1647.91 2423.52 2423.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 480 0.000512 512 90 512 18432 2.28736 0.885344 4.48448 47.9083 55.7194 55.8503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 360 0.000128 4096 95 2176 52224 59.3374 28.2862 338.166 833.038 1258.96 1259.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 64 380 3.2e-05 1024 115 448 122880 119.73 26.4417 119.741 824.729 1090.85 1091.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1350 0.001024 1024 80 192 18240 0.740224 2.37126 49.9967 53.1515 53.2108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 970 3.2e-05 2048 280 1344 442368 129.963 55.6322 952.12 1664.39 2802.29 2802.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1370 3.2e-05 2048 300 1408 522240 103.144 55.9498 1118.17 1672.64 2950.07 2950.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1750 6.4e-05 4096 360 2048 277248 71.8456 55.5962 1551.14 1675.25 3353.94 3354.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1590 6.4e-05 4096 180 2368 292608 46.2193 55.6002 1713.34 1675.15 3490.39 3490.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1090 0.000512 4096 80 704 36096 6.62678 51.7917 209.394 267.862 267.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 440 3.2e-05 2048 130 640 196608 220.179 56.1127 501.451 1670.44 2448.41 2448.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 480 0.000512 512 90 512 16384 2.37229 0.886784 3.73677 47.9588 55.115 55.2487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 360 0.000128 4096 95 2176 53248 59.3251 28.3181 318.624 836.317 1242.72 1242.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 64 380 3.2e-05 1024 115 448 131072 120.418 26.8255 134.445 835.326 1117.26 1117.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1350 0.001024 1024 80 192 18176 0.75376 2.28563 50.0021 53.0847 53.1549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 970 3.2e-05 2048 280 1344 442368 130.959 55.9473 875.821 1670.43 2733.35 2733.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1370 3.2e-05 2048 300 1408 520192 103.239 55.8834 1023.84 1670.43 2853.55 2853.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1750 6.4e-05 4096 360 2048 276480 71.8385 55.5509 1426.2 1674.78 3228.49 3228.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1590 6.4e-05 4096 180 2368 292352 46.217 55.5883 1573.27 1676.21 3351.36 3351.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1090 0.000512 4096 80 704 35840 6.56685 48.7629 208.28 263.66 263.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 440 3.2e-05 2048 130 640 184320 220.745 55.0293 463.493 1649.83 2389.32 2389.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 480 0.000512 512 90 512 15360 2.34432 0.856448 3.59373 47.3331 54.2881 54.4188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 360 0.000128 4096 95 2176 51200 59.0077 28.2358 284.66 826.281 1198.32 1198.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 380 3.2e-05 1024 115 448 122880 119.808 26.4458 124.647 825.166 1096.3 1096.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1350 0.001024 1024 80 192 18240 0.74752 2.05722 51.2431 54.0918 54.1559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 970 3.2e-05 2048 280 1344 450560 129.775 56.0079 822.452 1677.32 2685.75 2685.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1370 3.2e-05 2048 300 1408 522240 103.314 56.0655 945.175 1677.69 2782.41 2782.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1750 6.4e-05 4096 360 2048 276480 71.8102 55.5315 1316.22 1671.29 3114.96 3115.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1590 6.4e-05 4096 180 2368 291840 46.25 55.5846 1450.55 1674.69 3227.16 3227.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1090 0.000512 4096 80 704 35712 6.55638 46.399 207.79 260.795 260.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 440 3.2e-05 2048 130 640 196608 216.444 55.1411 490.848 1648.81 2411.45 2411.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 480 0.000512 512 90 512 18432 2.29517 0.887744 4.04864 49.0888 56.4783 56.6067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 360 0.000128 4096 95 2176 49152 59.3209 28.2212 260.117 826.035 1173.83 1173.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 380 3.2e-05 1024 115 448 122880 119.853 26.4397 136.849 824.509 1107.88 1108.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1350 0.001024 1024 80 192 18048 0.746016 2.2184 50.0019 53.0102 53.0579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 970 3.2e-05 2048 280 1344 430080 130.813 55.2013 747.006 1649.55 2582.76 2582.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1370 3.2e-05 2048 300 1408 516096 103.087 55.7487 888.34 1665.28 2712.62 2712.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1750 6.4e-05 4096 360 2048 276480 71.8426 55.5782 1248.77 1674.5 3050.8 3050.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1590 6.4e-05 4096 180 2368 291840 46.196 55.5889 1376.03 1674.46 3152.36 3152.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1090 0.000512 4096 80 768 36192 6.62938 96.2829 209.805 312.768 312.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 440 3.2e-05 2048 130 640 204800 219.869 56.382 800.235 1676.44 2753.15 2753.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 480 0.000512 512 90 512 12800 2.66058 0.939392 5.25238 51.2902 60.3018 60.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 360 0.000128 4096 95 2176 53248 59.6234 28.3637 1022.62 838.642 1949.39 1949.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 380 3.2e-05 1024 115 512 138240 119.859 26.9286 233.033 838.368 1218.4 1218.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1350 0.001024 1024 80 256 18288 0.761792 6.38618 51.3106 58.5026 58.5604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 970 3.2e-05 2048 280 1408 447488 131.406 56.0354 2849.37 1677.51 4714.53 4714.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1370 3.2e-05 2048 300 1408 523520 104.145 56.0549 3203.53 1694.64 5058.54 5058.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1750 6.4e-05 4096 360 2048 278016 72.1394 55.6667 4606.87 1677.26 6412.04 6412.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1590 6.4e-05 4096 180 2432 292800 46.4558 55.6629 5025.15 1677.42 6804.77 6804.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1090 0.000512 4096 80 768 36160 6.63578 112.363 209.575 328.624 328.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 440 3.2e-05 2048 130 640 204800 218.735 56.0491 682.282 1675.32 2632.6 2632.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 480 0.000512 512 90 512 12800 2.66768 0.940864 5.21952 51.279 60.2596 60.3934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 360 0.000128 4096 95 2176 53248 59.408 28.3439 698.128 837.865 1623.88 1624.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 380 3.2e-05 1024 115 512 137216 119.944 26.8776 190.159 837.757 1174.95 1175.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1350 0.001024 1024 80 256 18272 0.763616 4.84365 51.2883 56.9381 56.9977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 970 3.2e-05 2048 280 1408 447488 130.075 56.0333 1725.08 1676.09 3587.47 3587.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1370 3.2e-05 2048 300 1408 523264 102.983 56.021 1956.3 1679.53 3795 3795.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1750 6.4e-05 4096 360 2048 278016 71.8241 55.6057 3012.93 1676.17 4816.64 4816.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1590 6.4e-05 4096 180 2432 292736 46.166 55.5825 3015.82 1696.83 4814.47 4814.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1090 0.000512 4096 80 768 36096 6.63158 69.0644 209.412 285.158 285.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 440 3.2e-05 2048 130 640 200704 219.564 55.8522 655.621 1669.95 2601.21 2601.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 480 0.000512 512 90 512 12288 2.6832 0.939584 3.50771 51.2946 58.5814 58.7162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 360 0.000128 4096 95 2176 53248 59.5311 28.34 535.941 838.071 1462.02 1462.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 380 3.2e-05 1024 115 512 135168 119.948 26.8268 187.685 835.083 1169.76 1169.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1350 0.001024 1024 80 256 18240 0.75456 3.26998 51.2886 55.355 55.4148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 970 3.2e-05 2048 280 1408 446464 130.368 56.0068 1112.42 1676.48 2975.47 2975.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1370 3.2e-05 2048 300 1408 523264 103.238 56.0451 1424.36 1675.43 3259.24 3259.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1750 6.4e-05 4096 360 2048 277760 71.9524 55.6296 2219.45 1675.58 4022.72 4022.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1590 6.4e-05 4096 180 2432 292608 46.2014 55.5896 1940.49 1680.22 3722.58 3722.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1090 0.000512 4096 80 768 36096 6.64282 57.26 209.73 273.684 273.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 440 3.2e-05 2048 130 640 196608 219.607 55.7056 636.795 1665.71 2578.05 2578.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 480 0.000512 512 90 512 12288 2.65677 0.928512 2.92429 49.9447 56.6103 56.7559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 360 0.000128 4096 95 2176 52992 59.4563 28.344 482.361 837.443 1407.74 1407.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 380 3.2e-05 1024 115 512 129024 120.349 27.6705 178.332 832.958 1159.53 1159.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1350 0.001024 1024 80 256 18144 0.747968 2.67002 51.2217 54.6839 54.7451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 970 3.2e-05 2048 280 1408 445440 130.277 56.0872 912.359 1673.96 2772.88 2773.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1370 3.2e-05 2048 300 1408 522240 103.069 55.9031 1209.03 1677.5 3045.67 3045.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1750 6.4e-05 4096 360 2048 277632 71.9644 55.6237 4545.1 1676.26 6349.06 6349.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1590 6.4e-05 4096 180 2432 292608 46.1537 55.5946 1605.18 1679.79 3386.8 3386.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1090 0.000512 4096 80 768 35968 6.61504 50.2292 209.259 266.152 266.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 440 3.2e-05 2048 130 640 196608 221.484 55.8633 654.75 1671.63 2603.95 2604.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 480 0.000512 512 90 512 12288 2.69677 0.941504 2.92074 51.364 58.0853 58.2226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 360 0.000128 4096 95 2176 52224 59.5207 28.323 449.177 836.401 1373.55 1373.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 380 3.2e-05 1024 115 512 131072 120.586 26.8227 182.522 835.927 1166.08 1166.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1350 0.001024 1024 80 256 18176 0.755168 2.62144 51.3146 54.7331 54.7922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 970 3.2e-05 2048 280 1408 442368 130.904 55.9092 812.562 1673.18 2672.74 2672.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1370 3.2e-05 2048 300 1408 522240 103.333 56.1222 1108.37 1677.12 2945.12 2945.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1750 6.4e-05 4096 360 2048 277504 72.0753 55.5795 4531.32 1677.45 6336.55 6336.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1590 6.4e-05 4096 180 2432 292608 46.2044 55.5868 1433.55 1678.08 3213.5 3213.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1090 0.000512 4096 80 768 36000 6.63331 46.0876 209.575 262.344 262.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 440 3.2e-05 2048 130 640 204800 219.047 56.0045 681.092 1677.03 2633.4 2633.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 480 0.000512 512 90 512 10240 2.75046 0.929792 2.45795 49.9925 56.2857 56.4227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 360 0.000128 4096 95 2176 51200 59.4119 28.277 426.657 832.351 1346.83 1346.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 380 3.2e-05 1024 115 512 133120 120.45 26.8894 183.772 838.676 1170.01 1170.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1350 0.001024 1024 80 256 18080 0.759808 2.4047 51.2205 54.4283 54.4879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 970 3.2e-05 2048 280 1408 445440 130.581 55.9725 752.342 1677.03 2616.12 2616.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1370 3.2e-05 2048 300 1408 522240 103.234 56.0271 1042.05 1677.01 2878.49 2878.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1750 6.4e-05 4096 360 2048 277760 71.9807 55.5884 4542.82 1677.44 6347.94 6348.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1590 6.4e-05 4096 180 2432 292480 46.1681 55.5823 1319.46 1677.91 3099.2 3099.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1090 0.000512 4096 80 768 35904 6.61024 43.3733 209.088 259.122 259.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 440 3.2e-05 2048 130 640 184320 221.63 55.3171 606.606 1648.51 2532.3 2532.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 480 0.000512 512 90 512 9216 2.67053 0.884384 2.34989 47.9278 53.991 54.1348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 360 0.000128 4096 95 2176 52224 59.4826 28.3338 956.862 833.339 1878.16 1878.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 380 3.2e-05 1024 115 512 122880 119.804 26.4374 169.651 824.432 1140.55 1140.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1350 0.001024 1024 80 256 18048 0.745408 1.99674 51.2033 53.9873 54.0447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 970 3.2e-05 2048 280 1408 442368 130.384 55.736 2224.69 1665.22 4076.24 4076.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1370 3.2e-05 2048 300 1408 522240 103.245 55.9309 1084.26 1673.21 2916.82 2916.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1750 6.4e-05 4096 360 2048 277248 72.1408 55.5909 4523.07 1673.73 6324.64 6324.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1590 6.4e-05 4096 180 2432 292224 46.2287 55.5938 1220.88 1675.88 2998.67 2998.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1090 0.000512 4096 80 768 35840 6.61357 44.4727 208.879 260.016 260.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 440 3.2e-05 2048 130 640 186368 221.563 55.2137 618.756 1653.82 2549.58 2549.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 480 0.000512 512 90 512 7168 2.68358 0.851744 2.2096 47.2529 53.1531 53.2973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 360 0.000128 4096 95 2176 51968 59.7703 28.3345 954.275 837.501 1880.02 1880.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 380 3.2e-05 1024 115 512 129024 119.214 26.5237 177.953 827.011 1150.93 1151.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1350 0.001024 1024 80 256 17920 0.750272 2.18886 50.0204 53.0034 53.0621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 970 3.2e-05 2048 280 1408 444416 130.951 55.9814 2224.11 1673.15 4084.38 4084.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1370 3.2e-05 2048 300 1408 519680 103.573 55.9488 1038.17 1673.08 2870.94 2871.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1750 6.4e-05 4096 360 2048 276864 72.0096 55.5787 4526.73 1676.17 6330.6 6330.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1590 6.4e-05 4096 180 2432 292544 46.2948 55.5909 4754.28 1676.12 6532.36 6532.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1090 0.000512 4096 80 768 35840 6.61725 39.4863 209.209 255.364 255.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 440 3.2e-05 2048 130 640 196608 221.1 56 651.475 1671.62 2600.42 2600.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 480 0.000512 512 90 512 8192 2.7191 0.886784 2.38416 47.9698 54.1183 54.2556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 360 0.000128 4096 95 2176 51200 59.8372 28.3169 934.958 836.914 1860.16 1860.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 380 3.2e-05 1024 115 512 131072 120.532 26.8602 182.143 835.962 1165.71 1165.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1350 0.001024 1024 80 256 17920 0.753664 2.36202 50.0842 53.2427 53.3027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 970 3.2e-05 2048 280 1408 442368 131.432 55.8981 2198.64 1673.48 4059.63 4059.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1370 3.2e-05 2048 300 1408 520192 103.354 55.9279 1003.85 1675.88 2839.19 2839.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1750 6.4e-05 4096 360 2048 276480 72.0925 55.5551 4503.93 1672.51 6304.2 6304.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1590 6.4e-05 4096 180 2432 291840 46.3708 55.579 4732.01 1691.35 6525.39 6525.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1090 0.000512 4096 80 720 36064 6.62218 35.8668 209.17 251.708 251.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 440 3.2e-05 2048 130 600 215040 212.916 55.2753 682.458 1654.11 2604.99 2605.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 480 0.000512 512 90 540 14336 2.38515 0.853056 3.81565 47.2426 54.4473 54.5859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 360 0.000128 4096 95 2220 51968 59.8 28.3525 943.684 837.666 1869.64 1869.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 380 3.2e-05 1024 115 420 129024 119.122 26.5172 140.7 827.352 1113.91 1114.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1350 0.001024 1024 80 180 18368 0.748928 5.2695 51.1898 57.2489 57.3091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 970 3.2e-05 2048 280 1320 451584 130.415 56.0787 2618.5 1673.34 4478.53 4478.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1370 3.2e-05 2048 300 1440 526848 103.177 56.0189 3140.31 1673.42 4973.1 4973.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1750 6.4e-05 4096 360 2100 276864 72.0537 55.5883 4518.14 1673.95 6319.84 6319.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1590 6.4e-05 4096 180 2340 292992 46.355 55.5852 4744.53 1683.1 6529.66 6529.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1090 0.000512 4096 80 704 36064 6.60394 34.8982 208.819 250.37 250.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 440 3.2e-05 2048 130 640 200704 217.285 55.2653 632.348 1657.38 2562.51 2562.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 480 0.000512 512 90 512 17920 2.2345 0.853312 3.67747 47.2524 54.1843 54.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 360 0.000128 4096 95 2176 53760 59.5219 28.3235 948.592 837.529 1874.09 1874.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 380 3.2e-05 1024 115 448 129024 119.304 26.5268 139.921 827.1 1113.06 1113.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1350 0.001024 1024 80 192 18368 0.755424 5.21427 51.2716 57.2839 57.3399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 970 3.2e-05 2048 280 1344 444416 131.722 55.9411 2480.16 1673.1 4341.11 4341.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1370 3.2e-05 2048 300 1408 523264 103.759 56.0955 2936.63 1673.21 4769.86 4770.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1750 6.4e-05 4096 360 2048 276864 72.0876 55.5876 4317.01 1673.8 6118.59 6118.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1590 6.4e-05 4096 180 2368 292992 46.3232 55.5754 4707.55 1676.18 6485.7 6485.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1090 0.000512 4096 80 700 36120 6.61827 35.1192 209.293 251.082 251.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 440 3.2e-05 2048 130 600 215040 210.527 54.7453 658.208 1634.44 2558.15 2558.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 480 0.000512 512 90 550 17920 2.23978 0.85712 3.92118 47.2793 54.4531 54.5938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 360 0.000128 4096 95 2200 49280 60.2084 28.3294 895.094 830.418 1814.19 1814.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 380 3.2e-05 1024 115 450 125440 118.632 26.3237 138.199 817.454 1100.83 1101.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1350 0.001024 1024 80 200 18200 0.745024 5.81837 51.1617 57.7698 57.8294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 970 3.2e-05 2048 280 1300 448000 129.741 55.6029 2576.31 1676.82 4438.68 4438.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1370 3.2e-05 2048 300 1400 524160 103.828 56.0717 3063.34 1670.58 4894 4894.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1750 6.4e-05 4096 360 2050 276640 72.3953 55.7003 4436.72 1671.26 6236.18 6236.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1590 6.4e-05 4096 180 2350 292880 46.5818 55.7036 4768 1674.15 6544.52 6544.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1090 0.000512 4096 80 672 36120 6.59251 33.5053 208.925 249.073 249.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 440 3.2e-05 2048 130 624 215040 210.262 54.8044 702.456 1635.94 2603.68 2603.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 480 0.000512 512 90 528 17920 2.23987 0.856352 4.27936 47.3009 54.8307 54.9724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 360 0.000128 4096 95 2208 51520 59.8288 28.3136 932.969 831.187 1852.43 1852.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 380 3.2e-05 1024 115 432 125440 118.607 26.3207 137.968 818.062 1101.18 1101.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1350 0.001024 1024 80 192 18200 0.744256 5.77286 50.0861 56.6461 56.7045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 970 3.2e-05 2048 280 1296 439040 131.241 55.5274 2517.85 1659.96 4364.77 4364.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1370 3.2e-05 2048 300 1392 528640 103.118 55.9903 3118.82 1672.23 4950.33 4950.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1750 6.4e-05 4096 360 2064 277760 72.5515 55.6933 4431.13 1691.99 6251.48 6251.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1590 6.4e-05 4096 180 2352 292320 46.5698 55.6945 4781.41 1675.83 6559.59 6559.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1090 0.000512 4096 80 672 36352 6.63302 37.9556 209.191 253.831 253.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 440 3.2e-05 2048 130 608 229376 211.771 55.8532 680.096 1669.89 2617.84 2618.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 480 0.000512 512 90 512 22528 2.2649 0.940032 5.32234 51.3341 60.0169 60.1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 360 0.000128 4096 95 2176 54272 59.4994 28.3107 950.569 835.524 1874.04 1874.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 380 3.2e-05 1024 115 416 147456 118.177 26.831 150.568 835.044 1130.83 1131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1350 0.001024 1024 80 160 18560 0.7536 4.79165 51.1887 56.7755 56.8336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 970 3.2e-05 2048 280 1312 454656 129.737 55.8886 2548.03 1669.94 4403.78 4403.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1370 3.2e-05 2048 300 1408 530432 103.251 56.0012 3015.31 1675.41 4850.14 4850.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1750 6.4e-05 4096 360 2048 279040 72.2202 55.5796 4338.63 1675.81 6142.35 6142.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1590 6.4e-05 4096 180 2368 293376 46.4298 55.5908 4696.41 1675.79 6474.31 6474.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1090 0.000512 4096 80 672 36000 6.62864 58.9227 209.36 274.961 275.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 440 3.2e-05 2048 130 608 215040 212.923 55.2161 862.943 1650.22 2781.52 2781.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 480 0.000512 512 90 512 23040 2.2272 0.935904 5.38934 51.2515 59.9606 60.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 360 0.000128 4096 95 2176 49920 59.1563 28.2363 1245.81 831.846 2165.19 2165.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 380 3.2e-05 1024 115 416 122880 119.505 26.4413 166.104 825.199 1137.46 1137.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1350 0.001024 1024 80 160 18240 0.75296 1.90464 51.2537 53.9533 54.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 970 3.2e-05 2048 280 1312 445440 127.549 55.0843 3546.42 1650.2 5379.46 5379.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1370 3.2e-05 2048 300 1408 522240 102.859 55.9949 4310.63 1670.8 6140.44 6140.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1750 6.4e-05 4096 360 2048 276480 71.8391 55.558 6036.9 1672.19 7836.61 7836.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1590 6.4e-05 4096 180 2368 292800 46.1925 55.5848 6609.59 1677.34 8388.78 8388.86
