Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 16:48:41 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1949)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5643)
5. checking no_input_delay (16)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1949)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2_receiver/db_clk/O_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 1802 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5643)
---------------------------------------------------
 There are 5643 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.113        0.000                      0                  212        0.116        0.000                      0                  212        4.500        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.113        0.000                      0                  212        0.116        0.000                      0                  212        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.037ns  (logic 1.732ns (24.613%)  route 5.305ns (75.387%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.624     5.145    vga/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  vga/h_count_reg_reg[4]_rep__2/Q
                         net (fo=64, routed)          2.759     8.323    at/rom_en/addr_reg_reg_rep_i_312_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.299     8.622 r  at/rom_en/addr_reg_reg_rep_i_674/O
                         net (fo=1, routed)           0.000     8.622    at/rom_en/addr_reg_reg_rep_i_674_n_0
    SLICE_X36Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     8.867 r  at/rom_en/addr_reg_reg_rep_i_307/O
                         net (fo=1, routed)           0.000     8.867    at/rom_en/addr_reg_reg_rep_i_307_n_0
    SLICE_X36Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     8.971 r  at/rom_en/addr_reg_reg_rep_i_124/O
                         net (fo=1, routed)           1.277    10.249    at/rom_en/addr_reg_reg_rep_i_124_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.316    10.565 r  at/rom_en/addr_reg_reg_rep_i_41/O
                         net (fo=1, routed)           0.000    10.565    at/rom_en/addr_reg_reg_rep_i_41_n_0
    SLICE_X11Y30         MUXF7 (Prop_muxf7_I1_O)      0.245    10.810 r  at/rom_en/addr_reg_reg_rep_i_17/O
                         net (fo=1, routed)           0.000    10.810    at/rom_en/addr_reg_reg_rep_i_17_n_0
    SLICE_X11Y30         MUXF8 (Prop_muxf8_I0_O)      0.104    10.914 r  at/rom_en/addr_reg_reg_rep_i_5/O
                         net (fo=2, routed)           1.269    12.182    at/rom_en/sel[6]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.758    14.295    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.037ns  (logic 1.732ns (24.613%)  route 5.305ns (75.387%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.624     5.145    vga/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  vga/h_count_reg_reg[4]_rep__2/Q
                         net (fo=64, routed)          2.759     8.323    at/rom_en/addr_reg_reg_rep_i_312_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.299     8.622 r  at/rom_en/addr_reg_reg_rep_i_674/O
                         net (fo=1, routed)           0.000     8.622    at/rom_en/addr_reg_reg_rep_i_674_n_0
    SLICE_X36Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     8.867 r  at/rom_en/addr_reg_reg_rep_i_307/O
                         net (fo=1, routed)           0.000     8.867    at/rom_en/addr_reg_reg_rep_i_307_n_0
    SLICE_X36Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     8.971 r  at/rom_en/addr_reg_reg_rep_i_124/O
                         net (fo=1, routed)           1.277    10.249    at/rom_en/addr_reg_reg_rep_i_124_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.316    10.565 r  at/rom_en/addr_reg_reg_rep_i_41/O
                         net (fo=1, routed)           0.000    10.565    at/rom_en/addr_reg_reg_rep_i_41_n_0
    SLICE_X11Y30         MUXF7 (Prop_muxf7_I1_O)      0.245    10.810 r  at/rom_en/addr_reg_reg_rep_i_17/O
                         net (fo=1, routed)           0.000    10.810    at/rom_en/addr_reg_reg_rep_i_17_n_0
    SLICE_X11Y30         MUXF8 (Prop_muxf8_I0_O)      0.104    10.914 r  at/rom_en/addr_reg_reg_rep_i_5/O
                         net (fo=2, routed)           1.269    12.182    at/rom_en/sel[6]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.758    14.295    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 1.552ns (22.119%)  route 5.465ns (77.881%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.624     5.145    vga/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  vga/h_count_reg_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  vga/h_count_reg_reg[4]_rep__1/Q
                         net (fo=64, routed)          2.780     8.382    at/rom_en/addr_reg_reg_rep_i_280_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.506 r  at/rom_en/addr_reg_reg_rep_i_612/O
                         net (fo=1, routed)           0.000     8.506    at/rom_en/addr_reg_reg_rep_i_612_n_0
    SLICE_X37Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     8.723 r  at/rom_en/addr_reg_reg_rep_i_276/O
                         net (fo=1, routed)           0.000     8.723    at/rom_en/addr_reg_reg_rep_i_276_n_0
    SLICE_X37Y40         MUXF8 (Prop_muxf8_I1_O)      0.094     8.817 r  at/rom_en/addr_reg_reg_rep_i_108/O
                         net (fo=1, routed)           1.391    10.207    at/rom_en/addr_reg_reg_rep_i_108_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.316    10.523 r  at/rom_en/addr_reg_reg_rep_i_37/O
                         net (fo=1, routed)           0.000    10.523    at/rom_en/addr_reg_reg_rep_i_37_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I1_O)      0.247    10.770 r  at/rom_en/addr_reg_reg_rep_i_15/O
                         net (fo=1, routed)           0.000    10.770    at/rom_en/addr_reg_reg_rep_i_15_n_0
    SLICE_X10Y32         MUXF8 (Prop_muxf8_I0_O)      0.098    10.868 r  at/rom_en/addr_reg_reg_rep_i_4/O
                         net (fo=2, routed)           1.294    12.162    at/rom_en/sel[7]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 1.552ns (22.119%)  route 5.465ns (77.881%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.624     5.145    vga/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  vga/h_count_reg_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  vga/h_count_reg_reg[4]_rep__1/Q
                         net (fo=64, routed)          2.780     8.382    at/rom_en/addr_reg_reg_rep_i_280_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.506 r  at/rom_en/addr_reg_reg_rep_i_612/O
                         net (fo=1, routed)           0.000     8.506    at/rom_en/addr_reg_reg_rep_i_612_n_0
    SLICE_X37Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     8.723 r  at/rom_en/addr_reg_reg_rep_i_276/O
                         net (fo=1, routed)           0.000     8.723    at/rom_en/addr_reg_reg_rep_i_276_n_0
    SLICE_X37Y40         MUXF8 (Prop_muxf8_I1_O)      0.094     8.817 r  at/rom_en/addr_reg_reg_rep_i_108/O
                         net (fo=1, routed)           1.391    10.207    at/rom_en/addr_reg_reg_rep_i_108_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.316    10.523 r  at/rom_en/addr_reg_reg_rep_i_37/O
                         net (fo=1, routed)           0.000    10.523    at/rom_en/addr_reg_reg_rep_i_37_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I1_O)      0.247    10.770 r  at/rom_en/addr_reg_reg_rep_i_15/O
                         net (fo=1, routed)           0.000    10.770    at/rom_en/addr_reg_reg_rep_i_15_n_0
    SLICE_X10Y32         MUXF8 (Prop_muxf8_I0_O)      0.098    10.868 r  at/rom_en/addr_reg_reg_rep_i_4/O
                         net (fo=2, routed)           1.294    12.162    at/rom_en/sel[7]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.547ns (22.975%)  route 5.186ns (77.025%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.624     5.145    vga/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=64, routed)          2.758     8.359    at/rom_en/addr_reg_reg_rep_i_248_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.483 r  at/rom_en/addr_reg_reg_rep_i_543/O
                         net (fo=1, routed)           0.000     8.483    at/rom_en/addr_reg_reg_rep_i_543_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     8.695 r  at/rom_en/addr_reg_reg_rep_i_242/O
                         net (fo=1, routed)           0.000     8.695    at/rom_en/addr_reg_reg_rep_i_242_n_0
    SLICE_X40Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     8.789 r  at/rom_en/addr_reg_reg_rep_i_91/O
                         net (fo=1, routed)           1.302    10.090    at/rom_en/addr_reg_reg_rep_i_91_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I3_O)        0.316    10.406 r  at/rom_en/addr_reg_reg_rep_i_33/O
                         net (fo=1, routed)           0.000    10.406    at/rom_en/addr_reg_reg_rep_i_33_n_0
    SLICE_X10Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    10.653 r  at/rom_en/addr_reg_reg_rep_i_13/O
                         net (fo=1, routed)           0.000    10.653    at/rom_en/addr_reg_reg_rep_i_13_n_0
    SLICE_X10Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    10.751 r  at/rom_en/addr_reg_reg_rep_i_3/O
                         net (fo=2, routed)           1.127    11.879    at/rom_en/sel[8]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -11.879    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.547ns (22.975%)  route 5.186ns (77.025%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.624     5.145    vga/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=64, routed)          2.758     8.359    at/rom_en/addr_reg_reg_rep_i_248_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.483 r  at/rom_en/addr_reg_reg_rep_i_543/O
                         net (fo=1, routed)           0.000     8.483    at/rom_en/addr_reg_reg_rep_i_543_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     8.695 r  at/rom_en/addr_reg_reg_rep_i_242/O
                         net (fo=1, routed)           0.000     8.695    at/rom_en/addr_reg_reg_rep_i_242_n_0
    SLICE_X40Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     8.789 r  at/rom_en/addr_reg_reg_rep_i_91/O
                         net (fo=1, routed)           1.302    10.090    at/rom_en/addr_reg_reg_rep_i_91_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I3_O)        0.316    10.406 r  at/rom_en/addr_reg_reg_rep_i_33/O
                         net (fo=1, routed)           0.000    10.406    at/rom_en/addr_reg_reg_rep_i_33_n_0
    SLICE_X10Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    10.653 r  at/rom_en/addr_reg_reg_rep_i_13/O
                         net (fo=1, routed)           0.000    10.653    at/rom_en/addr_reg_reg_rep_i_13_n_0
    SLICE_X10Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    10.751 r  at/rom_en/addr_reg_reg_rep_i_3/O
                         net (fo=2, routed)           1.127    11.879    at/rom_en/sel[8]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -11.879    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.594ns (23.825%)  route 5.097ns (76.175%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.624     5.145    vga/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=64, routed)          2.671     8.272    at/rom_en/addr_reg_reg_rep_i_216_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.396 r  at/rom_en/addr_reg_reg_rep_i_474/O
                         net (fo=1, routed)           0.000     8.396    at/rom_en/addr_reg_reg_rep_i_474_n_0
    SLICE_X15Y47         MUXF7 (Prop_muxf7_I1_O)      0.245     8.641 r  at/rom_en/addr_reg_reg_rep_i_207/O
                         net (fo=1, routed)           0.000     8.641    at/rom_en/addr_reg_reg_rep_i_207_n_0
    SLICE_X15Y47         MUXF8 (Prop_muxf8_I0_O)      0.104     8.745 r  at/rom_en/addr_reg_reg_rep_i_74/O
                         net (fo=1, routed)           1.195     9.940    at/rom_en/addr_reg_reg_rep_i_74_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.316    10.256 r  at/rom_en/addr_reg_reg_rep_i_29/O
                         net (fo=1, routed)           0.000    10.256    at/rom_en/addr_reg_reg_rep_i_29_n_0
    SLICE_X11Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    10.501 r  at/rom_en/addr_reg_reg_rep_i_11/O
                         net (fo=1, routed)           0.000    10.501    at/rom_en/addr_reg_reg_rep_i_11_n_0
    SLICE_X11Y31         MUXF8 (Prop_muxf8_I0_O)      0.104    10.605 r  at/rom_en/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           1.231    11.836    at/rom_en/sel[9]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.758    14.295    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.594ns (23.825%)  route 5.097ns (76.175%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.624     5.145    vga/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=64, routed)          2.671     8.272    at/rom_en/addr_reg_reg_rep_i_216_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.396 r  at/rom_en/addr_reg_reg_rep_i_474/O
                         net (fo=1, routed)           0.000     8.396    at/rom_en/addr_reg_reg_rep_i_474_n_0
    SLICE_X15Y47         MUXF7 (Prop_muxf7_I1_O)      0.245     8.641 r  at/rom_en/addr_reg_reg_rep_i_207/O
                         net (fo=1, routed)           0.000     8.641    at/rom_en/addr_reg_reg_rep_i_207_n_0
    SLICE_X15Y47         MUXF8 (Prop_muxf8_I0_O)      0.104     8.745 r  at/rom_en/addr_reg_reg_rep_i_74/O
                         net (fo=1, routed)           1.195     9.940    at/rom_en/addr_reg_reg_rep_i_74_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.316    10.256 r  at/rom_en/addr_reg_reg_rep_i_29/O
                         net (fo=1, routed)           0.000    10.256    at/rom_en/addr_reg_reg_rep_i_29_n_0
    SLICE_X11Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    10.501 r  at/rom_en/addr_reg_reg_rep_i_11/O
                         net (fo=1, routed)           0.000    10.501    at/rom_en/addr_reg_reg_rep_i_11_n_0
    SLICE_X11Y31         MUXF8 (Prop_muxf8_I0_O)      0.104    10.605 r  at/rom_en/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           1.231    11.836    at/rom_en/sel[9]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.758    14.295    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 1.723ns (25.792%)  route 4.957ns (74.208%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.624     5.145    vga/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  vga/h_count_reg_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  vga/h_count_reg_reg[4]_rep__4/Q
                         net (fo=64, routed)          2.486     8.050    at/rom_en/addr_reg_reg_rep_i_376_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.297     8.347 r  at/rom_en/addr_reg_reg_rep_i_797/O
                         net (fo=1, routed)           0.000     8.347    at/rom_en/addr_reg_reg_rep_i_797_n_0
    SLICE_X39Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     8.585 r  at/rom_en/addr_reg_reg_rep_i_369/O
                         net (fo=1, routed)           0.000     8.585    at/rom_en/addr_reg_reg_rep_i_369_n_0
    SLICE_X39Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     8.689 r  at/rom_en/addr_reg_reg_rep_i_155/O
                         net (fo=1, routed)           1.193     9.882    at/rom_en/addr_reg_reg_rep_i_155_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.316    10.198 r  at/rom_en/addr_reg_reg_rep_i_49/O
                         net (fo=1, routed)           0.000    10.198    at/rom_en/addr_reg_reg_rep_i_49_n_0
    SLICE_X11Y32         MUXF7 (Prop_muxf7_I1_O)      0.245    10.443 r  at/rom_en/addr_reg_reg_rep_i_21/O
                         net (fo=1, routed)           0.000    10.443    at/rom_en/addr_reg_reg_rep_i_21_n_0
    SLICE_X11Y32         MUXF8 (Prop_muxf8_I0_O)      0.104    10.547 r  at/rom_en/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           1.278    11.826    at/rom_en/sel[4]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.758    14.295    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -11.826    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 1.723ns (25.792%)  route 4.957ns (74.208%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.624     5.145    vga/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  vga/h_count_reg_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  vga/h_count_reg_reg[4]_rep__4/Q
                         net (fo=64, routed)          2.486     8.050    at/rom_en/addr_reg_reg_rep_i_376_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.297     8.347 r  at/rom_en/addr_reg_reg_rep_i_797/O
                         net (fo=1, routed)           0.000     8.347    at/rom_en/addr_reg_reg_rep_i_797_n_0
    SLICE_X39Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     8.585 r  at/rom_en/addr_reg_reg_rep_i_369/O
                         net (fo=1, routed)           0.000     8.585    at/rom_en/addr_reg_reg_rep_i_369_n_0
    SLICE_X39Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     8.689 r  at/rom_en/addr_reg_reg_rep_i_155/O
                         net (fo=1, routed)           1.193     9.882    at/rom_en/addr_reg_reg_rep_i_155_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.316    10.198 r  at/rom_en/addr_reg_reg_rep_i_49/O
                         net (fo=1, routed)           0.000    10.198    at/rom_en/addr_reg_reg_rep_i_49_n_0
    SLICE_X11Y32         MUXF7 (Prop_muxf7_I1_O)      0.245    10.443 r  at/rom_en/addr_reg_reg_rep_i_21/O
                         net (fo=1, routed)           0.000    10.443    at/rom_en/addr_reg_reg_rep_i_21_n_0
    SLICE_X11Y32         MUXF8 (Prop_muxf8_I0_O)      0.104    10.547 r  at/rom_en/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           1.278    11.826    at/rom_en/sel[4]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.758    14.295    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -11.826    
  -------------------------------------------------------------------
                         slack                                  2.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  uart1/baudrate_gen/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    uart1/baudrate_gen/counter_reg[12]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  uart1/baudrate_gen/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    uart1/baudrate_gen/counter_reg[12]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  uart1/baudrate_gen/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    uart1/baudrate_gen/counter_reg[12]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  uart1/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.971    uart1/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  uart2/baudrate_gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.721    uart2/baudrate_gen/counter_reg[6]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart2/baudrate_gen/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.881    uart2/baudrate_gen/counter_reg[4]_i_1__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  uart2/baudrate_gen/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.920    uart2/baudrate_gen/counter_reg[8]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.974    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_7
    SLICE_X40Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    uart2/baudrate_gen/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.920    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.974    uart1/baudrate_gen/counter_reg[16]_i_1_n_7
    SLICE_X36Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  uart2/baudrate_gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.721    uart2/baudrate_gen/counter_reg[6]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart2/baudrate_gen/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.881    uart2/baudrate_gen/counter_reg[4]_i_1__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  uart2/baudrate_gen/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.920    uart2/baudrate_gen/counter_reg[8]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.985    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_5
    SLICE_X40Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    uart2/baudrate_gen/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.920    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.985    uart1/baudrate_gen/counter_reg[16]_i_1_n_5
    SLICE_X36Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ps2_receiver/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.327%)  route 0.138ns (42.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.593     1.476    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ps2_receiver/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.138     1.756    ps2_receiver/db_clk/count_reg[4]
    SLICE_X6Y6           LUT6 (Prop_lut6_I2_O)        0.045     1.801 r  ps2_receiver/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    ps2_receiver/db_clk/count[0]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.864     1.991    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.121     1.613    ps2_receiver/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  uart2/baudrate_gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.721    uart2/baudrate_gen/counter_reg[6]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart2/baudrate_gen/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.881    uart2/baudrate_gen/counter_reg[4]_i_1__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  uart2/baudrate_gen/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.920    uart2/baudrate_gen/counter_reg[8]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.010 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.010    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_6
    SLICE_X40Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[13]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    uart2/baudrate_gen/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    at/rom_en/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    at/rom_en/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y14    lang_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y35    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    lang_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    lang_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    lang_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    lang_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_11/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5615 Endpoints
Min Delay          5615 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[243][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.561ns  (logic 1.441ns (11.475%)  route 11.119ns (88.525%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)       11.119    12.561    at/reset_IBUF
    SLICE_X39Y31         FDCE                                         f  at/mem_reg[243][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[243][6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.561ns  (logic 1.441ns (11.475%)  route 11.119ns (88.525%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)       11.119    12.561    at/reset_IBUF
    SLICE_X39Y31         FDCE                                         f  at/mem_reg[243][6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[251][6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.561ns  (logic 1.441ns (11.475%)  route 11.119ns (88.525%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)       11.119    12.561    at/reset_IBUF
    SLICE_X38Y31         FDCE                                         f  at/mem_reg[251][6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[245][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.383ns  (logic 1.441ns (11.639%)  route 10.942ns (88.361%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)       10.942    12.383    at/reset_IBUF
    SLICE_X40Y31         FDCE                                         f  at/mem_reg[245][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[251][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.260ns  (logic 1.441ns (11.757%)  route 10.818ns (88.243%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)       10.818    12.260    at/reset_IBUF
    SLICE_X40Y32         FDCE                                         f  at/mem_reg[251][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[252][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.255ns  (logic 1.441ns (11.761%)  route 10.814ns (88.239%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)       10.814    12.255    at/reset_IBUF
    SLICE_X41Y32         FDCE                                         f  at/mem_reg[252][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[249][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.227ns  (logic 1.441ns (11.788%)  route 10.786ns (88.212%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)       10.786    12.227    at/reset_IBUF
    SLICE_X43Y33         FDCE                                         f  at/mem_reg[249][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[249][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.227ns  (logic 1.441ns (11.788%)  route 10.786ns (88.212%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)       10.786    12.227    at/reset_IBUF
    SLICE_X43Y33         FDCE                                         f  at/mem_reg[249][2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[255][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.227ns  (logic 1.441ns (11.788%)  route 10.786ns (88.212%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)       10.786    12.227    at/reset_IBUF
    SLICE_X42Y33         FDCE                                         f  at/mem_reg[255][2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[255][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.212ns  (logic 1.441ns (11.802%)  route 10.771ns (88.198%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)       10.771    12.212    at/reset_IBUF
    SLICE_X44Y35         FDCE                                         f  at/mem_reg[255][3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart2/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE                         0.000     0.000 r  uart2/receiver/data_out_reg[4]/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/data_out_reg[4]/Q
                         net (fo=1, routed)           0.087     0.228    ps2_receiver/Q[4]
    SLICE_X2Y11          LUT5 (Prop_lut5_I0_O)        0.045     0.273 r  ps2_receiver/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.273    uart2/transmitter/D[4]
    SLICE_X2Y11          FDRE                                         r  uart2/transmitter/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/transmitter/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.186ns (66.626%)  route 0.093ns (33.374%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  uart2/transmitter/temp_reg[7]/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/transmitter/temp_reg[7]/Q
                         net (fo=1, routed)           0.093     0.234    uart2/transmitter/temp_reg_n_0_[7]
    SLICE_X1Y10          LUT6 (Prop_lut6_I1_O)        0.045     0.279 r  uart2/transmitter/bit_out_i_3__0/O
                         net (fo=1, routed)           0.000     0.279    uart2/transmitter/bit_out_i_3__0_n_0
    SLICE_X1Y10          FDRE                                         r  uart2/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  uart2/last_rec_reg/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart2/last_rec_reg/Q
                         net (fo=1, routed)           0.062     0.190    uart2/receiver/last_rec
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.099     0.289 r  uart2/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.289    uart2/receiver_n_3
    SLICE_X0Y11          FDRE                                         r  uart2/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.186ns (64.194%)  route 0.104ns (35.806%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  uart2/receiver/data_out_reg[3]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/data_out_reg[3]/Q
                         net (fo=1, routed)           0.104     0.245    ps2_receiver/Q[3]
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.290 r  ps2_receiver/temp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.290    uart2/transmitter/D[3]
    SLICE_X2Y10          FDRE                                         r  uart2/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.209ns (70.988%)  route 0.085ns (29.012%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE                         0.000     0.000 r  uart1/transmitter/count_reg[1]/C
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.085     0.249    uart1/transmitter/count_reg[1]
    SLICE_X9Y52          LUT6 (Prop_lut6_I4_O)        0.045     0.294 r  uart1/transmitter/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.294    uart1/transmitter/count[5]_i_1__1_n_0
    SLICE_X9Y52          FDRE                                         r  uart1/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart1/receiver/last_bit
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart1/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart1/receiver/receiving_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  uart1/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  uart2/transmitter/count_reg[0]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.109     0.250    uart2/transmitter/count_reg[0]
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.295 r  uart2/transmitter/count[1]_i_1__4/O
                         net (fo=1, routed)           0.000     0.295    uart2/transmitter/p_0_in__3[1]
    SLICE_X1Y12          FDRE                                         r  uart2/transmitter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart1/receiver/last_bit
    SLICE_X35Y35         LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart1/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart1/receiver/received_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  uart1/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[240][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.388%)  route 0.157ns (52.612%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]_rep/C
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[5]_rep/Q
                         net (fo=86, routed)          0.157     0.298    at/mem_reg[212][5]_0[4]
    SLICE_X40Y33         FDCE                                         r  at/mem_reg[240][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  uart2/receiver/last_bit_reg/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart2/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.075     0.203    uart2/receiver/last_bit
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.099     0.302 r  uart2/receiver/receiving_i_1__0/O
                         net (fo=1, routed)           0.000     0.302    uart2/receiver/receiving_i_1__0_n_0
    SLICE_X0Y9           FDRE                                         r  uart2/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.257ns  (logic 3.953ns (63.175%)  route 2.304ns (36.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.631     5.152    vga/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.304     7.912    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.409 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.409    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.113ns  (logic 3.959ns (64.771%)  route 2.153ns (35.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.154    vga/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.153     7.764    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.267 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.267    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 3.986ns (65.879%)  route 2.065ns (34.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           2.065     7.675    rgb_reg_reg[11]_lopt_replica_7_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.206 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.206    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.851ns  (logic 3.985ns (68.105%)  route 1.866ns (31.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           1.866     7.477    rgb_reg_reg[11]_lopt_replica_8_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.006 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.006    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 3.975ns (68.085%)  route 1.863ns (31.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.863     7.474    rgb_reg_reg[11]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.993 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.993    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.836ns  (logic 3.980ns (68.197%)  route 1.856ns (31.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           1.856     7.466    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.990 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.990    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.818ns  (logic 3.961ns (68.085%)  route 1.857ns (31.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           1.857     7.467    rgb_reg_reg[11]_lopt_replica_9_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.973 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.973    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.673ns  (logic 3.977ns (70.100%)  route 1.696ns (29.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           1.696     7.307    rgb_reg_reg[11]_lopt_replica_10_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.827 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.827    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.667ns  (logic 3.981ns (70.239%)  route 1.687ns (29.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.687     7.297    rgb_reg_reg[11]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.822 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.822    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.652ns  (logic 3.980ns (70.417%)  route 1.672ns (29.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.672     7.282    rgb_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.806 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.806    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.613%)  route 0.137ns (42.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/v_count_reg_reg[4]/Q
                         net (fo=38, routed)          0.137     1.750    vga/Q[4]
    SLICE_X6Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.795 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    vga/v_count_next[4]_i_1_n_0
    SLICE_X6Y13          FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.908%)  route 0.141ns (43.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/v_count_reg_reg[4]/Q
                         net (fo=38, routed)          0.141     1.754    vga/Q[4]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.799 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.799    vga/v_count_next[5]_i_1_n_0
    SLICE_X6Y13          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.079%)  route 0.146ns (43.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/v_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.146     1.759    vga/w_y[5]
    SLICE_X6Y13          LUT3 (Prop_lut3_I0_O)        0.045     1.804 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.804    vga/v_count_next[6]_i_1_n_0
    SLICE_X6Y13          FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.044%)  route 0.152ns (44.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/h_count_reg_reg[7]/Q
                         net (fo=10, routed)          0.152     1.767    vga/w_x[7]
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.812    vga/h_count_next_0[9]
    SLICE_X4Y14          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/transmitter/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.227ns (60.182%)  route 0.150ns (39.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.592     1.475    ps2_receiver/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  ps2_receiver/keycode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.128     1.603 f  ps2_receiver/keycode_reg[7]/Q
                         net (fo=6, routed)           0.150     1.753    ps2_receiver/ps2_keycode[7]
    SLICE_X2Y10          LUT6 (Prop_lut6_I4_O)        0.099     1.852 r  ps2_receiver/temp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.852    uart2/transmitter/D[6]
    SLICE_X2Y10          FDRE                                         r  uart2/transmitter/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.546%)  route 0.197ns (51.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  vga/v_count_reg_reg[2]/Q
                         net (fo=10, routed)          0.197     1.812    vga/Q[2]
    SLICE_X4Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.857 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    vga/v_count_next[0]_i_1_n_0
    SLICE_X4Y13          FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.419%)  route 0.198ns (51.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/v_count_reg_reg[2]/Q
                         net (fo=10, routed)          0.198     1.813    vga/Q[2]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.045     1.858 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    vga/v_count_next[2]_i_1_n_0
    SLICE_X4Y13          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.190ns (48.951%)  route 0.198ns (51.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/v_count_reg_reg[2]/Q
                         net (fo=10, routed)          0.198     1.813    vga/Q[2]
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.049     1.862 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.862    vga/v_count_next[3]_i_1_n_0
    SLICE_X4Y13          FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.897%)  route 0.202ns (52.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  vga/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.202     1.817    vga/w_x[8]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.045     1.862 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.862    vga/h_count_next_0[5]
    SLICE_X4Y15          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.930%)  route 0.219ns (54.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/h_count_reg_reg[7]/Q
                         net (fo=10, routed)          0.219     1.834    vga/w_x[7]
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.879    vga/h_count_next_0[8]
    SLICE_X4Y15          FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.900ns  (logic 1.576ns (22.839%)  route 5.324ns (77.161%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.715     6.167    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X6Y5           LUT2 (Prop_lut2_I0_O)        0.124     6.291 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.610     6.900    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X6Y5           FDRE                                         r  ps2_receiver/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.517     4.858    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  ps2_receiver/db_data/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.900ns  (logic 1.576ns (22.839%)  route 5.324ns (77.161%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.715     6.167    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X6Y5           LUT2 (Prop_lut2_I0_O)        0.124     6.291 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.610     6.900    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X6Y5           FDRE                                         r  ps2_receiver/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.517     4.858    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  ps2_receiver/db_data/count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.900ns  (logic 1.576ns (22.839%)  route 5.324ns (77.161%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.715     6.167    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X6Y5           LUT2 (Prop_lut2_I0_O)        0.124     6.291 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.610     6.900    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X7Y5           FDRE                                         r  ps2_receiver/db_data/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.517     4.858    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  ps2_receiver/db_data/count_reg[4]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.845ns  (logic 1.605ns (23.449%)  route 5.240ns (76.551%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.715     6.167    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X6Y5           LUT5 (Prop_lut5_I3_O)        0.153     6.320 r  ps2_receiver/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.525     6.845    ps2_receiver/db_data/O_i_1__0_n_0
    SLICE_X6Y7           FDRE                                         r  ps2_receiver/db_data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.516     4.857    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  ps2_receiver/db_data/O_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.696ns (24.866%)  route 5.126ns (75.134%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.965     5.413    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X7Y6           LUT2 (Prop_lut2_I1_O)        0.124     5.537 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.829     6.367    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     6.491 r  ps2_receiver/db_clk/O_i_1/O
                         net (fo=1, routed)           0.332     6.822    ps2_receiver/db_clk/O_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  ps2_receiver/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.516     4.857    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  ps2_receiver/db_clk/O_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.794ns  (logic 1.576ns (23.197%)  route 5.218ns (76.803%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.715     6.167    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X6Y5           LUT2 (Prop_lut2_I0_O)        0.124     6.291 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.503     6.794    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X6Y4           FDRE                                         r  ps2_receiver/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.517     4.858    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  ps2_receiver/db_data/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.794ns  (logic 1.576ns (23.197%)  route 5.218ns (76.803%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.715     6.167    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X6Y5           LUT2 (Prop_lut2_I0_O)        0.124     6.291 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.503     6.794    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X6Y4           FDRE                                         r  ps2_receiver/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.517     4.858    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  ps2_receiver/db_data/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/Iv_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.636ns  (logic 1.576ns (23.748%)  route 5.060ns (76.252%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.715     6.167    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X6Y5           LUT2 (Prop_lut2_I0_O)        0.124     6.291 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.345     6.636    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X5Y5           FDRE                                         r  ps2_receiver/db_data/Iv_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.517     4.858    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  ps2_receiver/db_data/Iv_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.360ns  (logic 1.696ns (26.675%)  route 4.663ns (73.325%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.965     5.413    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X7Y6           LUT2 (Prop_lut2_I1_O)        0.124     5.537 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.698     6.236    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.360 r  ps2_receiver/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.360    ps2_receiver/db_clk/count[0]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.517     4.858    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.269ns  (logic 1.696ns (27.062%)  route 4.572ns (72.938%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.965     5.413    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X7Y6           LUT2 (Prop_lut2_I1_O)        0.124     5.537 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.607     6.145    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.124     6.269 r  ps2_receiver/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.269    ps2_receiver/db_clk/count[4]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.517     4.858    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.117     0.245    vga/v_count_next[8]
    SLICE_X5Y13          FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.811%)  route 0.119ns (48.189%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    vga/h_count_next[1]
    SLICE_X3Y14          FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.861     1.988    vga/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.811%)  route 0.119ns (48.189%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.119     0.247    vga/h_count_next[7]
    SLICE_X3Y15          FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.860     1.987    vga/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.845%)  route 0.124ns (49.155%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.124     0.252    vga/v_count_next[3]
    SLICE_X3Y13          FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.861     1.988    vga/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.112     0.253    vga/v_count_next[7]
    SLICE_X5Y13          FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.118     0.259    vga/v_count_next[2]
    SLICE_X3Y13          FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.861     1.988    vga/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.119     0.260    vga/v_count_next[9]
    SLICE_X5Y13          FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.119     0.260    vga/h_count_next[9]
    SLICE_X3Y14          FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.861     1.988    vga/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.100     0.264    vga/v_count_next[5]
    SLICE_X5Y13          FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.614%)  route 0.127ns (47.386%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=2, routed)           0.127     0.268    vga/h_count_next[5]
    SLICE_X5Y16          FDCE                                         r  vga/h_count_reg_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.857     1.984    vga/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  vga/h_count_reg_reg[5]_rep/C





