{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 20:46:21 2011 " "Info: Processing started: Tue Nov 08 20:46:21 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Default -c DE0_Default " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Default -c DE0_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/V/SEG7_LUT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/pll_reconfig_circuit.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file altpll_reconfig_top/pll_reconfig_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_circuit_pllrcfg_go91 " "Info: Found entity 1: pll_reconfig_circuit_pllrcfg_go91" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 pll_reconfig_circuit " "Info: Found entity 2: pll_reconfig_circuit" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1459 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/control_sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/control_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_sm " "Info: Found entity 1: control_sm" {  } { { "altpll_reconfig_TOP/control_sm.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/control_sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/altpll_reconfig_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/altpll_reconfig_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_reconfig_rom " "Info: Found entity 1: altpll_reconfig_rom" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/altpll_reconfig_rom.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/pll_reconfig_top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/pll_reconfig_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Reconfig_TOP " "Info: Found entity 1: PLL_Reconfig_TOP" {  } { { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16trig.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 16trig.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16Trig " "Info: Found entity 1: 16Trig" {  } { { "16Trig.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/16Trig.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allstore.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file allstore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AllStore " "Info: Found entity 1: AllStore" {  } { { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asignal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file asignal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ASignal " "Info: Found entity 1: ASignal" {  } { { "ASignal.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/ASignal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsignal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file qsignal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QSignal " "Info: Found entity 1: QSignal" {  } { { "QSignal.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/QSignal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qtrig.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file qtrig.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QTrig " "Info: Found entity 1: QTrig" {  } { { "QTrig.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/QTrig.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomseq.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file randomseq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RandomSeq " "Info: Found entity 1: RandomSeq" {  } { { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifts.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file shifts.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shifts " "Info: Found entity 1: Shifts" {  } { { "Shifts.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Shifts.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmptop.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tmptop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TMPTOP " "Info: Found entity 1: TMPTOP" {  } { { "TMPTOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/TMPTOP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttop.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uarttop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UartTop " "Info: Found entity 1: UartTop" {  } { { "UartTop.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/UartTop.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/altplls.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/altplls.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLLS " "Info: Found entity 1: ALTPLLS" {  } { { "altpll_reconfig_TOP/ALTPLLS.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/ALTPLLS.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/rom_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1 " "Info: Found entity 1: rom_1" {  } { { "altpll_reconfig_TOP/rom_1.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/rom_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/rom_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_2 " "Info: Found entity 1: rom_2" {  } { { "altpll_reconfig_TOP/rom_2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/rom_3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/rom_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_3 " "Info: Found entity 1: rom_3" {  } { { "altpll_reconfig_TOP/rom_3.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_3.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/rom_4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/rom_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_4 " "Info: Found entity 1: rom_4" {  } { { "altpll_reconfig_TOP/rom_4.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/the_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/the_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 the_pll " "Info: Found entity 1: the_pll" {  } { { "altpll_reconfig_TOP/the_pll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/the_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/rom_muxer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/rom_muxer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_muxer " "Info: Found entity 1: rom_muxer" {  } { { "altpll_reconfig_TOP/rom_muxer.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_muxer.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 control_sm.v(31) " "Warning (10236): Verilog HDL Implicit Net warning at control_sm.v(31): created implicit net for \"temp1\"" {  } { { "altpll_reconfig_TOP/control_sm.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/control_sm.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "core.v 1 1 " "Warning: Using design file core.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Info: Found entity 1: core" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:inst14 " "Info: Elaborating entity \"core\" for hierarchy \"core:inst14\"" {  } { { "Block1.bdf" "inst14" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 584 376 528 744 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core.v(57) " "Warning (10230): Verilog HDL assignment warning at core.v(57): truncated value with size 32 to match size of target (4)" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "outputcontroller.v 1 1 " "Warning: Using design file outputcontroller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OutputController " "Info: Found entity 1: OutputController" {  } { { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputController OutputController:inst13 " "Info: Elaborating entity \"OutputController\" for hierarchy \"OutputController:inst13\"" {  } { { "Block1.bdf" "inst13" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 80 1664 1864 208 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 8 outputcontroller.v(32) " "Warning (10230): Verilog HDL assignment warning at outputcontroller.v(32): truncated value with size 128 to match size of target (8)" {  } { { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 outputcontroller.v(33) " "Warning (10230): Verilog HDL assignment warning at outputcontroller.v(33): truncated value with size 32 to match size of target (5)" {  } { { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "myuart.v 1 1 " "Warning: Using design file myuart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MyUart " "Info: Found entity 1: MyUart" {  } { { "myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myuart.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyUart MyUart:inst15 " "Info: Elaborating entity \"MyUart\" for hierarchy \"MyUart:inst15\"" {  } { { "Block1.bdf" "inst15" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 8 1992 2144 136 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 myuart.v(46) " "Warning (10230): Verilog HDL assignment warning at myuart.v(46): truncated value with size 32 to match size of target (5)" {  } { { "myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myuart.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "uartpll.v 1 1 " "Warning: Using design file uartpll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UartPLL " "Info: Found entity 1: UartPLL" {  } { { "uartpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/uartpll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartPLL UartPLL:inst19 " "Info: Elaborating entity \"UartPLL\" for hierarchy \"UartPLL:inst19\"" {  } { { "Block1.bdf" "inst19" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -88 216 480 88 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll UartPLL:inst19\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"UartPLL:inst19\|altpll:altpll_component\"" {  } { { "uartpll.v" "altpll_component" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/uartpll.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UartPLL:inst19\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"UartPLL:inst19\|altpll:altpll_component\"" {  } { { "uartpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/uartpll.v" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UartPLL:inst19\|altpll:altpll_component " "Info: Instantiated megafunction \"UartPLL:inst19\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Info: Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16 " "Info: Parameter \"clk0_multiply_by\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3125 " "Info: Parameter \"clk1_divide_by\" = \"3125\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 64 " "Info: Parameter \"clk1_multiply_by\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=UartPLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=UartPLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Info: Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "uartpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/uartpll.v" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/uartpll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/uartpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartPLL_altpll " "Info: Found entity 1: UartPLL_altpll" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartPLL_altpll UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated " "Info: Elaborating entity \"UartPLL_altpll\" for hierarchy \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AllStore AllStore:inst2 " "Info: Elaborating entity \"AllStore\" for hierarchy \"AllStore:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK4N " "Warning: Pin \"CLK4N\" not connected" {  } { { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 40 96 264 56 "CLK4N" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fifo.v 1 1 " "Warning: Using design file fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Info: Found entity 1: FIFO" {  } { { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO AllStore:inst2\|FIFO:inst " "Info: Elaborating entity \"FIFO\" for hierarchy \"AllStore:inst2\|FIFO:inst\"" {  } { { "AllStore.bdf" "inst" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component " "Info: Instantiated megafunction \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 2040 " "Info: Parameter \"almost_full_value\" = \"2040\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Info: Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Info: Parameter \"lpm_width\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Info: Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_k0c1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_k0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_k0c1 " "Info: Found entity 1: scfifo_k0c1" {  } { { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_k0c1 AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated " "Info: Elaborating entity \"scfifo_k0c1\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ku81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ku81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ku81 " "Info: Found entity 1: a_dpfifo_ku81" {  } { { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ku81 AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo " "Info: Elaborating entity \"a_dpfifo_ku81\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\"" {  } { { "db/scfifo_k0c1.tdf" "dpfifo" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t1g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t1g1 " "Info: Found entity 1: altsyncram_t1g1" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t1g1 AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram " "Info: Elaborating entity \"altsyncram_t1g1\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\"" {  } { { "db/a_dpfifo_ku81.tdf" "FIFOram" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Info: Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cmpr_ms8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cmpr_ms8:almost_full_comparer " "Info: Elaborating entity \"cmpr_ms8\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ku81.tdf" "almost_full_comparer" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cmpr_ms8:three_comparison " "Info: Elaborating entity \"cmpr_ms8\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_ku81.tdf" "three_comparison" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Info: Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_3ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb " "Info: Elaborating entity \"cntr_3ob\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ku81.tdf" "rd_ptr_msb" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_go7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_go7 " "Info: Found entity 1: cntr_go7" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_go7 AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter " "Info: Elaborating entity \"cntr_go7\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\"" {  } { { "db/a_dpfifo_ku81.tdf" "usedw_counter" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ob " "Info: Found entity 1: cntr_4ob" {  } { { "db/cntr_4ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_4ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ob AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr " "Info: Elaborating entity \"cntr_4ob\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\"" {  } { { "db/a_dpfifo_ku81.tdf" "wr_ptr" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux AllStore:inst2\|21mux:inst19 " "Info: Elaborating entity \"21mux\" for hierarchy \"AllStore:inst2\|21mux:inst19\"" {  } { { "AllStore.bdf" "inst19" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 120 864 984 200 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AllStore:inst2\|21mux:inst19 " "Info: Elaborated megafunction instantiation \"AllStore:inst2\|21mux:inst19\"" {  } { { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 120 864 984 200 "inst19" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSignal AllStore:inst2\|QSignal:inst3 " "Info: Elaborating entity \"QSignal\" for hierarchy \"AllStore:inst2\|QSignal:inst3\"" {  } { { "AllStore.bdf" "inst3" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 80 392 552 176 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASignal AllStore:inst2\|QSignal:inst3\|ASignal:inst5 " "Info: Elaborating entity \"ASignal\" for hierarchy \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\"" {  } { { "QSignal.bdf" "inst5" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/QSignal.bdf" { { 104 840 976 200 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cross.v 1 1 " "Warning: Using design file cross.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Cross " "Info: Found entity 1: Cross" {  } { { "cross.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/cross.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cross AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|Cross:inst4 " "Info: Elaborating entity \"Cross\" for hierarchy \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|Cross:inst4\"" {  } { { "ASignal.bdf" "inst4" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/ASignal.bdf" { { 208 544 672 304 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "shiftreg.v 1 1 " "Warning: Using design file shiftreg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftReg " "Info: Found entity 1: ShiftReg" {  } { { "shiftreg.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/shiftreg.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftReg AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst " "Info: Elaborating entity \"ShiftReg\" for hierarchy \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\"" {  } { { "ASignal.bdf" "inst" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/ASignal.bdf" { { 128 232 376 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "shiftreg.v" "lpm_shiftreg_component" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/shiftreg.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "shiftreg.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/shiftreg.v" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Info: Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "shiftreg.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/shiftreg.v" 72 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Reconfig_TOP PLL_Reconfig_TOP:inst " "Info: Elaborating entity \"PLL_Reconfig_TOP\" for hierarchy \"PLL_Reconfig_TOP:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 136 232 456 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_reconfig_rom PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst " "Info: Elaborating entity \"altpll_reconfig_rom\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\"" {  } { { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "inst" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { { 72 400 784 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "the_pll PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1 " "Info: Elaborating entity \"the_pll\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u1" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/altpll_reconfig_rom.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\"" {  } { { "altpll_reconfig_TOP/the_pll.v" "altpll_component" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/the_pll.v" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\"" {  } { { "altpll_reconfig_TOP/the_pll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/the_pll.v" 138 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Info: Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 10 " "Info: Parameter \"clk1_multiply_by\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 1000 " "Info: Parameter \"clk1_phase_shift\" = \"1000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Info: Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Info: Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Info: Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 5 " "Info: Parameter \"clk3_multiply_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 4000 " "Info: Parameter \"clk3_phase_shift\" = \"4000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Info: Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Info: Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 5 " "Info: Parameter \"clk4_multiply_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Info: Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK4 " "Info: Parameter \"compensate_clock\" = \"CLK4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=the_pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=the_pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ZERO_DELAY_BUFFER " "Info: Parameter \"operation_mode\" = \"ZERO_DELAY_BUFFER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_USED " "Info: Parameter \"port_configupdate\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Info: Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_USED " "Info: Parameter \"port_scanclkena\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_USED " "Info: Parameter \"port_scandata\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_USED " "Info: Parameter \"port_scandataout\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_USED " "Info: Parameter \"port_scandone\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scan_chain_mif_file MainPLL_500MBPS.mif " "Info: Parameter \"scan_chain_mif_file\" = \"MainPLL_500MBPS.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/the_pll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/the_pll.v" 138 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/the_pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/the_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 the_pll_altpll " "Info: Found entity 1: the_pll_altpll" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "the_pll_altpll PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated " "Info: Elaborating entity \"the_pll_altpll\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_circuit PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2 " "Info: Elaborating entity \"pll_reconfig_circuit\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u2" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/altpll_reconfig_rom.v" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_circuit_pllrcfg_go91 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component " "Info: Elaborating entity \"pll_reconfig_circuit_pllrcfg_go91\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "pll_reconfig_circuit_pllrcfg_go91_component" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1560 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "areset_init_state pll_reconfig_circuit.v(120) " "Warning (10036): Verilog HDL or VHDL warning at pll_reconfig_circuit.v(120): object \"areset_init_state\" assigned a value but never read" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "altsyncram4" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 360 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 360 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../altpll_reconfig_rom_restored/the_pll_500_mhz.mif " "Info: Parameter \"init_file\" = \"../altpll_reconfig_rom_restored/the_pll_500_mhz.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Info: Parameter \"numwords_a\" = \"144\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 360 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fv01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fv01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fv01 " "Info: Found entity 1: altsyncram_fv01" {  } { { "db/altsyncram_fv01.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_fv01.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fv01 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated " "Info: Elaborating entity \"altsyncram_fv01\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "add_sub5" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1040 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1040 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info: Parameter \"lpm_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1040 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hpa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_hpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hpa " "Info: Found entity 1: add_sub_hpa" {  } { { "db/add_sub_hpa.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/add_sub_hpa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hpa PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5\|add_sub_hpa:auto_generated " "Info: Elaborating entity \"add_sub_hpa\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5\|add_sub_hpa:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "add_sub6" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1063 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1063 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1063 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k8a.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k8a " "Info: Found entity 1: add_sub_k8a" {  } { { "db/add_sub_k8a.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/add_sub_k8a.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k8a PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6\|add_sub_k8a:auto_generated " "Info: Elaborating entity \"add_sub_k8a\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6\|add_sub_k8a:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7 " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "cmpr7" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1087 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1087 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Info: Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1087 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tnd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_tnd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tnd " "Info: Found entity 1: cmpr_tnd" {  } { { "db/cmpr_tnd.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cmpr_tnd.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tnd PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7\|cmpr_tnd:auto_generated " "Info: Elaborating entity \"cmpr_tnd\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7\|cmpr_tnd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1 " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "cntr1" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1115 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 144 " "Info: Parameter \"lpm_modulus\" = \"144\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Info: Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1115 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_30l.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_30l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_30l " "Info: Found entity 1: cntr_30l" {  } { { "db/cntr_30l.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_30l.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_30l PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated " "Info: Elaborating entity \"cntr_30l\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13 " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "cntr13" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1177 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Info: Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1177 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qij.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qij " "Info: Found entity 1: cntr_qij" {  } { { "db/cntr_qij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_qij.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qij PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13\|cntr_qij:auto_generated " "Info: Elaborating entity \"cntr_qij\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13\|cntr_qij:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14 " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "cntr14" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1207 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Info: Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1207 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sij.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sij " "Info: Found entity 1: cntr_sij" {  } { { "db/cntr_sij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_sij.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sij PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14\|cntr_sij:auto_generated " "Info: Elaborating entity \"cntr_sij\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14\|cntr_sij:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15 " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "cntr15" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1237 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Info: Parameter \"lpm_width\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Info: Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1237 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pij.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_pij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pij " "Info: Found entity 1: cntr_pij" {  } { { "db/cntr_pij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_pij.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pij PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15\|cntr_pij:auto_generated " "Info: Elaborating entity \"cntr_pij\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15\|cntr_pij:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2 " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "cntr2" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1298 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1298 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Info: Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1298 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9cj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_9cj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9cj " "Info: Found entity 1: cntr_9cj" {  } { { "db/cntr_9cj.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_9cj.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9cj PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2\|cntr_9cj:auto_generated " "Info: Elaborating entity \"cntr_9cj\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2\|cntr_9cj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11 " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "decode11" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1349 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1349 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 5 " "Info: Parameter \"lpm_decodes\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Info: Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1349 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2af.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2af " "Info: Found entity 1: decode_2af" {  } { { "db/decode_2af.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/decode_2af.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2af PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11\|decode_2af:auto_generated " "Info: Elaborating entity \"decode_2af\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11\|decode_2af:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_muxer PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3 " "Info: Elaborating entity \"rom_muxer\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u3" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/altpll_reconfig_rom.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component\"" {  } { { "altpll_reconfig_TOP/rom_muxer.v" "lpm_mux_component" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_muxer.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component\"" {  } { { "altpll_reconfig_TOP/rom_muxer.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_muxer.v" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Info: Parameter \"lpm_size\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Info: Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/rom_muxer.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_muxer.v" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_1qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1qc " "Info: Found entity 1: mux_1qc" {  } { { "db/mux_1qc.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/mux_1qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1qc PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component\|mux_1qc:auto_generated " "Info: Elaborating entity \"mux_1qc\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component\|mux_1qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4 " "Info: Elaborating entity \"rom_1\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u4" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/altpll_reconfig_rom.v" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_1.v" "altsyncram_component" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_1.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_1.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_1.v" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MainPLL_500MBPS.mif " "Info: Parameter \"init_file\" = \"MainPLL_500MBPS.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/rom_1.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_1.v" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cfa1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cfa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cfa1 " "Info: Found entity 1: altsyncram_cfa1" {  } { { "db/altsyncram_cfa1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_cfa1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cfa1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component\|altsyncram_cfa1:auto_generated " "Info: Elaborating entity \"altsyncram_cfa1\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component\|altsyncram_cfa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_2 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5 " "Info: Elaborating entity \"rom_2\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u5" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/altpll_reconfig_rom.v" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_2.v" "altsyncram_component" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_2.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_2.v" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./altpll_reconfig_TOP/MainPLL_100MBPS.mif " "Info: Parameter \"init_file\" = \"./altpll_reconfig_TOP/MainPLL_100MBPS.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/rom_2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_2.v" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ric1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ric1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ric1 " "Info: Found entity 1: altsyncram_ric1" {  } { { "db/altsyncram_ric1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_ric1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ric1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component\|altsyncram_ric1:auto_generated " "Info: Elaborating entity \"altsyncram_ric1\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component\|altsyncram_ric1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_3 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6 " "Info: Elaborating entity \"rom_3\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u6" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/altpll_reconfig_rom.v" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_3.v" "altsyncram_component" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_3.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_3.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_3.v" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./altpll_reconfig_TOP/MainPLL_50MBPS.mif " "Info: Parameter \"init_file\" = \"./altpll_reconfig_TOP/MainPLL_50MBPS.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/rom_3.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_3.v" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fhc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fhc1 " "Info: Found entity 1: altsyncram_fhc1" {  } { { "db/altsyncram_fhc1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_fhc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fhc1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component\|altsyncram_fhc1:auto_generated " "Info: Elaborating entity \"altsyncram_fhc1\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component\|altsyncram_fhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_4 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7 " "Info: Elaborating entity \"rom_4\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u7" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/altpll_reconfig_rom.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_4.v" "altsyncram_component" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_4.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_4.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_4.v" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./altpll_reconfig_TOP/MainPLL_10MBPS.mif " "Info: Parameter \"init_file\" = \"./altpll_reconfig_TOP/MainPLL_10MBPS.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/rom_4.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_4.v" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bhc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bhc1 " "Info: Found entity 1: altsyncram_bhc1" {  } { { "db/altsyncram_bhc1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_bhc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bhc1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\|altsyncram_bhc1:auto_generated " "Info: Elaborating entity \"altsyncram_bhc1\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\|altsyncram_bhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_sm PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12 " "Info: Elaborating entity \"control_sm\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u12" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/altpll_reconfig_rom.v" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 control_sm.v(51) " "Warning (10230): Verilog HDL assignment warning at control_sm.v(51): truncated value with size 3 to match size of target (2)" {  } { { "altpll_reconfig_TOP/control_sm.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/control_sm.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decode.v 1 1 " "Warning: Using design file decode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Info: Found entity 1: Decode" {  } { { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:inst3 " "Info: Elaborating entity \"Decode\" for hierarchy \"Decode:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 280 1984 2168 472 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 decode.v(43) " "Warning (10230): Verilog HDL assignment warning at decode.v(43): truncated value with size 32 to match size of target (2)" {  } { { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 decode.v(47) " "Warning (10230): Verilog HDL assignment warning at decode.v(47): truncated value with size 32 to match size of target (2)" {  } { { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "myrx.v 1 1 " "Warning: Using design file myrx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MyRx " "Info: Found entity 1: MyRx" {  } { { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyRx MyRx:inst1 " "Info: Elaborating entity \"MyRx\" for hierarchy \"MyRx:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 280 1744 1896 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myrx.v(17) " "Warning (10230): Verilog HDL assignment warning at myrx.v(17): truncated value with size 32 to match size of target (4)" {  } { { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myrx.v(25) " "Warning (10230): Verilog HDL assignment warning at myrx.v(25): truncated value with size 32 to match size of target (4)" {  } { { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myrx.v(30) " "Warning (10230): Verilog HDL assignment warning at myrx.v(30): truncated value with size 32 to match size of target (4)" {  } { { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myrx.v(34) " "Warning (10230): Verilog HDL assignment warning at myrx.v(34): truncated value with size 32 to match size of target (4)" {  } { { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myrx.v(37) " "Warning (10230): Verilog HDL assignment warning at myrx.v(37): truncated value with size 32 to match size of target (4)" {  } { { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 myrx.v(41) " "Warning (10230): Verilog HDL assignment warning at myrx.v(41): truncated value with size 12 to match size of target (8)" {  } { { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myrx.v(49) " "Warning (10230): Verilog HDL assignment warning at myrx.v(49): truncated value with size 32 to match size of target (4)" {  } { { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst30 " "Info: Elaborating entity \"MUX\" for hierarchy \"MUX:inst30\"" {  } { { "Block1.bdf" "inst30" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 576 1736 1848 664 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX:inst30 " "Info: Elaborated megafunction instantiation \"MUX:inst30\"" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 576 1736 1848 664 "inst30" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX:inst30 " "Info: Instantiated megafunction \"MUX:inst30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Info: Parameter \"WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 6 " "Info: Parameter \"WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 576 1736 1848 664 "inst30" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX:inst30\|lpm_mux:\$00001 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"MUX:inst30\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "d:/altera/91/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MUX:inst30\|lpm_mux:\$00001 MUX:inst30 " "Info: Elaborated megafunction instantiation \"MUX:inst30\|lpm_mux:\$00001\", which is child of megafunction instantiation \"MUX:inst30\"" {  } { { "mux.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 576 1736 1848 664 "inst30" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rrc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_rrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rrc " "Info: Found entity 1: mux_rrc" {  } { { "db/mux_rrc.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/mux_rrc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rrc MUX:inst30\|lpm_mux:\$00001\|mux_rrc:auto_generated " "Info: Elaborating entity \"mux_rrc\" for hierarchy \"MUX:inst30\|lpm_mux:\$00001\|mux_rrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "trigreg.v 1 1 " "Warning: Using design file trigreg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TrigReg " "Info: Found entity 1: TrigReg" {  } { { "trigreg.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigreg.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TrigReg TrigReg:inst6 " "Info: Elaborating entity \"TrigReg\" for hierarchy \"TrigReg:inst6\"" {  } { { "Block1.bdf" "inst6" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 584 1528 1672 680 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "trigreg.v" "lpm_shiftreg_component" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigreg.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "trigreg.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigreg.v" 70 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Info: Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Info: Parameter \"lpm_width\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "trigreg.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigreg.v" 70 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clkd16.v 1 1 " "Warning: Using design file clkd16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CLKD16 " "Info: Found entity 1: CLKD16" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKD16 CLKD16:inst5 " "Info: Elaborating entity \"CLKD16\" for hierarchy \"CLKD16:inst5\"" {  } { { "Block1.bdf" "inst5" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 56 704 824 152 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clkd16.v(29) " "Warning (10230): Verilog HDL assignment warning at clkd16.v(29): truncated value with size 32 to match size of target (3)" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16Trig 16Trig:inst4 " "Info: Elaborating entity \"16Trig\" for hierarchy \"16Trig:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 616 1120 1280 872 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QTrig 16Trig:inst4\|QTrig:inst7 " "Info: Elaborating entity \"QTrig\" for hierarchy \"16Trig:inst4\|QTrig:inst7\"" {  } { { "16Trig.bdf" "inst7" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/16Trig.bdf" { { 152 432 592 344 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "trig.v 1 1 " "Warning: Using design file trig.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 trig " "Info: Found entity 1: trig" {  } { { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig 16Trig:inst4\|QTrig:inst7\|trig:inst " "Info: Elaborating entity \"trig\" for hierarchy \"16Trig:inst4\|QTrig:inst7\|trig:inst\"" {  } { { "QTrig.bdf" "inst" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/QTrig.bdf" { { 8 248 392 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decode24.v 1 1 " "Warning: Using design file decode24.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decode24 " "Info: Found entity 1: Decode24" {  } { { "decode24.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode24.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode24 16Trig:inst4\|QTrig:inst7\|Decode24:inst4 " "Info: Elaborating entity \"Decode24\" for hierarchy \"16Trig:inst4\|QTrig:inst7\|Decode24:inst4\"" {  } { { "QTrig.bdf" "inst4" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/QTrig.bdf" { { -112 248 376 0 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode 16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "decode24.v" "lpm_decode_component" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode24.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "decode24.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode24.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Info: Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode24.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode24.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cdi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_cdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cdi " "Info: Found entity 1: decode_cdi" {  } { { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/decode_cdi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cdi 16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated " "Info: Elaborating entity \"decode_cdi\" for hierarchy \"16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "add_latch.v 1 1 " "Warning: Using design file add_latch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_LATCH " "Info: Found entity 1: ADD_LATCH" {  } { { "add_latch.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/add_latch.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_LATCH ADD_LATCH:inst31 " "Info: Elaborating entity \"ADD_LATCH\" for hierarchy \"ADD_LATCH:inst31\"" {  } { { "Block1.bdf" "inst31" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 800 1616 1776 904 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch ADD_LATCH:inst31\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\"" {  } { { "add_latch.v" "lpm_latch_component" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/add_latch.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ADD_LATCH:inst31\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\"" {  } { { "add_latch.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/add_latch.v" 59 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADD_LATCH:inst31\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_LATCH " "Info: Parameter \"lpm_type\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "add_latch.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/add_latch.v" 59 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:inst28 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:inst28\"" {  } { { "Block1.bdf" "inst28" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 936 40 200 1032 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "led_sw.v 1 1 " "Warning: Using design file led_sw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LED_SW " "Info: Found entity 1: LED_SW" {  } { { "led_sw.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/led_sw.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_SW LED_SW:inst17 " "Info: Elaborating entity \"LED_SW\" for hierarchy \"LED_SW:inst17\"" {  } { { "Block1.bdf" "inst17" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 288 1144 1240 512 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomSeq RandomSeq:inst8 " "Info: Elaborating entity \"RandomSeq\" for hierarchy \"RandomSeq:inst8\"" {  } { { "Block1.bdf" "inst8" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "testoutput.v 1 1 " "Warning: Using design file testoutput.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TestOutput " "Info: Found entity 1: TestOutput" {  } { { "testoutput.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/testoutput.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestOutput RandomSeq:inst8\|TestOutput:inst4 " "Info: Elaborating entity \"TestOutput\" for hierarchy \"RandomSeq:inst8\|TestOutput:inst4\"" {  } { { "RandomSeq.bdf" "inst4" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -104 432 560 -8 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "randomplls.v 1 1 " "Warning: Using design file randomplls.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RandomPLLs " "Info: Found entity 1: RandomPLLs" {  } { { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomPLLs RandomSeq:inst8\|RandomPLLs:inst " "Info: Elaborating entity \"RandomPLLs\" for hierarchy \"RandomSeq:inst8\|RandomPLLs:inst\"" {  } { { "RandomSeq.bdf" "inst" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\"" {  } { { "randomplls.v" "altpll_component" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\"" {  } { { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component " "Info: Instantiated megafunction \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Info: Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 49 " "Info: Parameter \"clk0_multiply_by\" = \"49\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Info: Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 250000 " "Info: Parameter \"clk1_phase_shift\" = \"250000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 20000 " "Info: Parameter \"clk2_divide_by\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 20 " "Info: Parameter \"clk3_divide_by\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Info: Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Info: Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK3 " "Info: Parameter \"compensate_clock\" = \"CLK3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=RandomPLLs " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=RandomPLLs\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Info: Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Info: Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/randomplls_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/randomplls_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 RandomPLLs_altpll " "Info: Found entity 1: RandomPLLs_altpll" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomPLLs_altpll RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated " "Info: Elaborating entity \"RandomPLLs_altpll\" for hierarchy \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Warning: Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_Reconfig_TOP:inst\|the_pll:inst8\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Warning (14320): Synthesized away node \"PLL_Reconfig_TOP:inst\|the_pll:inst8\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "altpll_reconfig_TOP/the_pll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/the_pll.v" 138 0 0 } } { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { { 112 1104 1440 328 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 136 232 456 296 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_Reconfig_TOP:inst\|rom_4:inst7\|altsyncram:altsyncram_component\|altsyncram_bhc1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"PLL_Reconfig_TOP:inst\|rom_4:inst7\|altsyncram:altsyncram_component\|altsyncram_bhc1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_bhc1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_bhc1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altpll_reconfig_TOP/rom_4.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_4.v" 76 0 0 } } { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { { 344 824 1040 480 "inst7" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 136 232 456 296 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_Reconfig_TOP:inst\|rom_3:inst6\|altsyncram:altsyncram_component\|altsyncram_fhc1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"PLL_Reconfig_TOP:inst\|rom_3:inst6\|altsyncram:altsyncram_component\|altsyncram_fhc1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_fhc1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_fhc1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altpll_reconfig_TOP/rom_3.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_3.v" 76 0 0 } } { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { { 344 600 816 480 "inst6" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 136 232 456 296 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_Reconfig_TOP:inst\|rom_2:inst5\|altsyncram:altsyncram_component\|altsyncram_ric1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"PLL_Reconfig_TOP:inst\|rom_2:inst5\|altsyncram:altsyncram_component\|altsyncram_ric1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ric1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_ric1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altpll_reconfig_TOP/rom_2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_2.v" 76 0 0 } } { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { { 344 376 592 480 "inst5" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 136 232 456 296 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_Reconfig_TOP:inst\|rom_1:inst4\|altsyncram:altsyncram_component\|altsyncram_cfa1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"PLL_Reconfig_TOP:inst\|rom_1:inst4\|altsyncram:altsyncram_component\|altsyncram_cfa1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_cfa1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_cfa1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altpll_reconfig_TOP/rom_1.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/rom_1.v" 76 0 0 } } { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { { 344 152 368 480 "inst4" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 136 232 456 296 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSUTIL_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TAN" "" "Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" {  } {  } 0 0 "Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "AllStore:inst2\|21mux:inst16\|5~synth " "Warning: Found clock multiplexer AllStore:inst2\|21mux:inst16\|5~synth" {  } { { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Info: Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ALTSYNCRAM 512 " "Info: Converted the following logical RAM block \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ALTSYNCRAM\" slices to smaller maximum block depth of 512" { { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a31 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1031 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a30 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 999 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a29 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 967 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a28 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 935 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a27 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 903 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a26 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 871 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a25 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 839 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a24 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 807 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a23 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 775 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a22 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 743 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a21 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 711 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a20 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 679 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a19 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 647 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a18 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 615 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a17 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 583 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a16 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 551 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a15 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 519 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a14 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 487 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a13 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 455 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a12 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 423 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a11 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 391 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a10 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 359 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a9 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 327 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a8 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 295 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a7 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 263 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a6 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 231 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a5 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 199 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a4 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 167 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a3 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 135 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a2 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 103 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a1 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 71 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a0 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 39 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a87 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a87\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2823 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a79 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a79\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2567 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a71 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a71\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2311 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a95 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a95\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3079 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a47 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a47\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1543 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a55 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a55\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1799 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a39 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a39\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1287 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a63 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a63\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2055 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a111 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a111\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3591 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a119 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a119\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3847 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a103 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a103\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3335 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a127 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a127\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 4103 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a54 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a54\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1767 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a86 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a86\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2791 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a118 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a118\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3815 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a78 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a78\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2535 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a46 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a46\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1511 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a110 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a110\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3559 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a38 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a38\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1255 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a70 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a70\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2279 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a102 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a102\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3303 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a94 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a94\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3047 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a62 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a62\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2023 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a126 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a126\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 4071 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a53 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a53\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1735 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a45 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a45\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1479 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a37 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a37\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1223 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a61 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a61\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1991 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a77 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a77\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2503 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a85 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a85\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2759 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a69 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a69\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2247 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a93 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a93\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3015 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a117 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a117\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3783 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a109 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a109\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3527 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a101 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a101\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3271 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a125 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a125\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 4039 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a44 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a44\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1447 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a76 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a76\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2471 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a108 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a108\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3495 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a84 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a84\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2727 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a52 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a52\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1703 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a116 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a116\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3751 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a68 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a68\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2215 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a36 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a36\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1191 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a100 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a100\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3239 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a60 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a60\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1959 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a92 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a92\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2983 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a124 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a124\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 4007 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a83 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a83\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2695 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a75 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a75\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2439 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a67 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a67\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2183 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a91 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a91\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2951 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a43 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a43\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1415 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a51 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a51\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1671 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a35 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1159 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a59 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a59\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1927 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a107 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a107\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3463 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a115 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a115\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3719 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a99 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a99\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3207 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a123 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a123\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3975 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a50 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a50\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1639 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a82 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a82\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2663 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a114 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a114\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3687 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a74 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a74\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2407 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a42 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a42\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1383 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a106 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a106\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3431 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a34 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1127 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a66 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a66\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2151 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a98 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a98\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3175 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a90 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a90\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2919 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a58 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a58\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1895 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a122 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a122\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3943 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a49 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a49\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1607 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a41 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a41\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1351 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a33 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1095 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a57 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a57\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1863 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a73 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a73\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2375 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a81 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a81\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2631 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a65 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a65\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2119 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a89 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a89\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2887 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a113 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a113\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3655 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a105 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a105\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3399 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a97 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a97\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3143 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a121 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a121\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3911 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a40 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a40\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1319 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a72 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a72\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2343 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a104 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a104\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3367 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a80 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a80\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2599 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a48 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a48\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1575 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a112 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a112\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3623 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a64 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a64\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2087 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a32 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1063 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a96 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a96\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3111 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a56 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a56\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 1831 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a88 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a88\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 2855 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a120 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a120\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 3879 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fifo.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 344 304 512 568 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "" 0 -1}  } {  } 0 0 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0 " "Info: Elaborated megafunction instantiation \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 39 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0 " "Info: Instantiated megafunction \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Info: Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Info: Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Info: Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Info: Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Info: Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Info: Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Info: Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Info: Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Info: Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Info: Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Info: Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info: Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Info: Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Info: Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Info: Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Info: Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Info: Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Info: Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Info: Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_B " "Info: Parameter \"INIT_FILE_LAYOUT\" = \"PORT_B\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 512 " "Info: Parameter \"MAXIMUM_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Info: Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Info: Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Info: Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Info: Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Info: Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Info: Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Info: Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Info: Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Info: Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_t1g1.tdf" 39 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sch3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sch3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sch3 " "Info: Found entity 1: altsyncram_sch3" {  } { { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Info: Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/decode_dra.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0pb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0pb " "Info: Found entity 1: mux_0pb" {  } { { "db/mux_0pb.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/mux_0pb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 78 " "Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 78 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 0 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 38 -1 0 } } { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 57 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "state\[0\] GND " "Warning (13410): Pin \"state\[0\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 672 640 816 688 "state\[3..0\]" "" } { 856 8 104 872 "state\[3\]" "" } { 968 216 312 984 "state\[0\]" "" } { 960 816 912 976 "state\[1\]" "" } { 952 1424 1520 968 "state\[2\]" "" } { 952 2056 2152 968 "state\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_DP GND " "Warning (13410): Pin \"HEX0_DP\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 976 312 488 992 "HEX0_DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[9\] VCC " "Warning (13410): Pin \"LED\[9\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[8\] VCC " "Warning (13410): Pin \"LED\[8\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[7\] VCC " "Warning (13410): Pin \"LED\[7\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[6\] VCC " "Warning (13410): Pin \"LED\[6\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[5\] VCC " "Warning (13410): Pin \"LED\[5\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[4\] VCC " "Warning (13410): Pin \"LED\[4\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[3\] VCC " "Warning (13410): Pin \"LED\[3\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "core:inst14\|state\[3\] High " "Critical Warning (18010): Register core:inst14\|state\[3\] will power up to High" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OutputController:inst13\|tIndex\[4\] Low " "Critical Warning (18010): Register OutputController:inst13\|tIndex\[4\] will power up to Low" {  } { { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OutputController:inst13\|tIndex\[3\] Low " "Critical Warning (18010): Register OutputController:inst13\|tIndex\[3\] will power up to Low" {  } { { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OutputController:inst13\|tIndex\[2\] Low " "Critical Warning (18010): Register OutputController:inst13\|tIndex\[2\] will power up to Low" {  } { { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OutputController:inst13\|tIndex\[1\] Low " "Critical Warning (18010): Register OutputController:inst13\|tIndex\[1\] will power up to Low" {  } { { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 17 " "Info: 17 registers lost all their fanouts during netlist optimizations. The first 17 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|rom_4:inst7\|altsyncram:altsyncram_component\|altsyncram_bhc1:auto_generated\|rden_a_store " "Info: Register \"PLL_Reconfig_TOP:inst\|rom_4:inst7\|altsyncram:altsyncram_component\|altsyncram_bhc1:auto_generated\|rden_a_store\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|rom_3:inst6\|altsyncram:altsyncram_component\|altsyncram_fhc1:auto_generated\|rden_a_store " "Info: Register \"PLL_Reconfig_TOP:inst\|rom_3:inst6\|altsyncram:altsyncram_component\|altsyncram_fhc1:auto_generated\|rden_a_store\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|rom_2:inst5\|altsyncram:altsyncram_component\|altsyncram_ric1:auto_generated\|rden_a_store " "Info: Register \"PLL_Reconfig_TOP:inst\|rom_2:inst5\|altsyncram:altsyncram_component\|altsyncram_ric1:auto_generated\|rden_a_store\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|rom_1:inst4\|altsyncram:altsyncram_component\|altsyncram_cfa1:auto_generated\|rden_a_store " "Info: Register \"PLL_Reconfig_TOP:inst\|rom_1:inst4\|altsyncram:altsyncram_component\|altsyncram_cfa1:auto_generated\|rden_a_store\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data17\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data17\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data7\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data7\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data6\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data6\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data5\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data5\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data4\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data4\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data3\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data3\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data2\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data1\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data0\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data0\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\|state~4 " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\|state~5 " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\|state~6 " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|wren_a_store " "Info: Register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|wren_a_store\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|cuda_combout_wire\[0\] " "Info (17048): Logic cell \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|cuda_combout_wire\[0\]\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "le_comb8" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 394 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|cuda_combout_wire\[1\] " "Info (17048): Logic cell \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|cuda_combout_wire\[1\]\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "le_comb9" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 409 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|cuda_combout_wire\[2\] " "Info (17048): Logic cell \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|cuda_combout_wire\[2\]\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "le_comb10" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 379 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 compensate_clock clock3 CLK\[3\] " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock3 but port CLK\[3\] is not connected" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } }  } 0 0 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 CLK\[3\] clk3_multiply_by clk3_divide_by " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1961 " "Info: Implemented 1961 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "174 " "Info: Implemented 174 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1245 " "Info: Implemented 1245 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "517 " "Info: Implemented 517 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Info: Implemented 3 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 08 20:46:39 2011 " "Info: Processing ended: Tue Nov 08 20:46:39 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Info: Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
