

================================================================
== Vitis HLS Report for 'tasi_metaLoader'
================================================================
* Date:           Tue Jul 19 06:13:21 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  4.277 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  8.554 ns|  8.554 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.27>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tasi_meta2pkgPushCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tasi_meta2pkgPushCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tasi_meta2pkgPushCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txAppStream2event_mergeEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txAppStream2event_mergeEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txAppStream2event_mergeEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tasi_meta2pkgPushCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txAppStream2event_mergeEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %m_axis_tx_data_rsp_V, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_tx_data_req_metadata_V, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:39]   --->   Operation 30 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tai_state_load = load i1 %tai_state"   --->   Operation 31 'load' 'tai_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%len_V = load i16 %tasi_writeMeta_length_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:89]   --->   Operation 32 'load' 'len_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tai_state_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:57]   --->   Operation 33 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %s_axis_tx_data_req_metadata_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 34 'nbreadreq' 'tmp_i' <Predicate = (!tai_state_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp_i, void %tasi_metaLoader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:60]   --->   Operation 35 'br' 'br_ln60' <Predicate = (!tai_state_load)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%s_axis_tx_data_req_metadata_V_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %s_axis_tx_data_req_metadata_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 's_axis_tx_data_req_metadata_V_read' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %s_axis_tx_data_req_metadata_V_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'trunc' 'trunc_ln145' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i16 %tasi_writeMeta_sessionID_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'store' 'store_ln145' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %s_axis_tx_data_req_metadata_V_read, i32 16, i32 31" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'partselect' 'trunc_ln145_s' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %trunc_ln145_s, i16 %tasi_writeMeta_length_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'store' 'store_ln145' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %tai_state"   --->   Operation 41 'store' 'store_ln0' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_i_245 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %txSar2txApp_upd_rsp, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 42 'nbreadreq' 'tmp_i_245' <Predicate = (tai_state_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_i_245, void %tasi_metaLoader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:72]   --->   Operation 43 'br' 'br_ln72' <Predicate = (tai_state_load)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %stateTable2txApp_rsp, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 44 'nbreadreq' 'tmp_3_i' <Predicate = (tai_state_load & tmp_i_245)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_3_i, void %tasi_metaLoader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:72]   --->   Operation 45 'br' 'br_ln72' <Predicate = (tai_state_load & tmp_i_245)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.16ns)   --->   "%state_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %stateTable2txApp_rsp" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'read' 'state_5' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (1.06ns)   --->   "%txSar2txApp_upd_rsp_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %txSar2txApp_upd_rsp" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'read' 'txSar2txApp_upd_rsp_read' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%writeSar_ackd_V = partselect i18 @_ssdm_op_PartSelect.i18.i128.i32.i32, i128 %txSar2txApp_upd_rsp_read, i32 32, i32 49" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'partselect' 'writeSar_ackd_V' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%writeSar_mempt_V = partselect i18 @_ssdm_op_PartSelect.i18.i128.i32.i32, i128 %txSar2txApp_upd_rsp_read, i32 64, i32 81" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'partselect' 'writeSar_mempt_V' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%writeSar_min_window_V = partselect i18 @_ssdm_op_PartSelect.i18.i128.i32.i32, i128 %txSar2txApp_upd_rsp_read, i32 96, i32 113" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'partselect' 'writeSar_min_window_V' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213 = sub i18 %writeSar_ackd_V, i18 %writeSar_mempt_V"   --->   Operation 51 'sub' 'sub_ln213' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 52 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%maxWriteLength = add i18 %sub_ln213, i18 262143"   --->   Operation 52 'add' 'maxWriteLength' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%usedLength = sub i18 %writeSar_mempt_V, i18 %writeSar_ackd_V"   --->   Operation 53 'sub' 'usedLength' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.69ns)   --->   "%icmp_ln886 = icmp_ugt  i18 %writeSar_min_window_V, i18 %usedLength"   --->   Operation 54 'icmp' 'icmp_ln886' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%usableWindow_V = sub i18 %writeSar_min_window_V, i18 %usedLength"   --->   Operation 55 'sub' 'usableWindow_V' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.29ns)   --->   "%usableWindow_V_1 = select i1 %icmp_ln886, i18 %usableWindow_V, i18 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:81]   --->   Operation 56 'select' 'usableWindow_V_1' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.85ns)   --->   "%icmp_ln86 = icmp_eq  i32 %state_5, i32 3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:86]   --->   Operation 57 'icmp' 'icmp_ln86' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:86]   --->   Operation 58 'br' 'br_ln86' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %tai_state"   --->   Operation 59 'store' 'store_ln0' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & !icmp_ln86)> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i16 %len_V"   --->   Operation 60 'zext' 'zext_ln886' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.69ns)   --->   "%icmp_ln886_2 = icmp_ugt  i18 %zext_ln886, i18 %maxWriteLength"   --->   Operation 61 'icmp' 'icmp_ln886_2' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.69ns)   --->   "%icmp_ln878 = icmp_ult  i18 %usableWindow_V_1, i18 %zext_ln886"   --->   Operation 62 'icmp' 'icmp_ln878' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns)   --->   "%or_ln100 = or i1 %icmp_ln886_2, i1 %icmp_ln878" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:100]   --->   Operation 63 'or' 'or_ln100' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %or_ln100, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:100]   --->   Operation 64 'br' 'br_ln100' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %tai_state"   --->   Operation 65 'store' 'store_ln0' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %tai_state"   --->   Operation 66 'store' 'store_ln0' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & or_ln100)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.85>
ST_2 : Operation 67 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %txApp2stateTable_req, i16 %trunc_ln145" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'write' 'write_ln174' <Predicate = (!tai_state_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i16 %trunc_ln145" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'zext' 'zext_ln174' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.06ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %txApp2txSar_upd_req, i96 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'write' 'write_ln174' <Predicate = (!tai_state_load & tmp_i)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 64> <FIFO>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln69 = br void %tasi_metaLoader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:69]   --->   Operation 70 'br' 'br_ln69' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16 %tasi_writeMeta_sessionID_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:89]   --->   Operation 71 'load' 'p_Val2_s' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i15.i18.i16.i16, i15 16384, i18 %maxWriteLength, i16 %len_V, i16 %p_Val2_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'bitconcatenate' 'or_ln' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & !icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln174_11 = zext i65 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'zext' 'zext_ln174_11' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & !icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_tx_data_rsp_V, i96 %zext_ln174_11" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & !icmp_ln86)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i16 %p_Val2_s"   --->   Operation 75 'trunc' 'trunc_ln215' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_57_i = bitconcatenate i94 @_ssdm_op_BitConcatenate.i94.i12.i18.i48.i16, i12 %trunc_ln215, i18 %writeSar_mempt_V, i48 0, i16 %len_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'bitconcatenate' 'tmp_57_i' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln174 = or i94 %tmp_57_i, i94 72339073309605888" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'or' 'or_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln174_13 = zext i94 %or_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'zext' 'zext_ln174_13' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tasi_meta2pkgPushCmd, i128 %zext_ln174_13" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_58_i = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i18.i16.i16, i18 %maxWriteLength, i16 %len_V, i16 %p_Val2_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'bitconcatenate' 'tmp_58_i' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln174_14 = zext i50 %tmp_58_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'zext' 'zext_ln174_14' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_tx_data_rsp_V, i96 %zext_ln174_14" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i14.i18.i16.i16.i32, i16 %len_V, i14 0, i18 %writeSar_mempt_V, i16 0, i16 %p_Val2_s, i32 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'bitconcatenate' 'or_ln174_s' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln174_15 = zext i112 %or_ln174_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'zext' 'zext_ln174_15' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.06ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %txAppStream2event_mergeEvent, i128 %zext_ln174_15" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_2 : Operation 86 [1/1] (0.79ns)   --->   "%add_ln208 = add i18 %writeSar_mempt_V, i18 %zext_ln886"   --->   Operation 86 'add' 'add_ln208' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln174_2 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i15.i18.i16.i16, i15 16384, i18 %add_ln208, i16 0, i16 %p_Val2_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'bitconcatenate' 'or_ln174_2' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln174_16 = zext i65 %or_ln174_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'zext' 'zext_ln174_16' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.06ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %txApp2txSar_upd_req, i96 %zext_ln174_16" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 64> <FIFO>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln174_1 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i16.i18.i16.i16, i16 32768, i18 %usableWindow_V_1, i16 %len_V, i16 %p_Val2_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'bitconcatenate' 'or_ln174_1' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & or_ln100)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln174_12 = zext i66 %or_ln174_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'zext' 'zext_ln174_12' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & or_ln100)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_tx_data_rsp_V, i96 %zext_ln174_12" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_tx_data_rsp_V, i96 %zext_ln174_11" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & !icmp_ln86)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln91 = br void %tasi_metaLoader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:91]   --->   Operation 94 'br' 'br_ln91' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & !icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 95 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_tx_data_rsp_V, i96 %zext_ln174_14" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %tasi_metaLoader.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 97 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_tx_data_rsp_V, i96 %zext_ln174_12" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 97 'write' 'write_ln174' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln106 = br void %tasi_metaLoader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:106]   --->   Operation 98 'br' 'br_ln106' <Predicate = (tai_state_load & tmp_i_245 & tmp_3_i & icmp_ln86 & or_ln100)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 99 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 4.28ns
The critical path consists of the following:
	fifo read on port 'txSar2txApp_upd_rsp' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [69]  (1.06 ns)
	'sub' operation ('usedLength') [75]  (0.797 ns)
	'sub' operation ('usableWindow.V') [77]  (0.797 ns)
	'select' operation ('usableWindow.V', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:81) [78]  (0.293 ns)
	'icmp' operation ('icmp_ln878') [91]  (0.699 ns)
	'or' operation ('or_ln100', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:100) [92]  (0.122 ns)
	blocking operation 0.509 ns on control path)

 <State 2>: 1.86ns
The critical path consists of the following:
	'add' operation ('add_ln208') [106]  (0.797 ns)
	fifo write on port 'txApp2txSar_upd_req' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [109]  (1.06 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
