// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2021 Rockchip Electronics Co., Ltd.
 *
 */

&spi0 {
        status = "disabled";
};

&i2c6 {
	status = "okay";

        imx415: imx415@37{
               compatible = "sony,imx415";
               reg = <0x37>;
               clocks = <&cru CLK_MIPI_CAMARAOUT_M1>;
               clock-names = "xvclk";
               pinctrl-names = "default";
               pinctrl-0 = <&mipim1_camera1_clk>;
               power-domains = <&power RK3588_PD_VI>;

               power-gpios = <&gpio3 RK_PD5 GPIO_ACTIVE_HIGH>;
               reset-gpios = <&pca9555 PCA_IO0_5 GPIO_ACTIVE_LOW>;
	       #define FF_COMPATIBLE
               //avdd-supply = <&vcc_mipidcphy0>;
               firefly,clkout-enabled-index = <0>;
               rockchip,camera-module-index = <0>;
               rockchip,camera-module-facing = "back";
               rockchip,camera-module-name = "CMK-OT2022-PX1";
               rockchip,camera-module-lens-name = "IR0147-50IRC-8M-F20";
               port {
                        imx415_out0: endpoint {
                               remote-endpoint = <&mipidphy0_in_ucam1>;
                               data-lanes = <1 2 3 4>;
                       };
               };
       };

};

&csi2_dphy0 {
	status = "okay";
#ifdef FF_COMPATIBLE 
	firefly-compatible;
#endif
	ports {
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipidphy0_in_ucam1: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&imx415_out0>;
				data-lanes = <1 2 3 4>;
			};
		};
		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			csidphy0_out1: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&mipi2_csi2_input1>;
			};
		};
	};
};

&csi2_dphy0_hw {
	status = "okay";
};


&mipi2_csi2 {
	status = "okay";
#ifdef FF_COMPATIBLE
	firefly-compatible;
#endif
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi2_csi2_input1: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&csidphy0_out1>;
			};
		};

		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi2_csi2_output1: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&cif_mipi2_in1>;
			};
		};
	};
};

&rkcif_mipi_lvds2 {
	status = "okay";

	port {
		cif_mipi2_in1: endpoint {
			remote-endpoint = <&mipi2_csi2_output1>;
		};
	};
};

&rkcif_mipi_lvds2_sditf {
	status = "okay";

	port {
		mipi2_lvds2_sditf: endpoint {
			remote-endpoint = <&isp0_vir2>;
		};
	};
};

&rkcif {
	status = "okay";
};

&rkcif_mmu {
	status = "okay";
};

&rkisp0 {
	status = "okay";
};

&isp0_mmu {
	status = "okay";
};

&rkisp0_vir2 {
	status = "okay";

	port {
		#address-cells = <1>;
		#size-cells = <0>;

		isp0_vir2: endpoint@0 {
			reg = <0>;
			remote-endpoint = <&mipi2_lvds2_sditf>;
		};
	};
};
