

================================================================
== Vivado HLS Report for 'unoptimized_conv_3_3'
================================================================
* Date:           Tue Oct 13 14:40:47 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_3_3
* Solution:       conv_3_3
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.129 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    31258|    31258| 0.156 ms | 0.156 ms |  31258|  31258|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     4224|     4224|        66|          -|          -|    64|    no    |
        | + Loop 1.1  |       64|       64|         1|          -|          -|    64|    no    |
        |- Loop 2     |    27032|    27032|       436|          -|          -|    62|    no    |
        | + Loop 2.1  |      434|      434|         7|          -|          -|    62|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      2|       -|       -|    -|
|Expression       |        -|      -|       0|     370|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        4|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     199|    -|
|Register         |        -|      -|     200|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      2|     200|     569|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |unoptimized_conv_cud_U6  |unoptimized_conv_cud  | i0 + i1 * i2 |
    |unoptimized_conv_cud_U7  |unoptimized_conv_cud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |hw_input_global_wrap_U  |unoptimized_conv_bkb  |        4|  0|   0|    0|  4096|   16|     1|        65536|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |        4|  0|   0|    0|  4096|   16|     1|        65536|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln142_fu_283_p2                   |     +    |      0|  0|  15|           6|           2|
    |add_ln187_fu_326_p2                   |     +    |      0|  0|  15|           2|           6|
    |add_ln321_fu_261_p2                   |     +    |      0|  0|  21|          14|          14|
    |add_ln58_1_fu_470_p2                  |     +    |      0|  0|  16|          16|          16|
    |add_ln58_2_fu_476_p2                  |     +    |      0|  0|  16|          16|          16|
    |add_ln58_3_fu_501_p2                  |     +    |      0|  0|  16|          16|          16|
    |add_ln58_6_fu_505_p2                  |     +    |      0|  0|  16|          16|          16|
    |add_ln58_7_fu_510_p2                  |     +    |      0|  0|  16|          16|          16|
    |add_ln58_fu_465_p2                    |     +    |      0|  0|  23|          16|          16|
    |c3_1_fu_277_p2                        |     +    |      0|  0|  15|           6|           1|
    |c3_fu_227_p2                          |     +    |      0|  0|  15|           7|           1|
    |c5_1_fu_295_p2                        |     +    |      0|  0|  15|           6|           1|
    |c5_fu_251_p2                          |     +    |      0|  0|  15|           7|           1|
    |hw_output_stencil_values_V_val_V_din  |     +    |      0|  0|  16|          16|          16|
    |tmp_i231_fu_460_p2                    |     +    |      0|  0|  21|          14|          14|
    |grp_fu_522_p2                         |     -    |      0|  0|  23|          16|          16|
    |grp_fu_530_p2                         |     -    |      0|  0|  23|          16|          16|
    |p_265_fu_444_p2                       |     -    |      0|  0|  23|          16|          16|
    |ap_block_state3                       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln391_fu_221_p2                  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln392_fu_245_p2                  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln394_fu_271_p2                  |   icmp   |      0|  0|  11|           6|           3|
    |icmp_ln395_fu_289_p2                  |   icmp   |      0|  0|  11|           6|           3|
    |ap_block_state1                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11                      |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 370|         251|         225|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  53|         12|    1|         12|
    |ap_done                                 |   9|          2|    1|          2|
    |hw_input_global_wrap_1_reg_175          |   9|          2|    7|         14|
    |hw_input_global_wrap_2_reg_186          |   9|          2|    7|         14|
    |hw_input_global_wrap_address0           |  38|          7|   12|         84|
    |hw_input_global_wrap_address1           |  27|          5|   12|         60|
    |hw_input_stencil_values_V_val_V_blk_n   |   9|          2|    1|          2|
    |hw_output_s0_x_v32_a_reg_209            |   9|          2|    6|         12|
    |hw_output_s0_y_v33_a_reg_197            |   9|          2|    6|         12|
    |hw_output_stencil_values_V_val_V_blk_n  |   9|          2|    1|          2|
    |real_start                              |   9|          2|    1|          2|
    |tlast_values_V_val_V_blk_n              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 199|         42|   56|        218|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln142_reg_570                |   6|   0|    6|          0|
    |add_ln187_reg_604                |   6|   0|    6|          0|
    |add_ln58_2_reg_671               |  15|   0|   16|          1|
    |add_ln58_4_reg_646               |  16|   0|   16|          0|
    |add_ln58_5_reg_676               |  16|   0|   16|          0|
    |add_ln58_reg_666                 |  16|   0|   16|          0|
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |c3_1_reg_562                     |   6|   0|    6|          0|
    |c3_reg_541                       |   7|   0|    7|          0|
    |c5_1_reg_580                     |   6|   0|    6|          0|
    |empty_11_reg_631                 |  14|   0|   14|          0|
    |hw_input_global_wrap_15_reg_625  |  16|   0|   16|          0|
    |hw_input_global_wrap_1_reg_175   |   7|   0|    7|          0|
    |hw_input_global_wrap_2_reg_186   |   7|   0|    7|          0|
    |hw_input_global_wrap_7_reg_593   |  16|   0|   16|          0|
    |hw_output_s0_x_v32_a_reg_209     |   6|   0|    6|          0|
    |hw_output_s0_y_v33_a_reg_197     |   6|   0|    6|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |tmp_i231_reg_661                 |  14|   0|   14|          0|
    |zext_ln392_reg_546               |   7|   0|   14|          7|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 200|   0|  208|          8|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+----------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                   |  in |    1| ap_ctrl_hs |       unoptimized_conv_3_3       | return value |
|ap_rst                                   |  in |    1| ap_ctrl_hs |       unoptimized_conv_3_3       | return value |
|ap_start                                 |  in |    1| ap_ctrl_hs |       unoptimized_conv_3_3       | return value |
|start_full_n                             |  in |    1| ap_ctrl_hs |       unoptimized_conv_3_3       | return value |
|ap_done                                  | out |    1| ap_ctrl_hs |       unoptimized_conv_3_3       | return value |
|ap_continue                              |  in |    1| ap_ctrl_hs |       unoptimized_conv_3_3       | return value |
|ap_idle                                  | out |    1| ap_ctrl_hs |       unoptimized_conv_3_3       | return value |
|ap_ready                                 | out |    1| ap_ctrl_hs |       unoptimized_conv_3_3       | return value |
|start_out                                | out |    1| ap_ctrl_hs |       unoptimized_conv_3_3       | return value |
|start_write                              | out |    1| ap_ctrl_hs |       unoptimized_conv_3_3       | return value |
|hw_input_stencil_values_V_val_V_dout     |  in |   16|   ap_fifo  |  hw_input_stencil_values_V_val_V |    pointer   |
|hw_input_stencil_values_V_val_V_empty_n  |  in |    1|   ap_fifo  |  hw_input_stencil_values_V_val_V |    pointer   |
|hw_input_stencil_values_V_val_V_read     | out |    1|   ap_fifo  |  hw_input_stencil_values_V_val_V |    pointer   |
|hw_output_stencil_values_V_val_V_din     | out |   16|   ap_fifo  | hw_output_stencil_values_V_val_V |    pointer   |
|hw_output_stencil_values_V_val_V_full_n  |  in |    1|   ap_fifo  | hw_output_stencil_values_V_val_V |    pointer   |
|hw_output_stencil_values_V_val_V_write   | out |    1|   ap_fifo  | hw_output_stencil_values_V_val_V |    pointer   |
|tlast_values_V_val_V_din                 | out |    1|   ap_fifo  |       tlast_values_V_val_V       |    pointer   |
|tlast_values_V_val_V_full_n              |  in |    1|   ap_fifo  |       tlast_values_V_val_V       |    pointer   |
|tlast_values_V_val_V_write               | out |    1|   ap_fifo  |       tlast_values_V_val_V       |    pointer   |
+-----------------------------------------+-----+-----+------------+----------------------------------+--------------+

