PC: 2
Reg:
reg_op1: 0xc93b|SIMD[00111011/1.375 11001001/-4.5 11000001/-2.25 11000011/-2.75 01000001/2.25 00111110/1.75 01001000/4 11001000/-4 ]
reg_op2: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_res: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_north_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_south_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_west_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_east_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_predicate: false
reg_loop_start: 2
reg_loop_end: 5
Sig:
wire_alu_out: None
wire_north_in: None
wire_south_in: None
wire_west_in: Some(SIMD[00111011/1.375 11001001/-4.5 11000001/-2.25 11000011/-2.75 01000001/2.25 00111110/1.75 01001000/4 11001000/-4 ])
wire_east_in: None
wire_north_out: None
wire_south_out: None
wire_west_out: None
wire_east_out: None
Conf: operation: NOP 
switch_config: {
    Open -> predicate,
    Open -> south_out,
    Open -> west_out,
    Open -> north_out,
    Open -> east_out,
    Open -> alu_op2,
    WestIn -> alu_op1,
};
input_register_used: {};
input_register_write: {};
Previous op is load: Some(false)
