<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e1986"><registerName>MBIST_CFG</registerName><registerNameMore><registerNameFull>MBIST_CFG</registerNameFull></registerNameMore><registerBody><registerDescription>Controls VSRAM and LSRAM CSCB/MBIST Muxes</registerDescription><registerProperties><registerPropset><addressOffset>0x20</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>0x0</registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e1997"><bitFieldName>access_row0_left</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – cscb controls sram</p><p> *	1 – mbist controls sram</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2015"><bitFieldName>access_row0_right</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – cscb controls sram</p><p> *	1 – mbist controls sram</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>1</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2033"><bitFieldName>clock_mux_row0</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – cscb clock</p><p> *	1 – f2i clock</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>2</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2051"><bitFieldName>bist_testmode_row0</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – LSRAM cscb access mode</p><p> *	1 – LSRAM BIST access</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>3</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2069"><bitFieldName>half_clock_region</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – full clock region</p><p> *	1 – half clock region</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>4</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2087"><bitFieldName>access_row1_left</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – cscb controls sram</p><p> *	1 – mbist controls sram</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>8</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2106"><bitFieldName>access_row1_right</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – cscb controls sram</p><p> *	1 – mbist controls sram</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>9</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2124"><bitFieldName>clock_mux_row1</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – cscb clock</p><p> *	1 – f2i clock</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>10</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2142"><bitFieldName>bist_testmode_row1</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – LSRAM cscb access mode</p><p> *	1 – LSRAM BIST access</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>11</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2160"><bitFieldName>access_row2_left</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – cscb controls sram</p><p> *	1 – mbist controls sram</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>16</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2178"><bitFieldName>access_row2_right</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – cscb controls sram</p><p> *	1 – mbist controls sram</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>17</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2196"><bitFieldName>clock_mux_row2</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – cscb clock</p><p> *	1 – f2i clock</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>18</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2214"><bitFieldName>bist_testmode_row2</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – LSRAM cscb access mode</p><p> *	1 – LSRAM BIST access</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>19</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2232"><bitFieldName>access_row3_left</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – cscb controls sram</p><p> *	1 – mbist controls sram</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>24</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2250"><bitFieldName>access_row3_right</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – cscb controls sram</p><p> *	1 – mbist controls sram</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>25</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2268"><bitFieldName>clock_mux_row3</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – cscb clock</p><p> *	1 – f2i clock</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>26</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2286"><bitFieldName>bist_testmode_row3</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 – LSRAM cscb access mode</p><p> *	1 – LSRAM BIST access</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>27</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>