// Seed: 183554470
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri1 id_3
);
  parameter id_5 = 1;
  wire id_6;
  ;
  logic id_7;
  ;
  wire id_8;
  assign id_7 = id_6;
  wire [~  1 : 1] id_9;
  wire id_10 = id_1;
  logic id_11;
  ;
  wire [-1 : -1] id_12, id_13, id_14;
endmodule
module module_1 #(
    parameter id_2 = 32'd11
) (
    output tri0  id_0,
    input  wor   id_1,
    input  uwire _id_2,
    output tri0  id_3
);
  wire [id_2 : -1] id_5;
  bufif0 primCall (id_3, id_5, id_1);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1
  );
endmodule
