Cadence Genus(TM) Synthesis Solution.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 18.10-p003_1, built Thu Jun 07 23:53:27 BST 2018
Options: 
Date:    Thu Oct 30 13:36:07 2025
Host:    ee-mill1 (x86_64 w/Linux 3.10.0-1160.81.1.0.1.el7.x86_64) (12cores*48cpus*2physical cpus*Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz 30720KB) (395983880KB)
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (19 seconds elapsed).

WARNING: This version of the tool is 2701 days old.
@genus:root: 1> source synth.tcl
Sourcing './synth.tcl' (Thu Oct 30 13:36:41 GMT 2025)...
#@ Begin verbose source synth.tcl
@file(synth.tcl) 15: set _HDL_DIRECTORY ./SRC
@file(synth.tcl) 16: set HDL_FILES [list memtest.sv counter.sv control.sv PRBS.sv]           ;# list of sources
@file(synth.tcl) 17: set DESIGN memtest                        ;# top-level module name
@file(synth.tcl) 19: set MEMORY_FOLDER ./ts1n65lpll32x32m4_220a
@file(synth.tcl) 22: set CLOCK_NAME clk
@file(synth.tcl) 23: set CLOCK_PERIOD_ps 1000
@file(synth.tcl) 25: set GEN_EFF medium                      ;# synthesis effort
@file(synth.tcl) 26: set MAP_OPT_EFF high                    ;# mapping and optimization effort
@file(synth.tcl) 28: set _OUTPUTS_PATH OUTPUTS               ;# where to store output files
@file(synth.tcl) 29: set _REPORTS_PATH REPORTS               ;# where to store synthesis reports
@file(synth.tcl) 35: set_db init_hdl_search_path $_HDL_DIRECTORY;
  Setting attribute of root '/': 'init_hdl_search_path' = ./SRC
@file(synth.tcl) 36: set_db library [list /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib ${MEMORY_FOLDER}/SYNOPSYS/ts1n65lpll32x32m4_220a_tt1p2v25c.lib];
Error   : File error. [FILE-100] [set_db]
        : Cannot open file './ts1n65lpll32x32m4_220a/SYNOPSYS/ts1n65lpll32x32m4_220a_tt1p2v25c.lib'
        : Make sure that the file is a readable regular file and has the specified name.
Error   : A library file does not exist. [LBR-68] [set_db]
        : File './ts1n65lpll32x32m4_220a/SYNOPSYS/ts1n65lpll32x32m4_220a_tt1p2v25c.lib' could not be found. File '<none>' was the last file that was successfully read in.
        : Make sure that the library file exists or check for a typo in the file name.
Error   : The data value for this attribute is invalid. [TUI-24] [set_db]
        : The value '/usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib ./ts1n65lpll32x32m4_220a/SYNOPSYS/ts1n65lpll32x32m4_220a_tt1p2v25c.lib' cannot be set for attribute 'library'.
        : To see the usage/description for this attribute, type '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode) or 'help * <attr_name> -detail' (in CUI mode).
#@ End verbose source synth.tcl
1
@genus:root: 2> ls
PnR.tcl
SIM
SRC
genus.cmd
genus.log
mmmc_timing.tcl
synth.tcl
@genus:root: 3> cd ..
@genus:root: 4> ls
INCA_libs
Makefile
OUTPUTS
PnR.tcl
REPORTS
S1L20W20_2MOS_015_07
S1L20W20_2MOS_028_07
S1L20W20_2PC
S1L20W20_2VIA111222
S1L20W20_2VIA12
S1L20W20_AC
S1L20W20_ARRAY
S1L20W20_ARRAY_COL
S1L20W20_ARRAY_COL_EDGE
S1L20W20_ARRAY_COL_RING
S1L20W20_ARRAY_ODD
S1L20W20_AWTD_M4
S1L20W20_BISIN_M4
S1L20W20_BISIN_M4_PW
S1L20W20_BISTD_M4
S1L20W20_BLTRK
S1L20W20_BLTRK_EDG2
S1L20W20_CEBBISMX
S1L20W20_CELLX1
S1L20W20_CELLX4
S1L20W20_CO
S1L20W20_CON_090
S1L20W20_CON_213
S1L20W20_CON_32513072
S1L20W20_CORNER
S1L20W20_CO_1
S1L20W20_CO_D09
S1L20W20_CO_D09_64
S1L20W20_CO_D09_641
S1L20W20_CTRL
S1L20W20_CTRL844DIO_M4E_NB
S1L20W20_CTRL844_M4
S1L20W20_CTRL844_M4_CONN
S1L20W20_CTRL844_M4_DMT
S1L20W20_CTRL844_M4_DODP
S1L20W20_CTRL844_M4_STRAP
S1L20W20_CTRL844_M4_TOP
S1L20W20_DELAY_V4
S1L20W20_DELAY_V5
S1L20W20_DELAY_V6
S1L20W20_DFFQ_WEB_0811
S1L20W20_DIN_CELL1
S1L20W20_DIN_CELL1_S
S1L20W20_DIN_INV_S1
S1L20W20_DIN_INV_S2
S1L20W20_DIN_INV_S3
S1L20W20_DIN_INV_S4
S1L20W20_DIN_INV_S5
S1L20W20_DIN_INV_S6
S1L20W20_DIN_INV_S7
S1L20W20_DIN_INV_Z3_Z15_3
S1L20W20_DIN_INV_Z6_Z3_Z2
S1L20W20_DIN_M4
S1L20W20_DIN_TINV_1
S1L20W20_DIN_TINV_2
S1L20W20_DIN_TINV_3
S1L20W20_DIN_TINV_4
S1L20W20_DOD_2_DODP
S1L20W20_DPO_2_DODP
S1L20W20_DPO_3_DODP
S1L20W20_HVT_V10_HALF
S1L20W20_INV
S1L20W20_IO
S1L20W20_IODIO_M4_NB
S1L20W20_IOYPASS_M4
S1L20W20_IOYPASS_M4X2
S1L20W20_IOYPASS_M4X4
S1L20W20_IOYPASS_M4_L
S1L20W20_IOYPASS_M4_R
S1L20W20_IO_ARRAY_L
S1L20W20_IO_ARRAY_R
S1L20W20_IO_COL
S1L20W20_IO_M4
S1L20W20_IO_M4_EDGE
S1L20W20_IO_RWCTRL_M4
S1L20W20_IO_TOP_L
S1L20W20_IO_TOP_R
S1L20W20_IO_WRIN_M4
S1L20W20_IO_WRIN_M4_HALF
S1L20W20_LH_CEB_0811
S1L20W20_LH_DCLK_0811
S1L20W20_LH_XPD8
S1L20W20_LH_XPD8X2
S1L20W20_LH_YPD
S1L20W20_LH_YPDX2
S1L20W20_MCELL_PCO_474202
S1L20W20_MCPCO_434402
S1L20W20_MCPCO_437853
S1L20W20_MCPCO_472380
S1L20W20_MDEC_TRKE
S1L20W20_MOS1XZ07
S1L20W20_MOS_03_07
S1L20W20_MOS_05_07
S1L20W20_MOS_1Z25_07
S1L20W20_MOS_1_07
S1L20W20_NAND3_2
S1L20W20_ND2_INV
S1L20W20_ND2_INV_J
S1L20W20_NDIO_NEW
S1L20W20_OD_DMY
S1L20W20_PCO_002
S1L20W20_PCO_003
S1L20W20_PCO_004
S1L20W20_PCO_005
S1L20W20_PCO_006
S1L20W20_PCO_007
S1L20W20_PCO_008
S1L20W20_PCO_009
S1L20W20_PCO_010
S1L20W20_PCO_011
S1L20W20_PCO_013
S1L20W20_PCO_014
S1L20W20_PCO_016
S1L20W20_PCO_017
S1L20W20_PCO_018
S1L20W20_PCO_019
S1L20W20_PCO_020
S1L20W20_PCO_021
S1L20W20_PCO_022
S1L20W20_PCO_023
S1L20W20_PCO_024
S1L20W20_PCO_025_1
S1L20W20_PCO_025_1_1
S1L20W20_PCO_031
S1L20W20_PCO_032
S1L20W20_PCO_033
S1L20W20_PCO_038
S1L20W20_PCO_039
S1L20W20_PCO_040
S1L20W20_PCO_041
S1L20W20_PCO_042
S1L20W20_PCO_045
S1L20W20_PCO_046
S1L20W20_PCO_046_1
S1L20W20_PCO_047
S1L20W20_PCO_049
S1L20W20_PCO_049_1
S1L20W20_PCO_050
S1L20W20_PCO_051
S1L20W20_PCO_052
S1L20W20_PCO_053
S1L20W20_PCO_054
S1L20W20_PCO_055
S1L20W20_PCO_056
S1L20W20_PCO_057
S1L20W20_PCO_058
S1L20W20_PCO_058_1
S1L20W20_PCO_059
S1L20W20_PCO_059_1
S1L20W20_PCO_065
S1L20W20_PCO_066
S1L20W20_PCO_067
S1L20W20_PCO_067_1
S1L20W20_PCO_069
S1L20W20_PCO_069_1
S1L20W20_PCO_070
S1L20W20_PCO_071
S1L20W20_PCO_072
S1L20W20_PCO_073
S1L20W20_PCO_437853
S1L20W20_PCO_441282
S1L20W20_PCO_442162
S1L20W20_PCO_473291
S1L20W20_PCO_4742024
S1L20W20_PCO_474203
S1L20W20_PM_BCOREDGE
S1L20W20_PM_COREDGE
S1L20W20_PM_EDGEX2
S1L20W20_PM_IOEDGE_M4
S1L20W20_PM_TCEDGE
S1L20W20_PM_TEDGE
S1L20W20_PM_TMDB_M4
S1L20W20_PM_TRKEDGE
S1L20W20_PO_DMY
S1L20W20_ROWEDGEX1
S1L20W20_ROWEDGEX2
S1L20W20_SA_M4
S1L20W20_SA_M4_CORE
S1L20W20_SA_M4_INV
S1L20W20_SRAM
S1L20W20_SRAM_BOT
S1L20W20_SRAM_TIEL
S1L20W20_SRAM_TOP
S1L20W20_TRKCOL
S1L20W20_TRKNOR
S1L20W20_TRKNORX2
S1L20W20_TRK_COL
S1L20W20_TRK_COL_EDGE
S1L20W20_TRK_END
S1L20W20_V1
S1L20W20_V1_1
S1L20W20_V1_1_1
S1L20W20_V1_Y
S1L20W20_V2
S1L20W20_V2_1
S1L20W20_V2_1_1
S1L20W20_V2_Y
S1L20W20_VIA1
S1L20W20_VIA1122
S1L20W20_VIA1_63_#243194
S1L20W20_VIA1_D10
S1L20W20_VIA2
S1L20W20_VIA2_D10
S1L20W20_VIA3
S1L20W20_VIA33
S1L20W20_VIA4
S1L20W20_WELLBIASX1
S1L20W20_WELLBIASX2
S1L20W20_WLDEC
S1L20W20_WLPGENX_PW
S1L20W20_WLPGEN_M4V3
S1L20W20_XDRV
S1L20W20_XDRVX2
S1L20W20_XDRV_BOT_844
S1L20W20_XDRV_COL
S1L20W20_XDRV_HALF
S1L20W20_XDRV_PW
S1L20W20_XPD4
S1L20W20_XPD4X2
S1L20W20_XPD8
S1L20W20_XPD8X2
S1L20W20_XPD8_A
S1L20W20_XPDA8_0
S1L20W20_XPDA8_1
S1L20W20_XPDA8_2
S1L20W20_XPDA8_3
S1L20W20_XPDB4_0
S1L20W20_XPDC4_0
S1L20W20_XPD_4_DM
S1L20W20_XPD_4_DM_1
S1L20W20_XPD_ARRAY
S1L20W20_XPD_DM
S1L20W20_XPRE4
S1L20W20_XPRE8
S1L20W20_XPRE8_M4_INV
S1L20W20_XPREDEC844
S1L20W20_XPRE_SUB_1
S1L20W20_XYPRE_SUB
S1L20W20_YPD
S1L20W20_YPRE10
S1L20W20_YPRE10_M4_INV
SAVES
TS1N65LPLL32X32M4
cds.lib
data.dm
display.drf
fv
genus.cmd
genus.cmd1
genus.cmd2
genus.cmd3
genus.cmd4
genus.cmd5
genus.cmd6
genus.cmd7
genus.log
genus.log1
genus.log2
genus.log3
genus.log4
genus.log5
genus.log6
genus.log7
innovus.cmd
innovus.cmd1
innovus.cmd10
innovus.cmd11
innovus.cmd12
innovus.cmd13
innovus.cmd14
innovus.cmd2
innovus.cmd3
innovus.cmd4
innovus.cmd5
innovus.cmd6
innovus.cmd7
innovus.cmd8
innovus.cmd9
innovus.log10
innovus.log11
innovus.log12
innovus.log13
innovus.log14
innovus.log8
innovus.log9
innovus.logv10
innovus.logv11
innovus.logv12
innovus.logv13
innovus.logv14
innovus.logv8
innovus.logv9
lastrun.cfg
memtest.conn.rpt
memtest.geom.rpt
mmmc_timing.tcl
ncverilog.history
ncverilog.log
pvsUI_ipvs.log
rtl
scheduling_file.cts.21257
scheduling_file.cts.31283
solutions
synth.tcl
tb
timingReports
top
top.conn.rpt
top.geom.rpt
ts1n65lpll32x32m4_220a
waveform.vcd
@genus:root: 5> source synth.tcl
Sourcing './synth.tcl' (Thu Oct 30 13:36:56 GMT 2025)...
#@ Begin verbose source synth.tcl
@file(synth.tcl) 15: set _HDL_DIRECTORY {./solutions/SRC ./ts1n65lpll32x32m4_220a}
@file(synth.tcl) 16: set HDL_FILES [list PRBS.sv control.sv memtest.sv counter.sv ts1n65lpll32x32m4_220a_tt1p2v25c.v]           ;# list of sources
@file(synth.tcl) 17: set DESIGN memtest                       ;# top-level module name
@file(synth.tcl) 19: set CLOCK_NAME clk
@file(synth.tcl) 20: set CLOCK_PERIOD_ps 1000
@file(synth.tcl) 22: set GEN_EFF medium                      ;# synthesis effort
@file(synth.tcl) 23: set MAP_OPT_EFF high                    ;# mapping and optimization effort
@file(synth.tcl) 25: set _OUTPUTS_PATH OUTPUTS               ;# where to store output files
@file(synth.tcl) 26: set _REPORTS_PATH REPORTS               ;# where to store synthesis reports
@file(synth.tcl) 32: set_db init_hdl_search_path $_HDL_DIRECTORY;
  Setting attribute of root '/': 'init_hdl_search_path' = ./solutions/SRC ./ts1n65lpll32x32m4_220a
@file(synth.tcl) 33: set_db library {"/usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib" "/home/ii122/Lab3/ts1n65lpll32x32m4_220a/SYNOPSYS/ts1n65lpll32x32m4_220a_tt1p2v25c.lib"};

Threads Configured:6
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'TS1N65LPLL32X32M4'. This may cause potential problems with results of downstream tools (File /home/ii122/Lab3/ts1n65lpll32x32m4_220a/SYNOPSYS/ts1n65lpll32x32m4_220a_tt1p2v25c.lib)

  Message Summary for Library both libraries:
  *******************************************
  Could not find an attribute in the library. [LBR-436]: 638
  Missing sequential block in the sequential cell. [LBR-526]: 1
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 2
  *******************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'tcbn65lpbwp7twc' and 'ts1n65lpll32x32m4'.
        : This is a common source of delay calculation confusion and is strongly discouraged.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'tcbn65lpbwp7twc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'ts1n65lpll32x32m4_220a_tt1p2v25c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
Warning : Found libraries with and without pg_pin construct. [LBR-12]
        : Libraries with and without pg_pin construct have been loaded.
        : This can lead to issues later in the flow.
  Setting attribute of root '/': 'library' = "/usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib" "/home/ii122/Lab3/ts1n65lpll32x32m4_220a/SYNOPSYS/ts1n65lpll32x32m4_220a_tt1p2v25c.lib"
@file(synth.tcl) 34: set_db lef_library {"/usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tcbn65lpbwp7t_141a/lef/tcbn65lpbwp7t_9lmT2.lef" "/home/ii122/Lab3/ts1n65lpll32x32m4_220a/LEF/ts1n65lpll32x32m4_220a_5m.lef"};

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.09, 3) of 'WIDTH' for layers 'M1' and 'AP' is too large.
        : Check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.2, 6.5) of 'PITCH' for layers 'M6' and 'AP' is too large.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.09, 2) of 'MINSPACING' for layers 'M1' and 'AP' is too large.
  Libraries have 345 usable logic and 151 usable sequential lib-cells.
  Setting attribute of root '/': 'lef_library' = /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tcbn65lpbwp7t_141a/lef/tcbn65lpbwp7t_9lmT2.lef /home/ii122/Lab3/ts1n65lpll32x32m4_220a/LEF/ts1n65lpll32x32m4_220a_5m.lef
@file(synth.tcl) 35: set_db cap_table_file "/usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tcbn65lpbwp7t_141a/techfiles/captable/cln65lp_1p09m+alrdl_top2_rcworst.captable";

  According to cap_table_file, there are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.09, 3) of 'WIDTH' for layers 'M1' and 'M10' is too large.
  Setting attribute of root '/': 'cap_table_file' = /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tcbn65lpbwp7t_141a/techfiles/captable/cln65lp_1p09m+alrdl_top2_rcworst.captable
@file(synth.tcl) 36: set_db information_level 4;       # Output verbosity level - 1 (default) to 11
  Setting attribute of root '/': 'information_level' = 4
@file(synth.tcl) 37: set_db use_tiehilo_for_const duplicate;
  Setting attribute of root '/': 'use_tiehilo_for_const' = duplicate
@file(synth.tcl) 46: read_hdl -sv ${HDL_FILES}
Warning : Cannot open file. [VLOGPT-650]
        : File 'ts1n65lpll32x32m4_220a_tt1p2v25c.v'.
        : The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.
@file(synth.tcl) 47: elaborate ${DESIGN}
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'memtest' from file './solutions/SRC/memtest.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Counter' from file './solutions/SRC/counter.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Control' from file './solutions/SRC/control.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'PRBS16' from file './solutions/SRC/PRBS.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'memtest'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            10             54                                      elaborate
@file(synth.tcl) 48: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'memtest'

No empty modules in design 'memtest'

  Done Checking the design.
@file(synth.tcl) 49: check_design -unloaded
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Unloaded Pin(s), Port(s)
 -------------------------
No unloaded sequential element in 'memtest'

No unloaded port in 'memtest'

  Done Checking the design.
@file(synth.tcl) 56: set_time_unit -picoseconds
@file(synth.tcl) 57: set_load_unit -femtofarads
@file(synth.tcl) 60: create_clock -domain domain1 -name ${CLOCK_NAME} -period ${CLOCK_PERIOD_ps} [get_db ports ${CLOCK_NAME}]
@file(synth.tcl) 61: set_db clock:${DESIGN}/${CLOCK_NAME} .setup_uncertainty [expr 0.02 * ${CLOCK_PERIOD_ps}]
  Setting attribute of clock 'clk': 'setup_uncertainty' = 20.0
@file(synth.tcl) 62: set_clock_uncertainty -hold  [expr 0.02 * ${CLOCK_PERIOD_ps}] ${CLOCK_NAME} 
@file(synth.tcl) 63: set_clock_uncertainty -setup [expr 0.02 * ${CLOCK_PERIOD_ps}] ${CLOCK_NAME} 
@file(synth.tcl) 64: set_clock_transition -rise  50 ${CLOCK_NAME}
@file(synth.tcl) 65: set_clock_transition -fall  50 ${CLOCK_NAME}
@file(synth.tcl) 68: create_clock -domain domain1 -name ${CLOCK_NAME} -period ${CLOCK_PERIOD_ps} [get_db ports ${CLOCK_NAME}]
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'clk'
        : A new clock has been defined with the same name as an existing clock.
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/clk'.
        : Existing exception had a name conflict with the newly created exception. The exception created at a later time is maintained.
@file(synth.tcl) 69: set_db clock:${DESIGN}/${CLOCK_NAME} .setup_uncertainty [expr 0.02 * ${CLOCK_PERIOD_ps}]
  Setting attribute of clock 'clk': 'setup_uncertainty' = 20.0
@file(synth.tcl) 70: set_clock_uncertainty -setup [expr 0.02 * ${CLOCK_PERIOD_ps}] ${CLOCK_NAME} 
@file(synth.tcl) 71: set_clock_transition -rise  50 ${CLOCK_NAME}
@file(synth.tcl) 72: set_clock_transition -fall  50 ${CLOCK_NAME}
@file(synth.tcl) 79: set_db syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(synth.tcl) 80: syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'control/mux_counter_10_12', 'counter/mux_count_8_13', 
'prbs/mux_sreg_12_9'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.04
Via Resistance      : 3.16 ohm (from cap_table_file)
Site size           : 1.60 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         cap_table_file
--------------------------------------------------
M1              H         0.00        0.000241    
M2              V         1.00        0.000201    
M3              H         1.00        0.000201    
M4              V         1.00        0.000201    
M5              H         1.00        0.000201    
M6              V         1.00        0.000201    
M7              H         1.00        0.000194    
M8              V         1.00        0.000331    
M9              H         1.00        0.000337    
M10             V         1.00        0.000311 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         cap_table_file
---------------------------------------------------
M1              H         0.00         2.292428    
M2              V         1.00         1.672727    
M3              H         1.00         1.672727    
M4              V         1.00         1.672727    
M5              H         1.00         1.672727    
M6              V         1.00         1.672727    
M7              H         1.00         1.672727    
M8              V         1.00         0.067690    
M9              H         1.00         0.067690    
M10             V         1.00         0.011187 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'memtest' to generic gates using 'medium' effort.
  Setting attribute of design 'memtest': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:36:59 (Oct30) |  305.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.04
Via Resistance      : 3.16 ohm (from cap_table_file)
Site size           : 1.60 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         cap_table_file
--------------------------------------------------
M1              H         0.00        0.000241    
M2              V         1.00        0.000201    
M3              H         1.00        0.000201    
M4              V         1.00        0.000201    
M5              H         1.00        0.000201    
M6              V         1.00        0.000201    
M7              H         1.00        0.000194    
M8              V         1.00        0.000331    
M9              H         1.00        0.000337    
M10             V         1.00        0.000311 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         cap_table_file
---------------------------------------------------
M1              H         0.00         2.292428    
M2              V         1.00         1.672727    
M3              H         1.00         1.672727    
M4              V         1.00         1.672727    
M5              H         1.00         1.672727    
M6              V         1.00         1.672727    
M7              H         1.00         1.672727    
M8              V         1.00         0.067690    
M9              H         1.00         0.067690    
M10             V         1.00         0.011187 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'memtest'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'memtest'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing increment_unsigned_1...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_6'
      Timing increment_unsigned_16_17...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'memtest'.
      Removing temporary intermediate hierarchies under memtest
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.04
Via Resistance      : 3.16 ohm (from cap_table_file)
Site size           : 1.60 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         cap_table_file
--------------------------------------------------
M1              H         0.00        0.000241    
M2              V         1.00        0.000201    
M3              H         1.00        0.000201    
M4              V         1.00        0.000201    
M5              H         1.00        0.000201    
M6              V         1.00        0.000201    
M7              H         1.00        0.000194    
M8              V         1.00        0.000331    
M9              H         1.00        0.000337    
M10             V         1.00        0.000311 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         cap_table_file
---------------------------------------------------
M1              H         0.00         2.292428    
M2              V         1.00         1.672727    
M3              H         1.00         1.672727    
M4              V         1.00         1.672727    
M5              H         1.00         1.672727    
M6              V         1.00         1.672727    
M7              H         1.00         1.672727    
M8              V         1.00         0.067690    
M9              H         1.00         0.067690    
M10             V         1.00         0.011187 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 345 combo usable cells and 151 sequential usable cells
      Mapping 'memtest'...
        Preparing the circuit
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'counter' in module 'memtest' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'control' in module 'memtest' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'prbs' in module 'memtest' would be automatically ungrouped.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'counter_count_reg[0]' and 'control_counter_reg[0]' in 'memtest' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'counter_count_reg[1]' and 'control_counter_reg[1]' in 'memtest' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'counter_count_reg[2]' and 'control_counter_reg[2]' in 'memtest' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'counter_count_reg[3]' and 'control_counter_reg[3]' in 'memtest' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'counter_count_reg[4]' and 'control_counter_reg[4]' in 'memtest' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 5 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'control_counter_reg[0]', 'control_counter_reg[1]', 
'control_counter_reg[2]', 'control_counter_reg[3]', 
'control_counter_reg[4]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
        Done preparing the circuit
Multi-threaded Virtual Mapping    (8 threads, 8 of 48 CPUs usable)
        Mapping logic partition in memtest...
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    13 ps
Target path end-point (Pin: mem32x32/A[0] (TS1N65LPLL32X32M4/A[0]))

           Pin                           Type          Fanout Load Arrival   
                                                              (fF)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                  <<<    launch                               0 R 
mux_ctl_0xi
  counter_count_reg[0]/clk                                                   
  counter_count_reg[0]/q     (u)    unmapped_d_flop         5 17.0           
mux_ctl_0xi/mem32x32_A[0] 
mem32x32/A[0]              <<< (P)  TS1N65LPLL32X32M4                        
mem32x32/CLK                        setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                           1000 R 
                                    uncertainty                              
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : mux_ctl_0xi/counter_count_reg[0]/clk
End-point    : mem32x32/A[0]

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 148ps.
 
PBS_Generic_Opt-Post - Elapsed_Time 1, CPU_Time 0.9175190000000004
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:36:59 (Oct30) |  305.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:01) | 100.0(100.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:36:59 (Oct30) |  305.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:01) | 100.0(100.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -        73     10011       305
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -        53      9963       305
##>G:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
merged         control_counter_reg[0] merged with counter_count_reg[0]
merged         control_counter_reg[1] merged with counter_count_reg[1]
merged         control_counter_reg[2] merged with counter_count_reg[2]
merged         control_counter_reg[3] merged with counter_count_reg[3]
merged         control_counter_reg[4] merged with counter_count_reg[4]
================================================================================

Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'memtest' to generic gates.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             2              1                                      syn_generic
@file(synth.tcl) 86: set_db syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(synth.tcl) 87: syn_map
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.04
Via Resistance      : 3.16 ohm (from cap_table_file)
Site size           : 1.60 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         cap_table_file
--------------------------------------------------
M1              H         0.00        0.000241    
M2              V         1.00        0.000201    
M3              H         1.00        0.000201    
M4              V         1.00        0.000201    
M5              H         1.00        0.000201    
M6              V         1.00        0.000201    
M7              H         1.00        0.000194    
M8              V         1.00        0.000331    
M9              H         1.00        0.000337    
M10             V         1.00        0.000311 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         cap_table_file
---------------------------------------------------
M1              H         0.00         2.292428    
M2              V         1.00         1.672727    
M3              H         1.00         1.672727    
M4              V         1.00         1.672727    
M5              H         1.00         1.672727    
M6              V         1.00         1.672727    
M7              H         1.00         1.672727    
M8              V         1.00         0.067690    
M9              H         1.00         0.067690    
M10             V         1.00         0.011187 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'memtest' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 345 combo usable cells and 151 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:36:59 (Oct30) |  305.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:01) | 100.0(100.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:36:59 (Oct30) |  305.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:01) | 100.0(100.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.04
Via Resistance      : 3.16 ohm (from cap_table_file)
Site size           : 1.60 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         cap_table_file
--------------------------------------------------
M1              H         0.00        0.000241    
M2              V         1.00        0.000201    
M3              H         1.00        0.000201    
M4              V         1.00        0.000201    
M5              H         1.00        0.000201    
M6              V         1.00        0.000201    
M7              H         1.00        0.000194    
M8              V         1.00        0.000331    
M9              H         1.00        0.000337    
M10             V         1.00        0.000311 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         cap_table_file
---------------------------------------------------
M1              H         0.00         2.292428    
M2              V         1.00         1.672727    
M3              H         1.00         1.672727    
M4              V         1.00         1.672727    
M5              H         1.00         1.672727    
M6              V         1.00         1.672727    
M7              H         1.00         1.672727    
M8              V         1.00         0.067690    
M9              H         1.00         0.067690    
M10             V         1.00         0.011187 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 345 combo usable cells and 151 sequential usable cells
      Mapping 'memtest'...
        Preparing the circuit
        Done preparing the circuit
Multi-threaded Virtual Mapping    (8 threads, 8 of 48 CPUs usable)
        Mapping logic partition in memtest...
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    13 ps
Target path end-point (Pin: mem32x32/A[0] (TS1N65LPLL32X32M4/A[0]))

           Pin                           Type          Fanout Load Arrival   
                                                              (fF)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                  <<<    launch                               0 R 
mux_ctl_0xi
  counter_count_reg[0]/clk                                                   
  counter_count_reg[0]/q     (u)    unmapped_d_flop         5 17.0           
mux_ctl_0xi/mem32x32_A[0] 
mem32x32/A[0]              <<< (P)  TS1N65LPLL32X32M4                        
mem32x32/CLK                        setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                           1000 R 
                                    uncertainty                              
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : mux_ctl_0xi/counter_count_reg[0]/clk
End-point    : mem32x32/A[0]

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 148ps.
 
Multi-threaded Technology Mapping (8 threads, 8 of 48 CPUs usable)
        Optimizing logic partition in memtest...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                   Type        Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)                 launch                                      0 R 
mux_ctl_0xi
  prbs_sreg_reg[12]/CP                                   50             0 R 
  prbs_sreg_reg[12]/Q       DFQD1BWP7T          3  8.6  131  +367     367 F 
  g269/I                                                       +0     367   
  g269/Z                    DEL005BWP7T         3  6.0   48  +104     471 F 
  g247/A1                                                      +0     471   
  g247/ZN                   INR2D1BWP7T         1  3.0   57  +109     580 F 
  g243/B                                                       +0     580   
  g243/ZN                   IAO21D2BWP7T        2  4.0  102   +86     667 R 
  g201/B1                                                      +0     667   
  g201/ZN                   MOAI22D1BWP7T       1  2.4  129  +135     802 R 
  g190/A1                                                      +0     802   
  g190/ZN                   AOI22D1BWP7T        1  2.3  107   +97     899 F 
  g189/A1                                                      +0     899   
  g189/ZN                   ND2D1BWP7T          1  2.4   78   +83     982 R 
  prbs_sreg_reg[0]/D   <<<  DFQD1BWP7T                         +0     982   
  prbs_sreg_reg[0]/CP       setup                        50   +51    1032 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                  1000 R 
                            uncertainty                       -20     980 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     -52ps (TIMING VIOLATION)
Start-point  : mux_ctl_0xi/prbs_sreg_reg[12]/CP
End-point    : mux_ctl_0xi/prbs_sreg_reg[0]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                10183      -52 
            Worst cost_group: clk, WNS: -52.4
            Path: prbs_sreg_reg[12]/CP --> prbs_sreg_reg[0]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk                13      -52      -7%     1000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   -52 ps
Target path end-point (Pin: prbs_sreg_reg[0]/D (DFQD1BWP7T/D))

         Pin                   Type        Fanout Load Arrival   
                                                  (fF)   (ps)    
-----------------------------------------------------------------
(clock clk)            <<<  launch                           0 R 
mux_ctl_0xi
  prbs_sreg_reg[12]/CP                                           
  prbs_sreg_reg[12]/Q       DFQD1BWP7T          3  8.6           
  g269/I                                                         
  g269/Z                    DEL005BWP7T         3  6.0           
  g247/A1                                                        
  g247/ZN                   INR2D1BWP7T         1  3.0           
  g243/B                                                         
  g243/ZN                   IAO21D2BWP7T        2  4.0           
  g201/B1                                                        
  g201/ZN                   MOAI22D1BWP7T       1  2.4           
  g190/A1                                                        
  g190/ZN                   AOI22D1BWP7T        1  2.3           
  g189/A1                                                        
  g189/ZN                   ND2D1BWP7T          1  2.4           
  prbs_sreg_reg[0]/D   <<<  DFQD1BWP7T                           
  prbs_sreg_reg[0]/CP       setup                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                       1000 R 
                            uncertainty                          
-----------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : mux_ctl_0xi/prbs_sreg_reg[12]/CP
End-point    : mux_ctl_0xi/prbs_sreg_reg[0]/D

The global mapper estimates a slack for this path of -52ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                   Type        Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)                 launch                                      0 R 
mux_ctl_0xi
  prbs_sreg_reg[15]/CP                                   50             0 R 
  prbs_sreg_reg[15]/Q       DFQD2BWP7T          4  9.0   92  +355     355 F 
  g244/A2                                                      +0     355   
  g244/Z                    CKXOR2D2BWP7T       2  4.0   96  +272     627 R 
  g201/B2                                                      +0     627   
  g201/ZN                   MOAI22D1BWP7T       1  2.4  129  +137     764 R 
  g190/A1                                                      +0     764   
  g190/ZN                   AOI22D1BWP7T        1  2.3  130   +97     861 F 
  g189/A1                                                      +0     861   
  g189/ZN                   ND2D1BWP7T          1  2.4   82   +92     953 R 
  prbs_sreg_reg[0]/D   <<<  DFQD1BWP7T                         +0     953   
  prbs_sreg_reg[0]/CP       setup                        50   +52    1005 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                  1000 R 
                            uncertainty                       -20     980 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     -25ps (TIMING VIOLATION)
Start-point  : mux_ctl_0xi/prbs_sreg_reg[15]/CP
End-point    : mux_ctl_0xi/prbs_sreg_reg[0]/D

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               10096      -25 
            Worst cost_group: clk, WNS: -25.4
            Path: prbs_sreg_reg[15]/CP --> prbs_sreg_reg[0]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               -52      -25      +3%     1000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 0.6416319999999995
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:36:59 (Oct30) |  305.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:01) |  58.8( 50.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:01) |  41.2( 50.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/memtest/fv_map.fv.json' for netlist 'fv/memtest/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/memtest/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/memtest/rtl_to_fv_map.do'.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:36:59 (Oct30) |  305.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:01) |  58.8( 50.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:01) |  41.2( 50.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:36:59 (Oct30) |  305.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:01) |  58.8( 50.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:01) |  41.2( 50.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:memtest ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:36:59 (Oct30) |  305.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:01) |  58.8( 50.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:01) |  41.2( 50.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                 10096      -25       -25         0        0        0
            Worst cost_group: clk, WNS: -25.4
            Path: prbs_sreg_reg[15]/CP --> prbs_sreg_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                10096      -25       -25         0        0        0
            Worst cost_group: clk, WNS: -25.4
            Path: prbs_sreg_reg[15]/CP --> prbs_sreg_reg[0]/D
 incr_delay                10098        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         7  (        4 /        4 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                  10098        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:36:59 (Oct30) |  305.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:01) |  58.8( 50.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:01) |  41.2( 50.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:36:59 (Oct30) |  305.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:01) |  58.8( 50.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:00 (Oct30) |  305.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:01) |  41.2( 50.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:37:01 (Oct30) |  305.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
================================================================================

##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -        53      9963       305
##>M:Pre Cleanup                        0         -         -        53      9963       305
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -        72      9967       305
##>M:Const Prop                         0       -25        25        72      9967       305
##>M:Cleanup                            0         4         0        72      9969       305
##>M:MBCI                               0         -         -        72      9969       305
##>M:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'memtest'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             1              1                                      syn_map
@file(synth.tcl) 89: write_snapshot -directory ${_REPORTS_PATH}/map -tag map
        Computing arrivals and requireds.


Working Directory = /home/ii122/Lab3
QoS Summary for memtest
================================================================================
Metric                          map            
================================================================================
Slack (ps):                         5
  R2R (ps):                         5
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                      9,970
Total Cell Area:                9,970
Leaf Instances:                    72
Total Instances:                   72
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09
Real Runtime (h:m:s):        00:00:50
CPU  Elapsed (h:m:s):        00:00:13
Real Elapsed (h:m:s):        00:00:51
Memory (MB):                   817.71
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:50
Total Memory (MB):     817.71
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'memtest'.
        : Use 'report timing -lint' for more information.
Finished exporting design database to file 'REPORTS/map/map_memtest.db' for 'memtest' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(synth.tcl) 90: report_dp > ${_REPORTS_PATH}/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
@file(synth.tcl) 91: report_summary -directory ${_REPORTS_PATH}


Working Directory = /home/ii122/Lab3
QoS Summary for memtest
================================================================================
Metric                          map            
================================================================================
Slack (ps):                         5
  R2R (ps):                         5
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                      9,970
Total Cell Area:                9,970
Leaf Instances:                    72
Total Instances:                   72
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09
Real Runtime (h:m:s):        00:00:50
CPU  Elapsed (h:m:s):        00:00:13
Real Elapsed (h:m:s):        00:00:51
Memory (MB):                   817.71
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:51
Total Memory (MB):     817.71
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synth.tcl) 97: set_db syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(synth.tcl) 98: syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.04
Via Resistance      : 3.16 ohm (from cap_table_file)
Site size           : 1.60 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         cap_table_file
--------------------------------------------------
M1              H         0.00        0.000241    
M2              V         1.00        0.000201    
M3              H         1.00        0.000201    
M4              V         1.00        0.000201    
M5              H         1.00        0.000201    
M6              V         1.00        0.000201    
M7              H         1.00        0.000194    
M8              V         1.00        0.000331    
M9              H         1.00        0.000337    
M10             V         1.00        0.000311 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         cap_table_file
---------------------------------------------------
M1              H         0.00         2.292428    
M2              V         1.00         1.672727    
M3              H         1.00         1.672727    
M4              V         1.00         1.672727    
M5              H         1.00         1.672727    
M6              V         1.00         1.672727    
M7              H         1.00         1.672727    
M8              V         1.00         0.067690    
M9              H         1.00         0.067690    
M10             V         1.00         0.011187 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'memtest' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                 10098        0         0         0        0        0
 const_prop                10098        0         0         0        0        0
 simp_cc_inputs            10094        0         0         0        0        0
 hi_fo_buf                 10094        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                10094        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  10094        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  10094        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 10094        0         0         0        0        0
 rem_buf                   10091        0         0         0        0        0
 rem_inv_qb                10089        0         0         0        0        0
 seq_res_area              10088        0         0         0        0        0
 glob_area                 10087        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         1  (        1 /        1 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         1  (        1 /        1 )  0.00
    seq_res_area         4  (        1 /        1 )  0.25
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         2  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         7  (        4 /        7 )  0.01
       area_down         6  (        0 /        1 )  0.02
      size_n_buf         1  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                10087        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  10087        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  10087        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 10087        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         2  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         5  (        0 /        5 )  0.01
       area_down         6  (        0 /        1 )  0.02
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                10087        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  10087        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module design:memtest.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b1 in module design:memtest.
  Setting attribute of design 'memtest': 'pias_in_map' = true
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                10143        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_tns                  10143        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_drc                  10143        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'memtest'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             1              2                                      syn_opt
@file(synth.tcl) 99: write_snapshot -directory ${_REPORTS_PATH}/opt -tag syn_opt
        Computing arrivals and requireds.


Working Directory = /home/ii122/Lab3
QoS Summary for memtest
================================================================================
Metric                          map             syn_opt        
================================================================================
Slack (ps):                         5               0
  R2R (ps):                         5               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                      9,970           9,991
Total Cell Area:                9,970           9,991
Leaf Instances:                    72             103
Total Instances:                   72             103
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:01
Real Runtime (h:m:s):        00:00:50        00:00:02
CPU  Elapsed (h:m:s):        00:00:13        00:00:14
Real Elapsed (h:m:s):        00:00:51        00:00:53
Memory (MB):                   817.71          814.71
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:52
Total Memory (MB):     814.71
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'memtest'.
        : Use 'report timing -lint' for more information.
Finished exporting design database to file 'REPORTS/opt/syn_opt_memtest.db' for 'memtest' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(synth.tcl) 100: report_dp > ${_REPORTS_PATH}/opt/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(synth.tcl) 101: report_summary -directory ${_REPORTS_PATH}


Working Directory = /home/ii122/Lab3
QoS Summary for memtest
================================================================================
Metric                          map             syn_opt        
================================================================================
Slack (ps):                         5               0
  R2R (ps):                         5               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                      9,970           9,991
Total Cell Area:                9,970           9,991
Leaf Instances:                    72             103
Total Instances:                   72             103
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:01
Real Runtime (h:m:s):        00:00:50        00:00:02
CPU  Elapsed (h:m:s):        00:00:13        00:00:14
Real Elapsed (h:m:s):        00:00:51        00:00:53
Memory (MB):                   817.71          814.71
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:52
Total Memory (MB):     814.71
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synth.tcl) 107: write_snapshot -directory ${_REPORTS_PATH}/final -tag final
        Computing arrivals and requireds.


Working Directory = /home/ii122/Lab3
QoS Summary for memtest
================================================================================
Metric                          map             syn_opt         final          
================================================================================
Slack (ps):                         5               0               0
  R2R (ps):                         5               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                      9,970           9,991           9,991
Total Cell Area:                9,970           9,991           9,991
Leaf Instances:                    72             103             103
Total Instances:                   72             103             103
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:01        00:00:00
Real Runtime (h:m:s):        00:00:50        00:00:02        00:00:00
CPU  Elapsed (h:m:s):        00:00:13        00:00:14        00:00:14
Real Elapsed (h:m:s):        00:00:51        00:00:53        00:00:53
Memory (MB):                   817.71          814.71          814.71
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:52
Total Memory (MB):     814.71
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'memtest'.
        : Use 'report timing -lint' for more information.
Finished exporting design database to file 'REPORTS/final/final_memtest.db' for 'memtest' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(synth.tcl) 108: report_summary -directory ${_REPORTS_PATH}


Working Directory = /home/ii122/Lab3
QoS Summary for memtest
================================================================================
Metric                          map             syn_opt         final          
================================================================================
Slack (ps):                         5               0               0
  R2R (ps):                         5               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                      9,970           9,991           9,991
Total Cell Area:                9,970           9,991           9,991
Leaf Instances:                    72             103             103
Total Instances:                   72             103             103
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:01        00:00:00
Real Runtime (h:m:s):        00:00:50        00:00:02        00:00:00
CPU  Elapsed (h:m:s):        00:00:13        00:00:14        00:00:14
Real Elapsed (h:m:s):        00:00:51        00:00:53        00:00:53
Memory (MB):                   817.71          814.71          814.71
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:52
Total Memory (MB):     814.71
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synth.tcl) 109: write_hdl > ${_OUTPUTS_PATH}/${DESIGN}_synth.v
@file(synth.tcl) 110: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_synth.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(synth.tcl) 111: write_sdf > ${_OUTPUTS_PATH}/${DESIGN}_synth.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell.
        : Cell could be a loop breaker or its inputs could be driven by constants.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell1.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell2.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell3.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell4.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell5.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell6.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell7.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell8.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell9.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell10.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell11.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell12.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell13.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell14.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell15.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell16.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell17.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell18.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell19.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell20.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell21.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell22.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell23.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell24.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell25.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell26.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell27.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell28.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell29.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell30.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell31.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell32.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell33.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_1_cell.
@file(synth.tcl) 112: write_script > ${_OUTPUTS_PATH}/${DESIGN}.script
Info    : Design has no library or power domains. [INVS_MSV-301]
        : No power domains will be created for Innovus.
@file(synth.tcl) 113: write_design -base_name ${_OUTPUTS_PATH}/DESIGN/${DESIGN}_synth
Exporting design data for 'memtest' to OUTPUTS/DESIGN/memtest_synth...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: OUTPUTS/DESIGN/memtest_synth.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: OUTPUTS/DESIGN/memtest_synth.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: OUTPUTS/DESIGN/memtest_synth.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: OUTPUTS/DESIGN/memtest_synth.mmmc.tcl
  Resetting attribute of root '/': 'hide_timing_condition_clones' = 
File OUTPUTS/DESIGN//memtest_synth.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file OUTPUTS/DESIGN//memtest_synth.default_emulate_constraint_mode.sdc has been written
Info: file OUTPUTS/DESIGN//memtest_synth.default_emulate_constraint_mode.sdc has been written
Info    : Design has no library or power domains. [INVS_MSV-301]
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: OUTPUTS/DESIGN/memtest_synth.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: OUTPUTS/DESIGN/memtest_synth.genus_setup.tcl
** To load the database source OUTPUTS/DESIGN/memtest_synth.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'memtest' (command execution time mm:ss cpu = 00:00, real = 00:00).
.
@file(synth.tcl) 114: write_db -all_root_attributes -script ${_OUTPUTS_PATH}/DESIGN/${DESIGN}_synth.tcl    
Finished exporting design database to Tcl list for 'memtest' (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(synth.tcl) 120: report_qor > ${_REPORTS_PATH}/${DESIGN}_qor.rpt
@file(synth.tcl) 121: report_area > ${_REPORTS_PATH}/${DESIGN}_area.rpt
@file(synth.tcl) 122: report_dp > ${_REPORTS_PATH}/${DESIGN}_datapath_incr.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(synth.tcl) 123: report_messages > ${_REPORTS_PATH}/${DESIGN}_messages.rpt
----------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                           Message Text                            |
----------------------------------------------------------------------------------------------------
| CFM-1        |Info    |    1 |Wrote dofile.                                                      |
| CFM-212      |Info    |    1 |Forcing flat compare.                                              |
| CFM-5        |Info    |    1 |Wrote formal verification information.                             |
| DPOPT-1      |Info    |    1 |Optimizing datapath logic.                                         |
| DPOPT-2      |Info    |    1 |Done optimizing datapath logic.                                    |
| DPOPT-3      |Info    |    2 |Implementing datapath configurations.                              |
| DPOPT-4      |Info    |    2 |Done implementing datapath configurations.                         |
| DPOPT-6      |Info    |    1 |Pre-processed datapath logic.                                      |
| ELAB-1       |Info    |    1 |Elaborating Design.                                                |
| ELAB-2       |Info    |    3 |Elaborating Subdesign.                                             |
| ELAB-3       |Info    |    1 |Done Elaborating Design.                                           |
| FILE-100     |Error   |    1 |File error.                                                        |
|              |        |      |Make sure that the file is a readable regular file and has the     |
|              |        |      | specified name.                                                   |
| GLO-32       |Info    |    1 |Deleting sequential instances not driving any primary outputs.     |
|              |        |      |Optimizations such as constant propagation or redundancy removal   |
|              |        |      | could change the connections so an instance does not drive any    |
|              |        |      | primary outputs anymore. To see the list of deleted sequential,   |
|              |        |      | set the 'information_level' attribute to 2 or above. If the       |
|              |        |      | message is truncated set the message attribute 'truncate' to      |
|              |        |      | false to see the complete list.                                   |
| GLO-34       |Info    |    1 |Deleting instances not driving any primary outputs.                |
|              |        |      |Optimizations such as constant propagation or redundancy removal   |
|              |        |      | could change the connections so a hierarchical instance does not  |
|              |        |      | drive any primary outputs anymore. To see the list of deleted     |
|              |        |      | hierarchical instances, set the 'information_level' attribute to  |
|              |        |      | 2 or above. If the message is truncated set the message attribute |
|              |        |      | 'truncate' to false to see the complete list. To prevent this     |
|              |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign      |
|              |        |      | attribute to 'false' or 'preserve' instance attribute to 'true'.  |
| GLO-42       |Info    |    5 |Equivalent sequential instances have been merged.                  |
|              |        |      |To prevent merging of sequential instances, set the                |
|              |        |      | 'optimize_merge_flops' and 'optimize_merge_latches' root          |
|              |        |      | attributes to 'false' or the 'optimize_merge_seq' instance        |
|              |        |      | attribute to 'false'.                                             |
| GLO-51       |Info    |    3 |Hierarchical instance automatically ungrouped.                     |
|              |        |      |Hierarchical instances can be automatically ungrouped to allow for |
|              |        |      | better area or timing optimization. You can control auto          |
|              |        |      | ungrouping using the root-level attribute 'auto_ungroup'. You can |
|              |        |      | skip individual instances or modules using the attribute          |
|              |        |      | 'ungroup_ok'.                                                     |
| INVS_MSV-301 |Info    |    1 |Design has no library or power domains.                            |
|              |        |      |No power domains will be created for Innovus.                      |
| LBR-12       |Warning |    1 |Found libraries with and without pg_pin construct.                 |
|              |        |      |This can lead to issues later in the flow.                         |
| LBR-38       |Warning |    1 |Libraries have inconsistent nominal operating conditions.          |
|              |        |      |This is a common source of delay calculation confusion and is      |
|              |        |      | strongly discouraged.                                             |
| LBR-412      |Info    |    2 |Created nominal operating condition.                               |
|              |        |      |The nominal operating condition represents either the nominal PVT  |
|              |        |      | values if specified in the library source, or the default PVT     |
|              |        |      | values (1.0, 1.0, 1.0).                                           |
| LBR-526      |Warning |    1 |Missing sequential block in the sequential cell.                   |
| LBR-68       |Error   |    1 |A library file does not exist.                                     |
|              |        |      |Make sure that the library file exists or check for a typo in the  |
|              |        |      | file name.                                                        |
| LBR-9        |Warning |   20 |Library cell has no output pins defined.                           |
|              |        |      |Add the missing output pin(s)                                      |
|              |        |      | , then reload the library. Otherwise, the library cell will be    |
|              |        |      | marked as unusable and as timing model.                           |
| PHYS-12      |Warning |    4 |The variant range of wire parameters is too large.                 |
|              |        |      |Check the consistency of the parameters.                           |
| PHYS-752     |Info    |    2 |Partition Based Synthesis execution skipped.                       |
| PHYS-90      |Info    |    6 |Generating design database.                                        |
|              |        |      |The database contains all the files required to restore the design |
|              |        |      | in the specified application.                                     |
| RPT_DP-100   |Warning |    3 |The filename, column and line number information will not be       |
|              |        |      | available in the report.                                          |
|              |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true'  |
|              |        |      | (before elaborate)                                                |
|              |        |      | to enable filename, column, and line number tracking in the       |
|              |        |      | datapath report.                                                  |
| SYNTH-1      |Info    |    1 |Synthesizing.                                                      |
| SYNTH-2      |Info    |    1 |Done synthesizing.                                                 |
| SYNTH-4      |Info    |    1 |Mapping.                                                           |
| SYNTH-5      |Info    |    1 |Done mapping.                                                      |
| SYNTH-7      |Info    |    1 |Incrementally optimizing.                                          |
| SYNTH-8      |Info    |    1 |Done incrementally optimizing.                                     |
| TIM-101      |Warning |    1 |Replacing existing clock definition.                               |
|              |        |      |A new clock has been defined with the same name as an existing     |
|              |        |      | clock.                                                            |
| TIM-304      |Info    |    1 |Replacing an existing timing exception with another.               |
|              |        |      |Existing exception had a name conflict with the newly created      |
|              |        |      | exception. The exception created at a later time is maintained.   |
| TUI-24       |Error   |    1 |The data value for this attribute is invalid.                      |
|              |        |      |To see the usage/description for this attribute, type              |
|              |        |      | '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode)    |
|              |        |      | or 'help * <attr_name> -detail' (in CUI mode).                    |
| UTUI-207     |Info    |    2 |Connecting constant net to TIELO/TIEHI cells.                      |
| VLOGPT-650   |Warning |    1 |Cannot open file.                                                  |
|              |        |      |The specified file could not be opened.  Check the value of the    |
|              |        |      | init_hdl_search_path attribute.                                   |
| WSDF-104     |Warning |    2 |Default value for an option has changed in this release.           |
|              |        |      |Specify the option explicitly.                                     |
| WSDF-201     |Warning |   35 |No delay description exists for cell.                              |
|              |        |      |Cell could be a loop breaker or its inputs could be driven by      |
|              |        |      | constants.                                                        |
----------------------------------------------------------------------------------------------------@file(synth.tcl) 124: report_gates > ${_REPORTS_PATH}/${DESIGN}_gates.rpt
@file(synth.tcl) 125: report_timing > ${_REPORTS_PATH}/${DESIGN}_timing.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'memtest'.
        : Use 'report timing -lint' for more information.
@file(synth.tcl) 126: report_power > ${_REPORTS_PATH}/${DESIGN}_power.rpt
@file(synth.tcl) 131: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:36:11 (Oct30) |  144.8 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:53) |  00:00:10(00:00:53) | 100.0(100.0) |   13:37:04 (Oct30) |  334.0 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synth.tcl) 132: puts "============================"
============================
@file(synth.tcl) 133: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(synth.tcl) 134: puts "============================"
============================
#@ End verbose source synth.tcl
@genus:root: 6> exit
Normal exit.