[EditVHDL_Synthesis]
EnableModelCopy=1
Save On Synthesize=0
SynthesizeOnFailedCompile=0
Search HDL Models=1
User EDIF Directory=
