Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  2 02:24:40 2025
| Host         : P2-07 running 64-bit major release  (build 9200)
| Command      : report_drc -file Wrapper_drc_routed.rpt -pb Wrapper_drc_routed.pb -rpx Wrapper_drc_routed.rpx
| Design       : Wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 161
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| CFGBVS-1    | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties         | 1          |
| DPIP-1      | Warning  | Input pipelining                                            | 128        |
| DPOP-1      | Warning  | PREG Output pipelining                                      | 8          |
| DPOP-2      | Warning  | MREG Output pipelining                                      | 8          |
| PDRC-153    | Warning  | Gated clock check                                           | 8          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 8          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[0].left_latches_reg[0][0] input vpu_hsa/row[0].col[0].left_latches_reg[0][0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[0].left_latches_reg[0][0] input vpu_hsa/row[0].col[0].left_latches_reg[0][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[1].left_latches_reg[0][1] input vpu_hsa/row[0].col[1].left_latches_reg[0][1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[1].left_latches_reg[0][1] input vpu_hsa/row[0].col[1].left_latches_reg[0][1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[2].left_latches_reg[0][2] input vpu_hsa/row[0].col[2].left_latches_reg[0][2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[2].left_latches_reg[0][2] input vpu_hsa/row[0].col[2].left_latches_reg[0][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[3].left_latches_reg[0][3] input vpu_hsa/row[0].col[3].left_latches_reg[0][3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[3].left_latches_reg[0][3] input vpu_hsa/row[0].col[3].left_latches_reg[0][3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[4].left_latches_reg[0][4] input vpu_hsa/row[0].col[4].left_latches_reg[0][4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[4].left_latches_reg[0][4] input vpu_hsa/row[0].col[4].left_latches_reg[0][4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[5].left_latches_reg[0][5] input vpu_hsa/row[0].col[5].left_latches_reg[0][5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[5].left_latches_reg[0][5] input vpu_hsa/row[0].col[5].left_latches_reg[0][5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[6].left_latches_reg[0][6] input vpu_hsa/row[0].col[6].left_latches_reg[0][6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[6].left_latches_reg[0][6] input vpu_hsa/row[0].col[6].left_latches_reg[0][6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[7].left_latches_reg[0][7] input vpu_hsa/row[0].col[7].left_latches_reg[0][7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP vpu_hsa/row[0].col[7].left_latches_reg[0][7] input vpu_hsa/row[0].col[7].left_latches_reg[0][7]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[0].left_latches_reg[1][0] input vpu_hsa/row[1].col[0].left_latches_reg[1][0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[0].left_latches_reg[1][0] input vpu_hsa/row[1].col[0].left_latches_reg[1][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[1].left_latches_reg[1][1] input vpu_hsa/row[1].col[1].left_latches_reg[1][1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[1].left_latches_reg[1][1] input vpu_hsa/row[1].col[1].left_latches_reg[1][1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[2].left_latches_reg[1][2] input vpu_hsa/row[1].col[2].left_latches_reg[1][2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[2].left_latches_reg[1][2] input vpu_hsa/row[1].col[2].left_latches_reg[1][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[3].left_latches_reg[1][3] input vpu_hsa/row[1].col[3].left_latches_reg[1][3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[3].left_latches_reg[1][3] input vpu_hsa/row[1].col[3].left_latches_reg[1][3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[4].left_latches_reg[1][4] input vpu_hsa/row[1].col[4].left_latches_reg[1][4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[4].left_latches_reg[1][4] input vpu_hsa/row[1].col[4].left_latches_reg[1][4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[5].left_latches_reg[1][5] input vpu_hsa/row[1].col[5].left_latches_reg[1][5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[5].left_latches_reg[1][5] input vpu_hsa/row[1].col[5].left_latches_reg[1][5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[6].left_latches_reg[1][6] input vpu_hsa/row[1].col[6].left_latches_reg[1][6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[6].left_latches_reg[1][6] input vpu_hsa/row[1].col[6].left_latches_reg[1][6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[7].left_latches_reg[1][7] input vpu_hsa/row[1].col[7].left_latches_reg[1][7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP vpu_hsa/row[1].col[7].left_latches_reg[1][7] input vpu_hsa/row[1].col[7].left_latches_reg[1][7]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[0].left_latches_reg[2][0] input vpu_hsa/row[2].col[0].left_latches_reg[2][0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[0].left_latches_reg[2][0] input vpu_hsa/row[2].col[0].left_latches_reg[2][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[1].left_latches_reg[2][1] input vpu_hsa/row[2].col[1].left_latches_reg[2][1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[1].left_latches_reg[2][1] input vpu_hsa/row[2].col[1].left_latches_reg[2][1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[2].left_latches_reg[2][2] input vpu_hsa/row[2].col[2].left_latches_reg[2][2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[2].left_latches_reg[2][2] input vpu_hsa/row[2].col[2].left_latches_reg[2][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[3].left_latches_reg[2][3] input vpu_hsa/row[2].col[3].left_latches_reg[2][3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[3].left_latches_reg[2][3] input vpu_hsa/row[2].col[3].left_latches_reg[2][3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[4].left_latches_reg[2][4] input vpu_hsa/row[2].col[4].left_latches_reg[2][4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[4].left_latches_reg[2][4] input vpu_hsa/row[2].col[4].left_latches_reg[2][4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[5].left_latches_reg[2][5] input vpu_hsa/row[2].col[5].left_latches_reg[2][5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[5].left_latches_reg[2][5] input vpu_hsa/row[2].col[5].left_latches_reg[2][5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[6].left_latches_reg[2][6] input vpu_hsa/row[2].col[6].left_latches_reg[2][6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[6].left_latches_reg[2][6] input vpu_hsa/row[2].col[6].left_latches_reg[2][6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[7].left_latches_reg[2][7] input vpu_hsa/row[2].col[7].left_latches_reg[2][7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP vpu_hsa/row[2].col[7].left_latches_reg[2][7] input vpu_hsa/row[2].col[7].left_latches_reg[2][7]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[0].left_latches_reg[3][0] input vpu_hsa/row[3].col[0].left_latches_reg[3][0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[0].left_latches_reg[3][0] input vpu_hsa/row[3].col[0].left_latches_reg[3][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[1].left_latches_reg[3][1] input vpu_hsa/row[3].col[1].left_latches_reg[3][1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[1].left_latches_reg[3][1] input vpu_hsa/row[3].col[1].left_latches_reg[3][1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[2].left_latches_reg[3][2] input vpu_hsa/row[3].col[2].left_latches_reg[3][2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[2].left_latches_reg[3][2] input vpu_hsa/row[3].col[2].left_latches_reg[3][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[3].left_latches_reg[3][3] input vpu_hsa/row[3].col[3].left_latches_reg[3][3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[3].left_latches_reg[3][3] input vpu_hsa/row[3].col[3].left_latches_reg[3][3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[4].left_latches_reg[3][4] input vpu_hsa/row[3].col[4].left_latches_reg[3][4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[4].left_latches_reg[3][4] input vpu_hsa/row[3].col[4].left_latches_reg[3][4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[5].left_latches_reg[3][5] input vpu_hsa/row[3].col[5].left_latches_reg[3][5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[5].left_latches_reg[3][5] input vpu_hsa/row[3].col[5].left_latches_reg[3][5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[6].left_latches_reg[3][6] input vpu_hsa/row[3].col[6].left_latches_reg[3][6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[6].left_latches_reg[3][6] input vpu_hsa/row[3].col[6].left_latches_reg[3][6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[7].left_latches_reg[3][7] input vpu_hsa/row[3].col[7].left_latches_reg[3][7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP vpu_hsa/row[3].col[7].left_latches_reg[3][7] input vpu_hsa/row[3].col[7].left_latches_reg[3][7]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[0].left_latches_reg[4][0] input vpu_hsa/row[4].col[0].left_latches_reg[4][0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[0].left_latches_reg[4][0] input vpu_hsa/row[4].col[0].left_latches_reg[4][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[1].left_latches_reg[4][1] input vpu_hsa/row[4].col[1].left_latches_reg[4][1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[1].left_latches_reg[4][1] input vpu_hsa/row[4].col[1].left_latches_reg[4][1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[2].left_latches_reg[4][2] input vpu_hsa/row[4].col[2].left_latches_reg[4][2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[2].left_latches_reg[4][2] input vpu_hsa/row[4].col[2].left_latches_reg[4][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[3].left_latches_reg[4][3] input vpu_hsa/row[4].col[3].left_latches_reg[4][3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[3].left_latches_reg[4][3] input vpu_hsa/row[4].col[3].left_latches_reg[4][3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[4].left_latches_reg[4][4] input vpu_hsa/row[4].col[4].left_latches_reg[4][4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[4].left_latches_reg[4][4] input vpu_hsa/row[4].col[4].left_latches_reg[4][4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[5].left_latches_reg[4][5] input vpu_hsa/row[4].col[5].left_latches_reg[4][5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[5].left_latches_reg[4][5] input vpu_hsa/row[4].col[5].left_latches_reg[4][5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[6].left_latches_reg[4][6] input vpu_hsa/row[4].col[6].left_latches_reg[4][6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[6].left_latches_reg[4][6] input vpu_hsa/row[4].col[6].left_latches_reg[4][6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[7].left_latches_reg[4][7] input vpu_hsa/row[4].col[7].left_latches_reg[4][7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP vpu_hsa/row[4].col[7].left_latches_reg[4][7] input vpu_hsa/row[4].col[7].left_latches_reg[4][7]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[0].left_latches_reg[5][0] input vpu_hsa/row[5].col[0].left_latches_reg[5][0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[0].left_latches_reg[5][0] input vpu_hsa/row[5].col[0].left_latches_reg[5][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[1].left_latches_reg[5][1] input vpu_hsa/row[5].col[1].left_latches_reg[5][1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[1].left_latches_reg[5][1] input vpu_hsa/row[5].col[1].left_latches_reg[5][1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[2].left_latches_reg[5][2] input vpu_hsa/row[5].col[2].left_latches_reg[5][2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[2].left_latches_reg[5][2] input vpu_hsa/row[5].col[2].left_latches_reg[5][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[3].left_latches_reg[5][3] input vpu_hsa/row[5].col[3].left_latches_reg[5][3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[3].left_latches_reg[5][3] input vpu_hsa/row[5].col[3].left_latches_reg[5][3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[4].left_latches_reg[5][4] input vpu_hsa/row[5].col[4].left_latches_reg[5][4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[4].left_latches_reg[5][4] input vpu_hsa/row[5].col[4].left_latches_reg[5][4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[5].left_latches_reg[5][5] input vpu_hsa/row[5].col[5].left_latches_reg[5][5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[5].left_latches_reg[5][5] input vpu_hsa/row[5].col[5].left_latches_reg[5][5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[6].left_latches_reg[5][6] input vpu_hsa/row[5].col[6].left_latches_reg[5][6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[6].left_latches_reg[5][6] input vpu_hsa/row[5].col[6].left_latches_reg[5][6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[7].left_latches_reg[5][7] input vpu_hsa/row[5].col[7].left_latches_reg[5][7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP vpu_hsa/row[5].col[7].left_latches_reg[5][7] input vpu_hsa/row[5].col[7].left_latches_reg[5][7]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[0].left_latches_reg[6][0] input vpu_hsa/row[6].col[0].left_latches_reg[6][0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[0].left_latches_reg[6][0] input vpu_hsa/row[6].col[0].left_latches_reg[6][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[1].left_latches_reg[6][1] input vpu_hsa/row[6].col[1].left_latches_reg[6][1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[1].left_latches_reg[6][1] input vpu_hsa/row[6].col[1].left_latches_reg[6][1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[2].left_latches_reg[6][2] input vpu_hsa/row[6].col[2].left_latches_reg[6][2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[2].left_latches_reg[6][2] input vpu_hsa/row[6].col[2].left_latches_reg[6][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[3].left_latches_reg[6][3] input vpu_hsa/row[6].col[3].left_latches_reg[6][3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[3].left_latches_reg[6][3] input vpu_hsa/row[6].col[3].left_latches_reg[6][3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[4].left_latches_reg[6][4] input vpu_hsa/row[6].col[4].left_latches_reg[6][4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[4].left_latches_reg[6][4] input vpu_hsa/row[6].col[4].left_latches_reg[6][4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[5].left_latches_reg[6][5] input vpu_hsa/row[6].col[5].left_latches_reg[6][5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[5].left_latches_reg[6][5] input vpu_hsa/row[6].col[5].left_latches_reg[6][5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[6].left_latches_reg[6][6] input vpu_hsa/row[6].col[6].left_latches_reg[6][6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[6].left_latches_reg[6][6] input vpu_hsa/row[6].col[6].left_latches_reg[6][6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[7].left_latches_reg[6][7] input vpu_hsa/row[6].col[7].left_latches_reg[6][7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP vpu_hsa/row[6].col[7].left_latches_reg[6][7] input vpu_hsa/row[6].col[7].left_latches_reg[6][7]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[0].left_latches_reg[7][0] input vpu_hsa/row[7].col[0].left_latches_reg[7][0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[0].left_latches_reg[7][0] input vpu_hsa/row[7].col[0].left_latches_reg[7][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[1].left_latches_reg[7][1] input vpu_hsa/row[7].col[1].left_latches_reg[7][1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[1].left_latches_reg[7][1] input vpu_hsa/row[7].col[1].left_latches_reg[7][1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[2].left_latches_reg[7][2] input vpu_hsa/row[7].col[2].left_latches_reg[7][2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[2].left_latches_reg[7][2] input vpu_hsa/row[7].col[2].left_latches_reg[7][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[3].left_latches_reg[7][3] input vpu_hsa/row[7].col[3].left_latches_reg[7][3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[3].left_latches_reg[7][3] input vpu_hsa/row[7].col[3].left_latches_reg[7][3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[4].left_latches_reg[7][4] input vpu_hsa/row[7].col[4].left_latches_reg[7][4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[4].left_latches_reg[7][4] input vpu_hsa/row[7].col[4].left_latches_reg[7][4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[5].left_latches_reg[7][5] input vpu_hsa/row[7].col[5].left_latches_reg[7][5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[5].left_latches_reg[7][5] input vpu_hsa/row[7].col[5].left_latches_reg[7][5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[6].left_latches_reg[7][6] input vpu_hsa/row[7].col[6].left_latches_reg[7][6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[6].left_latches_reg[7][6] input vpu_hsa/row[7].col[6].left_latches_reg[7][6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[7].left_latches_reg[7][7] input vpu_hsa/row[7].col[7].left_latches_reg[7][7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP vpu_hsa/row[7].col[7].left_latches_reg[7][7] input vpu_hsa/row[7].col[7].left_latches_reg[7][7]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP vpu_hsa/row[0].col[7].left_latches_reg[0][7] output vpu_hsa/row[0].col[7].left_latches_reg[0][7]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP vpu_hsa/row[1].col[7].left_latches_reg[1][7] output vpu_hsa/row[1].col[7].left_latches_reg[1][7]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP vpu_hsa/row[2].col[7].left_latches_reg[2][7] output vpu_hsa/row[2].col[7].left_latches_reg[2][7]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP vpu_hsa/row[3].col[7].left_latches_reg[3][7] output vpu_hsa/row[3].col[7].left_latches_reg[3][7]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP vpu_hsa/row[4].col[7].left_latches_reg[4][7] output vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP vpu_hsa/row[5].col[7].left_latches_reg[5][7] output vpu_hsa/row[5].col[7].left_latches_reg[5][7]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP vpu_hsa/row[6].col[7].left_latches_reg[6][7] output vpu_hsa/row[6].col[7].left_latches_reg[6][7]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP vpu_hsa/row[7].col[7].left_latches_reg[7][7] output vpu_hsa/row[7].col[7].left_latches_reg[7][7]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP vpu_hsa/row[0].col[7].left_latches_reg[0][7] multiplier stage vpu_hsa/row[0].col[7].left_latches_reg[0][7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP vpu_hsa/row[1].col[7].left_latches_reg[1][7] multiplier stage vpu_hsa/row[1].col[7].left_latches_reg[1][7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP vpu_hsa/row[2].col[7].left_latches_reg[2][7] multiplier stage vpu_hsa/row[2].col[7].left_latches_reg[2][7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP vpu_hsa/row[3].col[7].left_latches_reg[3][7] multiplier stage vpu_hsa/row[3].col[7].left_latches_reg[3][7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP vpu_hsa/row[4].col[7].left_latches_reg[4][7] multiplier stage vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP vpu_hsa/row[5].col[7].left_latches_reg[5][7] multiplier stage vpu_hsa/row[5].col[7].left_latches_reg[5][7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP vpu_hsa/row[6].col[7].left_latches_reg[6][7] multiplier stage vpu_hsa/row[6].col[7].left_latches_reg[6][7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP vpu_hsa/row[7].col[7].left_latches_reg[7][7] multiplier stage vpu_hsa/row[7].col[7].left_latches_reg[7][7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net vpu_hsa/p_0_out is a gated clock net sourced by a combinational pin vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O, cell vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net vpu_hsa/p_1_out is a gated clock net sourced by a combinational pin vpu_hsa/row[7].col[6].left_latches_reg[7][6]_i_1/O, cell vpu_hsa/row[7].col[6].left_latches_reg[7][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net vpu_hsa/p_2_out is a gated clock net sourced by a combinational pin vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O, cell vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net vpu_hsa/p_3_out is a gated clock net sourced by a combinational pin vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O, cell vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net vpu_hsa/p_4_out is a gated clock net sourced by a combinational pin vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O, cell vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net vpu_hsa/p_5_out is a gated clock net sourced by a combinational pin vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O, cell vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net vpu_hsa/p_6_out is a gated clock net sourced by a combinational pin vpu_hsa/row[7].col[1].left_latches_reg[7][1]_i_1/O, cell vpu_hsa/row[7].col[1].left_latches_reg[7][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net vpu_hsa/p_7_out is a gated clock net sourced by a combinational pin vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_1/O, cell vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_1 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
vpu_hsa/row[0].col[0].left_latches_reg[0][0],
vpu_hsa/row[1].col[0].left_latches_reg[1][0],
vpu_hsa/row[2].col[0].left_latches_reg[2][0],
vpu_hsa/row[3].col[0].left_latches_reg[3][0],
vpu_hsa/row[4].col[0].left_latches_reg[4][0],
vpu_hsa/row[5].col[0].left_latches_reg[5][0],
vpu_hsa/row[6].col[0].left_latches_reg[6][0]
vpu_hsa/row[7].col[0].left_latches_reg[7][0]
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT vpu_hsa/row[7].col[1].left_latches_reg[7][1]_i_1 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
vpu_hsa/row[0].col[1].left_latches_reg[0][1],
vpu_hsa/row[1].col[1].left_latches_reg[1][1],
vpu_hsa/row[2].col[1].left_latches_reg[2][1],
vpu_hsa/row[3].col[1].left_latches_reg[3][1],
vpu_hsa/row[4].col[1].left_latches_reg[4][1],
vpu_hsa/row[5].col[1].left_latches_reg[5][1],
vpu_hsa/row[6].col[1].left_latches_reg[6][1]
vpu_hsa/row[7].col[1].left_latches_reg[7][1]
Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
vpu_hsa/row[0].col[2].left_latches_reg[0][2],
vpu_hsa/row[1].col[2].left_latches_reg[1][2],
vpu_hsa/row[2].col[2].left_latches_reg[2][2],
vpu_hsa/row[3].col[2].left_latches_reg[3][2],
vpu_hsa/row[4].col[2].left_latches_reg[4][2],
vpu_hsa/row[5].col[2].left_latches_reg[5][2],
vpu_hsa/row[6].col[2].left_latches_reg[6][2]
vpu_hsa/row[7].col[2].left_latches_reg[7][2]
Related violations: <none>

PLHOLDVIO-2#4 Warning
Non-Optimal connections which could lead to hold violations  
A LUT vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
vpu_hsa/row[0].col[3].left_latches_reg[0][3],
vpu_hsa/row[1].col[3].left_latches_reg[1][3],
vpu_hsa/row[2].col[3].left_latches_reg[2][3],
vpu_hsa/row[3].col[3].left_latches_reg[3][3],
vpu_hsa/row[4].col[3].left_latches_reg[4][3],
vpu_hsa/row[5].col[3].left_latches_reg[5][3],
vpu_hsa/row[6].col[3].left_latches_reg[6][3]
vpu_hsa/row[7].col[3].left_latches_reg[7][3]
Related violations: <none>

PLHOLDVIO-2#5 Warning
Non-Optimal connections which could lead to hold violations  
A LUT vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
vpu_hsa/row[0].col[4].left_latches_reg[0][4],
vpu_hsa/row[1].col[4].left_latches_reg[1][4],
vpu_hsa/row[2].col[4].left_latches_reg[2][4],
vpu_hsa/row[3].col[4].left_latches_reg[3][4],
vpu_hsa/row[4].col[4].left_latches_reg[4][4],
vpu_hsa/row[5].col[4].left_latches_reg[5][4],
vpu_hsa/row[6].col[4].left_latches_reg[6][4]
vpu_hsa/row[7].col[4].left_latches_reg[7][4]
Related violations: <none>

PLHOLDVIO-2#6 Warning
Non-Optimal connections which could lead to hold violations  
A LUT vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
vpu_hsa/row[0].col[5].left_latches_reg[0][5],
vpu_hsa/row[1].col[5].left_latches_reg[1][5],
vpu_hsa/row[2].col[5].left_latches_reg[2][5],
vpu_hsa/row[3].col[5].left_latches_reg[3][5],
vpu_hsa/row[4].col[5].left_latches_reg[4][5],
vpu_hsa/row[5].col[5].left_latches_reg[5][5],
vpu_hsa/row[6].col[5].left_latches_reg[6][5]
vpu_hsa/row[7].col[5].left_latches_reg[7][5]
Related violations: <none>

PLHOLDVIO-2#7 Warning
Non-Optimal connections which could lead to hold violations  
A LUT vpu_hsa/row[7].col[6].left_latches_reg[7][6]_i_1 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
vpu_hsa/row[0].col[6].left_latches_reg[0][6],
vpu_hsa/row[1].col[6].left_latches_reg[1][6],
vpu_hsa/row[2].col[6].left_latches_reg[2][6],
vpu_hsa/row[3].col[6].left_latches_reg[3][6],
vpu_hsa/row[4].col[6].left_latches_reg[4][6],
vpu_hsa/row[5].col[6].left_latches_reg[5][6],
vpu_hsa/row[6].col[6].left_latches_reg[6][6]
vpu_hsa/row[7].col[6].left_latches_reg[7][6]
Related violations: <none>

PLHOLDVIO-2#8 Warning
Non-Optimal connections which could lead to hold violations  
A LUT vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1 is driving clock pin of 136 cells. This could lead to large hold time violations. Involved cells are:
vpu_hsa/row[0].col[7].left_latches_reg[0][7],
vpu_hsa/row[1].col[7].left_latches_reg[1][7],
vpu_hsa/row[2].col[7].left_latches_reg[2][7],
vpu_hsa/row[3].col[7].left_latches_reg[3][7],
vpu_hsa/row[4].col[7].left_latches_reg[4][7],
vpu_hsa/row[5].col[7].left_latches_reg[5][7],
vpu_hsa/row[6].col[7].left_latches_reg[6][7],
vpu_hsa/row[7].col[7].left_latches_reg[7][7],
vpu_hsa/uart_data_frame[0]_i_2_psdsp,
vpu_hsa/uart_data_frame[0]_i_2_psdsp_1,
vpu_hsa/uart_data_frame[0]_i_2_psdsp_2,
vpu_hsa/uart_data_frame[0]_i_2_psdsp_3,
vpu_hsa/uart_data_frame[0]_i_3_psdsp,
vpu_hsa/uart_data_frame[0]_i_3_psdsp_1,
vpu_hsa/uart_data_frame[0]_i_3_psdsp_2 (the first 15 of 136 listed)
Related violations: <none>


