Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 10 15:22:22 2022
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
| Design       : top_level
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
| ZPS7-1      | Warning  | PS7 block required                                          | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net tx_uart/pulse_gen/pulse is a gated clock net sourced by a combinational pin tx_uart/pulse_gen/q_i_3/O, cell tx_uart/pulse_gen/q_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT tx_uart/pulse_gen/q_i_3 is driving clock pin of 14 cells. This could lead to large hold time violations. Involved cells are:
tx_uart/bit_counter/reg0/q_reg, tx_uart/bit_counter/reg1/q_reg,
tx_uart/bit_counter/reg2/q_reg, tx_uart/bit_counter/reg3/q_reg,
tx_uart/bit_counter/reg4/q_reg, tx_uart/bit_counter/reg5/q_reg,
tx_uart/bit_counter/reg6/q_reg, tx_uart/bit_counter/reg7/q_reg,
tx_uart/rdc_12/generate_regs[2].reg_i/q_reg,
tx_uart/rdc_12/generate_regs[3].reg_i/q_reg,
tx_uart/rdc_12/generate_regs[4].reg_i/q_reg,
tx_uart/rdc_12/generate_regs[5].reg_i/q_reg,
tx_uart/rdc_12/generate_regs[6].reg_i/q_reg
tx_uart/rdc_12/generate_regs[7].reg_i/q_reg
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


