// Seed: 1559018987
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wire id_3,
    output wand id_4
    , id_14,
    input tri id_5,
    input uwire id_6,
    input wand id_7
    , id_15,
    input supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    output tri id_11,
    output wor id_12
);
  assign id_14 = id_8;
  assign id_0  = id_6;
  logic [7:0] id_16;
  assign id_15 = ~id_3;
  task id_17;
    id_16[1 : 1] = id_17;
  endtask
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output wor id_2,
    output tri id_3,
    output tri0 id_4,
    input wand id_5,
    output tri id_6,
    input wor id_7,
    input tri0 id_8,
    input wand id_9,
    input wire id_10,
    output supply0 id_11,
    input tri0 id_12,
    output wire id_13,
    output supply1 id_14,
    output tri1 id_15,
    output tri id_16
);
  wire  id_18;
  wor   id_19;
  uwire id_20 = 1 && id_19;
  module_0(
      id_15, id_7, id_6, id_0, id_6, id_10, id_12, id_9, id_9, id_9, id_12, id_11, id_3
  );
  wire id_21, id_22;
  always @(id_12 + 1, id_20) begin
    id_15.id_5 = id_9;
  end
endmodule
