{"vcs1":{"timestamp_begin":1740048739.338353053, "rt":3.75, "ut":3.53, "st":0.18}}
{"vcselab":{"timestamp_begin":1740048743.173611671, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740048743.495484464, "rt":0.24, "ut":0.12, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740048739.038122894}
{"VCS_COMP_START_TIME": 1740048739.038122894}
{"VCS_COMP_END_TIME": 1740048743.804630224}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287848}}
{"vcselab": {"peak_mem": 150360}}
