

================================================================
== Vivado HLS Report for 'nqueens'
================================================================
* Date:           Thu Aug 26 12:12:47 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        nqueens
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.149 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_counter_fu_128  |counter  |        ?|        ?|          ?|         ?|    ?|    ?|   none  |
        |grp_find_0_fu_138   |find_0   |        5|       19| 50.000 ns | 0.190 us |    5|   19|   none  |
        +--------------------+---------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|  11 ~ 47 |          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 8 
5 --> 6 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %a) nounwind, !map !19"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %k) nounwind, !map !25"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %u_0) nounwind, !map !31"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %sol_list) nounwind, !map !35"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %flag) nounwind, !map !39"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @nqueens_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %flag, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:36]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %sol_list, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:37]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %u_0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:38]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %k, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:39]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i32]* %a, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [nqueens/nqueens.cpp:40]   --->   Operation 21 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([8 x i32]* %a, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:40]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:41]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br label %._crit_edge1" [nqueens/nqueens.cpp:42]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 25 [1/1] (1.00ns)   --->   "%k_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %k) nounwind" [nqueens/nqueens.cpp:43]   --->   Operation 25 'read' 'k_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 26 [1/1] (1.00ns)   --->   "%u_0_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %u_0) nounwind" [nqueens/nqueens.cpp:43]   --->   Operation 26 'read' 'u_0_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 27 [2/2] (0.00ns)   --->   "%tmp = call fastcc i32 @counter([8 x i32]* %a, i32 %k_read, i32 %u_0_read) nounwind" [nqueens/nqueens.cpp:43]   --->   Operation 27 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 28 [1/2] (1.64ns)   --->   "%tmp = call fastcc i32 @counter([8 x i32]* %a, i32 %k_read, i32 %u_0_read) nounwind" [nqueens/nqueens.cpp:43]   --->   Operation 28 'call' 'tmp' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i32 %k_read to i64" [nqueens/nqueens.cpp:43]   --->   Operation 29 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [8 x i32]* %a, i64 0, i64 %sext_ln43" [nqueens/nqueens.cpp:43]   --->   Operation 30 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.67ns)   --->   "store i32 %tmp, i32* %a_addr, align 4" [nqueens/nqueens.cpp:43]   --->   Operation 31 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 32 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %u_0, i32 1) nounwind" [nqueens/nqueens.cpp:44]   --->   Operation 32 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 33 [1/1] (0.99ns)   --->   "%icmp_ln45 = icmp eq i32 %tmp, 0" [nqueens/nqueens.cpp:45]   --->   Operation 33 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.65ns)   --->   "br i1 %icmp_ln45, label %1, label %._crit_edge" [nqueens/nqueens.cpp:45]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.65>

State 5 <SV = 4> <Delay = 0.65>
ST_5 : Operation 35 [2/2] (0.65ns)   --->   "%tmp_1 = call fastcc i4 @find_0([8 x i32]* %a) nounwind" [nqueens/nqueens.cpp:47]   --->   Operation 35 'call' 'tmp_1' <Predicate = true> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.01>
ST_6 : Operation 36 [1/1] (1.01ns)   --->   "%add_ln46 = add nsw i32 %k_read, -1" [nqueens/nqueens.cpp:46]   --->   Operation 36 'add' 'add_ln46' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %k, i32 %add_ln46) nounwind" [nqueens/nqueens.cpp:46]   --->   Operation 37 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 38 [1/2] (0.00ns)   --->   "%tmp_1 = call fastcc i4 @find_0([8 x i32]* %a) nounwind" [nqueens/nqueens.cpp:47]   --->   Operation 38 'call' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 39 [1/1] (0.72ns)   --->   "%icmp_ln47 = icmp eq i4 %tmp_1, 0" [nqueens/nqueens.cpp:47]   --->   Operation 39 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %2, label %3" [nqueens/nqueens.cpp:47]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i32 %add_ln46 to i64" [nqueens/nqueens.cpp:51]   --->   Operation 41 'sext' 'sext_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [8 x i32]* %a, i64 0, i64 %sext_ln51" [nqueens/nqueens.cpp:51]   --->   Operation 42 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %flag, i32 1) nounwind" [nqueens/nqueens.cpp:48]   --->   Operation 43 'write' <Predicate = (icmp_ln47)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "br label %5" [nqueens/nqueens.cpp:49]   --->   Operation 44 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.67>
ST_7 : Operation 45 [2/2] (0.67ns)   --->   "%a_load = load i32* %a_addr_1, align 4" [nqueens/nqueens.cpp:51]   --->   Operation 45 'load' 'a_load' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 46 [1/1] (0.67ns)   --->   "store i32 0, i32* %a_addr_1, align 4" [nqueens/nqueens.cpp:52]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 2.69>
ST_8 : Operation 47 [1/2] (0.67ns)   --->   "%a_load = load i32* %a_addr_1, align 4" [nqueens/nqueens.cpp:51]   --->   Operation 47 'load' 'a_load' <Predicate = (icmp_ln45)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 48 [1/1] (1.01ns)   --->   "%add_ln51 = add nsw i32 %a_load, 1" [nqueens/nqueens.cpp:51]   --->   Operation 48 'add' 'add_ln51' <Predicate = (icmp_ln45)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %u_0, i32 %add_ln51) nounwind" [nqueens/nqueens.cpp:51]   --->   Operation 49 'write' <Predicate = (icmp_ln45)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 50 [1/1] (1.01ns)   --->   "%add_ln53 = add nsw i32 %k_read, -2" [nqueens/nqueens.cpp:53]   --->   Operation 50 'add' 'add_ln53' <Predicate = (icmp_ln45)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.65ns)   --->   "br label %._crit_edge" [nqueens/nqueens.cpp:54]   --->   Operation 51 'br' <Predicate = (icmp_ln45)> <Delay = 0.65>

State 9 <SV = 8> <Delay = 2.01>
ST_9 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln55)   --->   "%empty_2 = phi i32 [ %add_ln53, %3 ], [ %k_read, %._crit_edge1 ]" [nqueens/nqueens.cpp:53]   --->   Operation 52 'phi' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln55 = add nsw i32 %empty_2, 1" [nqueens/nqueens.cpp:55]   --->   Operation 53 'add' 'add_ln55' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 54 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %k, i32 %add_ln55) nounwind" [nqueens/nqueens.cpp:55]   --->   Operation 54 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 55 [2/2] (0.65ns)   --->   "%tmp_2 = call fastcc i4 @find_0([8 x i32]* %a) nounwind" [nqueens/nqueens.cpp:56]   --->   Operation 55 'call' 'tmp_2' <Predicate = true> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.01>
ST_10 : Operation 56 [1/2] (0.00ns)   --->   "%tmp_2 = call fastcc i4 @find_0([8 x i32]* %a) nounwind" [nqueens/nqueens.cpp:56]   --->   Operation 56 'call' 'tmp_2' <Predicate = (!icmp_ln47) | (!icmp_ln45)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 57 [1/1] (0.72ns)   --->   "%icmp_ln56 = icmp eq i4 %tmp_2, -8" [nqueens/nqueens.cpp:56]   --->   Operation 57 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln47) | (!icmp_ln45)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %4, label %._crit_edge1" [nqueens/nqueens.cpp:56]   --->   Operation 58 'br' <Predicate = (!icmp_ln47) | (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (1.00ns)   --->   "%sol_list_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %sol_list) nounwind" [nqueens/nqueens.cpp:57]   --->   Operation 59 'read' 'sol_list_read' <Predicate = (!icmp_ln47 & icmp_ln56) | (!icmp_ln45 & icmp_ln56)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 60 [1/1] (1.01ns)   --->   "%add_ln57 = add nsw i32 %sol_list_read, 1" [nqueens/nqueens.cpp:57]   --->   Operation 60 'add' 'add_ln57' <Predicate = (!icmp_ln47 & icmp_ln56) | (!icmp_ln45 & icmp_ln56)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sol_list, i32 %add_ln57) nounwind" [nqueens/nqueens.cpp:57]   --->   Operation 61 'write' <Predicate = (!icmp_ln47 & icmp_ln56) | (!icmp_ln45 & icmp_ln56)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "br label %5" [nqueens/nqueens.cpp:58]   --->   Operation 62 'br' <Predicate = (!icmp_ln47 & icmp_ln56) | (!icmp_ln45 & icmp_ln56)> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "ret void" [nqueens/nqueens.cpp:61]   --->   Operation 63 'ret' <Predicate = (icmp_ln56) | (icmp_ln45 & icmp_ln47)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ u_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sol_list]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
spectopmodule_ln0  (spectopmodule) [ 00000000000]
specinterface_ln36 (specinterface) [ 00000000000]
specinterface_ln37 (specinterface) [ 00000000000]
specinterface_ln38 (specinterface) [ 00000000000]
specinterface_ln39 (specinterface) [ 00000000000]
empty              (specmemcore  ) [ 00000000000]
specinterface_ln40 (specinterface) [ 00000000000]
specinterface_ln41 (specinterface) [ 00000000000]
br_ln42            (br           ) [ 00000000000]
k_read             (read         ) [ 00011111110]
u_0_read           (read         ) [ 00010000000]
tmp                (call         ) [ 00001000000]
sext_ln43          (sext         ) [ 00000000000]
a_addr             (getelementptr) [ 00000000000]
store_ln43         (store        ) [ 00000000000]
write_ln44         (write        ) [ 00000000000]
icmp_ln45          (icmp         ) [ 00111111111]
br_ln45            (br           ) [ 00111111111]
add_ln46           (add          ) [ 00000000000]
write_ln46         (write        ) [ 00000000000]
tmp_1              (call         ) [ 00000000000]
icmp_ln47          (icmp         ) [ 00111111111]
br_ln47            (br           ) [ 00000000000]
sext_ln51          (sext         ) [ 00000000000]
a_addr_1           (getelementptr) [ 00111001111]
write_ln48         (write        ) [ 00000000000]
br_ln49            (br           ) [ 00000000000]
store_ln52         (store        ) [ 00000000000]
a_load             (load         ) [ 00000000000]
add_ln51           (add          ) [ 00000000000]
write_ln51         (write        ) [ 00000000000]
add_ln53           (add          ) [ 00111111111]
br_ln54            (br           ) [ 00111111111]
empty_2            (phi          ) [ 00000000010]
add_ln55           (add          ) [ 00000000000]
write_ln55         (write        ) [ 00000000000]
tmp_2              (call         ) [ 00000000000]
icmp_ln56          (icmp         ) [ 00111111111]
br_ln56            (br           ) [ 00000000000]
sol_list_read      (read         ) [ 00000000000]
add_ln57           (add          ) [ 00000000000]
write_ln57         (write        ) [ 00000000000]
br_ln58            (br           ) [ 00000000000]
ret_ln61           (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="k">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sol_list">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol_list"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="flag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flag"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nqueens_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="find_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="k_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="u_0_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_0_read/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/4 write_ln51/8 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/6 write_ln55/9 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln48_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="1" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/6 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sol_list_read_read_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sol_list_read/10 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln57_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/10 "/>
</bind>
</comp>

<comp id="98" class="1004" name="a_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln43/4 a_load/7 store_ln52/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="a_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/6 "/>
</bind>
</comp>

<comp id="119" class="1005" name="empty_2_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_2 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_2_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="32" slack="7"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_2/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_counter_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="0" index="3" bw="32" slack="0"/>
<pin id="133" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_find_0_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_1/5 tmp_2/9 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sext_ln43_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln45_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln46_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="4"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln47_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sext_ln51_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln51_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/8 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln53_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="6"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln55_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/9 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln56_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/10 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln57_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/10 "/>
</bind>
</comp>

<comp id="202" class="1005" name="k_read_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_read "/>
</bind>
</comp>

<comp id="211" class="1005" name="u_0_read_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_0_read "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="222" class="1005" name="icmp_ln45_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="4"/>
<pin id="224" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="226" class="1005" name="icmp_ln47_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="4"/>
<pin id="228" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="230" class="1005" name="a_addr_1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="1"/>
<pin id="232" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="add_ln53_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="32" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="38" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="40" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="50" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="56" pin="2"/><net_sink comp="128" pin=3"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="158"><net_src comp="153" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="163"><net_src comp="138" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="153" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="174"><net_src comp="105" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="170" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="122" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="182" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="193"><net_src comp="138" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="85" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="195" pin="2"/><net_sink comp="91" pin=2"/></net>

<net id="205"><net_src comp="50" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="214"><net_src comp="56" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="128" pin=3"/></net>

<net id="219"><net_src comp="128" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="225"><net_src comp="148" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="159" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="111" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="238"><net_src comp="177" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="122" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {4 7 }
	Port: k | {6 9 }
	Port: u_0 | {4 8 }
	Port: sol_list | {10 }
	Port: flag | {6 }
 - Input state : 
	Port: nqueens : a | {2 3 5 6 7 8 9 10 }
	Port: nqueens : k | {2 }
	Port: nqueens : u_0 | {2 }
	Port: nqueens : sol_list | {10 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		a_addr : 1
		store_ln43 : 2
		br_ln45 : 1
	State 5
	State 6
		write_ln46 : 1
		icmp_ln47 : 1
		br_ln47 : 2
		sext_ln51 : 1
		a_addr_1 : 2
	State 7
	State 8
		add_ln51 : 1
		write_ln51 : 2
	State 9
		add_ln55 : 1
		write_ln55 : 2
	State 10
		icmp_ln56 : 1
		br_ln56 : 2
		write_ln57 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   call   |    grp_counter_fu_128    |  3.3175 |   253   |   510   |
|          |     grp_find_0_fu_138    |  1.312  |    16   |    59   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln46_fu_153     |    0    |    0    |    39   |
|          |      add_ln51_fu_170     |    0    |    0    |    39   |
|    add   |      add_ln53_fu_177     |    0    |    0    |    39   |
|          |      add_ln55_fu_182     |    0    |    0    |    39   |
|          |      add_ln57_fu_195     |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln45_fu_148     |    0    |    0    |    20   |
|   icmp   |     icmp_ln47_fu_159     |    0    |    0    |    9    |
|          |     icmp_ln56_fu_189     |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|          |     k_read_read_fu_50    |    0    |    0    |    0    |
|   read   |    u_0_read_read_fu_56   |    0    |    0    |    0    |
|          | sol_list_read_read_fu_85 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      grp_write_fu_62     |    0    |    0    |    0    |
|   write  |      grp_write_fu_70     |    0    |    0    |    0    |
|          |  write_ln48_write_fu_77  |    0    |    0    |    0    |
|          |  write_ln57_write_fu_91  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   sext   |     sext_ln43_fu_144     |    0    |    0    |    0    |
|          |     sext_ln51_fu_165     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  4.6295 |   269   |   802   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| a_addr_1_reg_230|    3   |
| add_ln53_reg_235|   32   |
| empty_2_reg_119 |   32   |
|icmp_ln45_reg_222|    1   |
|icmp_ln47_reg_226|    1   |
|  k_read_reg_202 |   32   |
|   tmp_reg_216   |   32   |
| u_0_read_reg_211|   32   |
+-----------------+--------+
|      Total      |   165  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_62  |  p2  |   2  |  32  |   64   ||    9    |
|   grp_write_fu_70  |  p2  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_105 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_105 |  p1  |   2  |  32  |   64   ||    9    |
| grp_counter_fu_128 |  p2  |   2  |  32  |   64   ||    9    |
| grp_counter_fu_128 |  p3  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   326  ||  3.936  ||    54   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |   269  |   802  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   54   |
|  Register |    -   |   165  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   434  |   856  |
+-----------+--------+--------+--------+
