#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Dec 19 10:20:47 2019
# Process ID: 10916
# Current directory: D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7772 D:\K7_FMC_PCIE\K7FMC_PCIEDMA_DEMO\xilinx\kc705\KC705_Gen2x8If128\axi_spi_xcross\axi_spi.xpr
# Log file: D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/vivado.log
# Journal file: D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado2018_wrk/UART_ILA_pack/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 971.961 ; gain = 221.773
update_compile_order -fileset sources_1
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd}
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:module_ref:Tgate:1.0 - Tgate_0
Adding cell -- xilinx.com:module_ref:Tgate:1.0 - Tgate_1
Adding cell -- xilinx.com:module_ref:Tgate:1.0 - Tgate_3
Adding cell -- xilinx.com:module_ref:Tgate_width5:1.0 - Tgate_width5_0
Adding cell -- xilinx.com:ip:jesd204:7.2 - jesd204_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:module_ref:inv:1.0 - inv_0
Adding cell -- xilinx.com:module_ref:data_rearrange:1.0 - data_rearrange_0
Adding cell -- xilinx.com:ip:axi_traffic_gen:3.0 - axi_traffic_gen_0
Adding cell -- xilinx.com:module_ref:init_delay:1.0 - init_delay_0
Adding cell -- xilinx.com:ip:axi_traffic_gen:3.0 - axi_traffic_gen_1
Adding cell -- xilinx.com:ip:axi_traffic_gen:3.0 - axi_traffic_gen_2
Adding cell -- xilinx.com:module_ref:init_delay:1.0 - init_delay_1
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
Adding cell -- xilinx.com:module_ref:err_detector:1.0 - err_detector_0
Adding cell -- xilinx.com:module_ref:data_comb:1.0 - data_comb_0
Adding cell -- xilinx.com:user:uart_ila_top:1.0 - uart_ila_top_0
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:module_ref:BridgeToPCIE:1.0 - BridgeToPCIE_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /sclk(clk) and /Tgate_3/IO(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /jesd204_0/rx_sync(undef) and /util_ds_buf_0/OBUF_IN(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /resetn(rst) and /inv_0/I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /inv_0/O(undef) and /uart_ila_top_0/reset_0(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <axi_spi_top> from BD file <D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1120.270 ; gain = 101.301
create_bd_design "PCIEBridge"
Wrote  : <D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/PCIEBridge/PCIEBridge.bd> 
current_bd_design [get_bd_designs axi_spi_top]
close_bd_design [get_bd_designs axi_spi_top]
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.1 axi_fifo_mm_s_0
endgroup
delete_bd_objs [get_bd_cells axi_fifo_mm_s_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0
endgroup
create_bd_cell -type module -reference KC705_Gen2x8If128 KC705_Gen2x8If128_0
ERROR: [filemgmt 56-181] Reference 'KC705_Gen2x8If128' contains sub-design file 'D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/ip/PCIeGen2x8If128.xci'. This sub-design is not allowed in the reference due to following reason(s):
The 'xilinx.com:ip:pcie_7x:3.3' core does not support module reference.
ERROR: [filemgmt 56-328] Reference 'KC705_Gen2x8If128' contains sub-design file 'D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/ip/PCIeGen2x8If128.xci', which is configured for out-of-context synthesis. OOC sub-designs are not allowed in the reference. To change the setting, use TCL command: 'set_property generate_synth_checkpoint 0 [get_files PCIeGen2x8If128.xci]'.
ERROR: [BD 41-1690] Unable to resolve module-source based on inputs: KC705_Gen2x8If128
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference KC705_Gen2x8If128 -name KC705_Gen2x8If128_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0
endgroup
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/PCIEBridge/PCIEBridge.bd}
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/PCIEBridge/PCIEBridge.bd}
startgroup
create_bd_port -dir I -type clk FIFO_DATA_CLK
set_property CONFIG.FREQ_HZ 250000000 [get_bd_ports FIFO_DATA_CLK]
endgroup
set_property location {-258 -329} [get_bd_ports FIFO_DATA_CLK]
set_property location {1.5 488 -185} [get_bd_cells axis_data_fifo_0]
create_bd_port -dir I -from 127 -to 0 FIFO_RX_DATA
startgroup
copy_bd_objs /  [get_bd_ports {FIFO_RX_DATA}]
set_property location {-57 -142} [get_bd_ports FIFO_RX_DATA1]
endgroup
set_property name FIFO_TX_DATA [get_bd_ports FIFO_RX_DATA1]
create_bd_port -dir I STATUS_rLen
create_bd_port -dir I STATUS_rCount
create_bd_port -dir I STATUS_rState
set_property location {-52 -228} [get_bd_ports FIFO_DATA_CLK]
set_property location {1 490 -257} [get_bd_cells axis_data_fifo_0]
set_property location {-45 -334} [get_bd_ports STATUS_rCount]
make_wrapper -files [get_files D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/PCIEBridge/PCIEBridge.bd] -fileset [get_filesets sources_1] -inst_template
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axis_data_fifo_0/s_axis_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/PCIEBridge/PCIEBridge.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/PCIEBridge/PCIEBridge.bd}
delete_bd_objs [get_bd_cells axis_data_fifo_0]
save_bd_design
Wrote  : <D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/PCIEBridge/PCIEBridge.bd> 
Wrote  : <D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/PCIEBridge/ui/bd_5ea96d18.ui> 
