vhdl xil_defaultlib  \
"../../../bd/lcd_design/ip/lcd_design_axi_vdma_0_0/sim/lcd_design_axi_vdma_0_0.vhd" \
"../../../bd/lcd_design/ip/lcd_design_v_tc_0_0/sim/lcd_design_v_tc_0_0.vhd" \
"../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/ab26/src/axi_dynclk_S00_AXI.vhd" \
"../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/ab26/src/axi_dynclk.vhd" \
"../../../bd/lcd_design/ip/lcd_design_axi_dynclk_0_0/sim/lcd_design_axi_dynclk_0_0.vhd" \
"../../../bd/lcd_design/ip/lcd_design_axi_smc_0/bd_0/ip/ip_1/sim/bd_097e_psr_aclk_0.vhd" \
"../../../bd/lcd_design/ip/lcd_design_rst_ps7_0_100M_2/sim/lcd_design_rst_ps7_0_100M_2.vhd" \

nosort
