<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Apr 22 15:23:48 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     freq_divider
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            1732 items scored, 32 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.408ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             Counter_28__i28  (from clk_c +)
   Destination:    FD1S3AX    D              pulse_s_17  (to clk_c +)

   Delay:                   5.583ns  (24.8% logic, 75.2% route), 8 logic levels.

 Constraint Details:

      5.583ns data_path Counter_28__i28 to pulse_s_17 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.408ns

 Path Details: Counter_28__i28 to pulse_s_17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              Counter_28__i28 (from clk_c)
Route         2   e 1.258                                  Counter[28]
A1_TO_FCO   ---     0.329           D[2] to COUT           c_i_31__I_0_0
Route         1   e 0.020                                  n256
FCI_TO_FCO  ---     0.051            CIN to COUT           c_i_31__I_0_26
Route         1   e 0.020                                  n257
FCI_TO_FCO  ---     0.051            CIN to COUT           c_i_31__I_0_28
Route         1   e 0.020                                  n258
FCI_TO_FCO  ---     0.051            CIN to COUT           c_i_31__I_0_30
Route         1   e 0.020                                  n259
FCI_TO_FCO  ---     0.051            CIN to COUT           c_i_31__I_0_32_32
Route         1   e 0.020                                  n260
FCI_TO_F    ---     0.322            CIN to S[2]           c_i_31__I_0_32
Route        33   e 1.819                                  Counter_31__N_97
LUT4        ---     0.166              B to Z              pulse_I_0_2_lut
Route         1   e 1.020                                  pulse_N_98
                  --------
                    5.583  (24.8% logic, 75.2% route), 8 logic levels.


Error:  The following path violates requirements by 0.408ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             Counter_28__i29  (from clk_c +)
   Destination:    FD1S3AX    D              pulse_s_17  (to clk_c +)

   Delay:                   5.583ns  (24.8% logic, 75.2% route), 8 logic levels.

 Constraint Details:

      5.583ns data_path Counter_28__i29 to pulse_s_17 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.408ns

 Path Details: Counter_28__i29 to pulse_s_17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              Counter_28__i29 (from clk_c)
Route         2   e 1.258                                  Counter[29]
A1_TO_FCO   ---     0.329           C[2] to COUT           c_i_31__I_0_0
Route         1   e 0.020                                  n256
FCI_TO_FCO  ---     0.051            CIN to COUT           c_i_31__I_0_26
Route         1   e 0.020                                  n257
FCI_TO_FCO  ---     0.051            CIN to COUT           c_i_31__I_0_28
Route         1   e 0.020                                  n258
FCI_TO_FCO  ---     0.051            CIN to COUT           c_i_31__I_0_30
Route         1   e 0.020                                  n259
FCI_TO_FCO  ---     0.051            CIN to COUT           c_i_31__I_0_32_32
Route         1   e 0.020                                  n260
FCI_TO_F    ---     0.322            CIN to S[2]           c_i_31__I_0_32
Route        33   e 1.819                                  Counter_31__N_97
LUT4        ---     0.166              B to Z              pulse_I_0_2_lut
Route         1   e 1.020                                  pulse_N_98
                  --------
                    5.583  (24.8% logic, 75.2% route), 8 logic levels.


Error:  The following path violates requirements by 0.408ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             Counter_28__i30  (from clk_c +)
   Destination:    FD1S3AX    D              pulse_s_17  (to clk_c +)

   Delay:                   5.583ns  (24.8% logic, 75.2% route), 8 logic levels.

 Constraint Details:

      5.583ns data_path Counter_28__i30 to pulse_s_17 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.408ns

 Path Details: Counter_28__i30 to pulse_s_17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              Counter_28__i30 (from clk_c)
Route         2   e 1.258                                  Counter[30]
A1_TO_FCO   ---     0.329           B[2] to COUT           c_i_31__I_0_0
Route         1   e 0.020                                  n256
FCI_TO_FCO  ---     0.051            CIN to COUT           c_i_31__I_0_26
Route         1   e 0.020                                  n257
FCI_TO_FCO  ---     0.051            CIN to COUT           c_i_31__I_0_28
Route         1   e 0.020                                  n258
FCI_TO_FCO  ---     0.051            CIN to COUT           c_i_31__I_0_30
Route         1   e 0.020                                  n259
FCI_TO_FCO  ---     0.051            CIN to COUT           c_i_31__I_0_32_32
Route         1   e 0.020                                  n260
FCI_TO_F    ---     0.322            CIN to S[2]           c_i_31__I_0_32
Route        33   e 1.819                                  Counter_31__N_97
LUT4        ---     0.166              B to Z              pulse_I_0_2_lut
Route         1   e 1.020                                  pulse_N_98
                  --------
                    5.583  (24.8% logic, 75.2% route), 8 logic levels.

Warning: 5.408 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     5.408 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
Counter_31__N_97                        |      33|      32|     99.00%
                                        |        |        |
n260                                    |       1|      32|     99.00%
                                        |        |        |
pulse_N_98                              |       1|      32|     99.00%
                                        |        |        |
n259                                    |       1|      28|     87.50%
                                        |        |        |
n258                                    |       1|      20|     62.50%
                                        |        |        |
n257                                    |       1|      12|     37.50%
                                        |        |        |
n256                                    |       1|       4|     12.50%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 32  Score: 8512

Constraints cover  1732 paths, 93 nets, and 193 connections (94.6% coverage)


Peak memory: 113487872 bytes, TRCE: 1863680 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
