{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 28 09:46:33 2021 " "Info: Processing started: Mon Jun 28 09:46:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off segb13a -c segb13a --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off segb13a -c segb13a --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sclk " "Info: Assuming node \"sclk\" is an undefined clock" {  } { { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sclk register scount\[13\] register scount\[0\] 153.54 MHz 6.513 ns Internal " "Info: Clock \"sclk\" has Internal fmax of 153.54 MHz between source register \"scount\[13\]\" and destination register \"scount\[0\]\" (period= 6.513 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.252 ns + Longest register register " "Info: + Longest register to register delay is 6.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scount\[13\] 1 REG LC_X40_Y11_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y11_N3; Fanout = 4; REG Node = 'scount\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scount[13] } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.590 ns) 1.735 ns Equal0~6 2 COMB LC_X37_Y11_N2 1 " "Info: 2: + IC(1.145 ns) + CELL(0.590 ns) = 1.735 ns; Loc. = LC_X37_Y11_N2; Fanout = 1; COMB Node = 'Equal0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { scount[13] Equal0~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.292 ns) 3.148 ns Equal0~10 3 COMB LC_X41_Y11_N7 1 " "Info: 3: + IC(1.121 ns) + CELL(0.292 ns) = 3.148 ns; Loc. = LC_X41_Y11_N7; Fanout = 1; COMB Node = 'Equal0~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { Equal0~6 Equal0~10 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 3.883 ns scount\[24\]~120 4 COMB LC_X41_Y11_N2 30 " "Info: 4: + IC(0.443 ns) + CELL(0.292 ns) = 3.883 ns; Loc. = LC_X41_Y11_N2; Fanout = 30; COMB Node = 'scount\[24\]~120'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { Equal0~10 scount[24]~120 } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(1.112 ns) 6.252 ns scount\[0\] 5 REG LC_X40_Y12_N0 4 " "Info: 5: + IC(1.257 ns) + CELL(1.112 ns) = 6.252 ns; Loc. = LC_X40_Y12_N0; Fanout = 4; REG Node = 'scount\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { scount[24]~120 scount[0] } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.286 ns ( 36.56 % ) " "Info: Total cell delay = 2.286 ns ( 36.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.966 ns ( 63.44 % ) " "Info: Total interconnect delay = 3.966 ns ( 63.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.252 ns" { scount[13] Equal0~6 Equal0~10 scount[24]~120 scount[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.252 ns" { scount[13] {} Equal0~6 {} Equal0~10 {} scount[24]~120 {} scount[0] {} } { 0.000ns 1.145ns 1.121ns 0.443ns 1.257ns } { 0.000ns 0.590ns 0.292ns 0.292ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.111 ns + Shortest register " "Info: + Shortest clock path from clock \"sclk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 30 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 30; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns scount\[0\] 2 REG LC_X40_Y12_N0 4 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X40_Y12_N0; Fanout = 4; REG Node = 'scount\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { sclk scount[0] } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sclk scount[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sclk {} sclk~out0 {} scount[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 3.111 ns - Longest register " "Info: - Longest clock path from clock \"sclk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 30 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 30; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns scount\[13\] 2 REG LC_X40_Y11_N3 4 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X40_Y11_N3; Fanout = 4; REG Node = 'scount\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { sclk scount[13] } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sclk scount[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sclk {} sclk~out0 {} scount[13] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sclk scount[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sclk {} sclk~out0 {} scount[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sclk scount[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sclk {} sclk~out0 {} scount[13] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.252 ns" { scount[13] Equal0~6 Equal0~10 scount[24]~120 scount[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.252 ns" { scount[13] {} Equal0~6 {} Equal0~10 {} scount[24]~120 {} scount[0] {} } { 0.000ns 1.145ns 1.121ns 0.443ns 1.257ns } { 0.000ns 0.590ns 0.292ns 0.292ns 1.112ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sclk scount[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sclk {} sclk~out0 {} scount[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sclk scount[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sclk {} sclk~out0 {} scount[13] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "scount\[0\] clr sclk 11.485 ns register " "Info: tsu for register \"scount\[0\]\" (data pin = \"clr\", clock pin = \"sclk\") is 11.485 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.559 ns + Longest pin register " "Info: + Longest pin to register delay is 14.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clr 1 PIN PIN_1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 1; PIN Node = 'clr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.131 ns) + CELL(0.590 ns) 12.190 ns scount\[24\]~120 2 COMB LC_X41_Y11_N2 30 " "Info: 2: + IC(10.131 ns) + CELL(0.590 ns) = 12.190 ns; Loc. = LC_X41_Y11_N2; Fanout = 30; COMB Node = 'scount\[24\]~120'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.721 ns" { clr scount[24]~120 } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(1.112 ns) 14.559 ns scount\[0\] 3 REG LC_X40_Y12_N0 4 " "Info: 3: + IC(1.257 ns) + CELL(1.112 ns) = 14.559 ns; Loc. = LC_X40_Y12_N0; Fanout = 4; REG Node = 'scount\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { scount[24]~120 scount[0] } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.171 ns ( 21.78 % ) " "Info: Total cell delay = 3.171 ns ( 21.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.388 ns ( 78.22 % ) " "Info: Total interconnect delay = 11.388 ns ( 78.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.559 ns" { clr scount[24]~120 scount[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.559 ns" { clr {} clr~out0 {} scount[24]~120 {} scount[0] {} } { 0.000ns 0.000ns 10.131ns 1.257ns } { 0.000ns 1.469ns 0.590ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.111 ns - Shortest register " "Info: - Shortest clock path from clock \"sclk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 30 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 30; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns scount\[0\] 2 REG LC_X40_Y12_N0 4 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X40_Y12_N0; Fanout = 4; REG Node = 'scount\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { sclk scount[0] } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sclk scount[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sclk {} sclk~out0 {} scount[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.559 ns" { clr scount[24]~120 scount[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.559 ns" { clr {} clr~out0 {} scount[24]~120 {} scount[0] {} } { 0.000ns 0.000ns 10.131ns 1.257ns } { 0.000ns 1.469ns 0.590ns 1.112ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sclk scount[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sclk {} sclk~out0 {} scount[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sclk s\[15\] scount\[28\] 21.453 ns register " "Info: tco from clock \"sclk\" to destination pin \"s\[15\]\" through register \"scount\[28\]\" is 21.453 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 3.111 ns + Longest register " "Info: + Longest clock path from clock \"sclk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 30 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 30; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns scount\[28\] 2 REG LC_X40_Y10_N8 7 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X40_Y10_N8; Fanout = 7; REG Node = 'scount\[28\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { sclk scount[28] } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sclk scount[28] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sclk {} sclk~out0 {} scount[28] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.118 ns + Longest register pin " "Info: + Longest register to pin delay is 18.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scount\[28\] 1 REG LC_X40_Y10_N8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y10_N8; Fanout = 7; REG Node = 'scount\[28\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scount[28] } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.376 ns) + CELL(0.292 ns) 4.668 ns j\[4\]~0 2 COMB LC_X23_Y23_N4 22 " "Info: 2: + IC(4.376 ns) + CELL(0.292 ns) = 4.668 ns; Loc. = LC_X23_Y23_N4; Fanout = 22; COMB Node = 'j\[4\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.668 ns" { scount[28] j[4]~0 } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.276 ns) + CELL(0.442 ns) 8.386 ns s\[14\]~847 3 COMB LC_X17_Y13_N2 2 " "Info: 3: + IC(3.276 ns) + CELL(0.442 ns) = 8.386 ns; Loc. = LC_X17_Y13_N2; Fanout = 2; COMB Node = 's\[14\]~847'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.718 ns" { j[4]~0 s[14]~847 } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.638 ns) + CELL(0.590 ns) 10.614 ns s\[15\]~848 4 COMB LC_X22_Y16_N1 1 " "Info: 4: + IC(1.638 ns) + CELL(0.590 ns) = 10.614 ns; Loc. = LC_X22_Y16_N1; Fanout = 1; COMB Node = 's\[15\]~848'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { s[14]~847 s[15]~848 } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.590 ns) 11.635 ns s\[15\]~851 5 COMB LC_X22_Y16_N8 1 " "Info: 5: + IC(0.431 ns) + CELL(0.590 ns) = 11.635 ns; Loc. = LC_X22_Y16_N8; Fanout = 1; COMB Node = 's\[15\]~851'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { s[15]~848 s[15]~851 } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.359 ns) + CELL(2.124 ns) 18.118 ns s\[15\] 6 PIN PIN_44 0 " "Info: 6: + IC(4.359 ns) + CELL(2.124 ns) = 18.118 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 's\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.483 ns" { s[15]~851 s[15] } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.038 ns ( 22.29 % ) " "Info: Total cell delay = 4.038 ns ( 22.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.080 ns ( 77.71 % ) " "Info: Total interconnect delay = 14.080 ns ( 77.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.118 ns" { scount[28] j[4]~0 s[14]~847 s[15]~848 s[15]~851 s[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.118 ns" { scount[28] {} j[4]~0 {} s[14]~847 {} s[15]~848 {} s[15]~851 {} s[15] {} } { 0.000ns 4.376ns 3.276ns 1.638ns 0.431ns 4.359ns } { 0.000ns 0.292ns 0.442ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sclk scount[28] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sclk {} sclk~out0 {} scount[28] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.118 ns" { scount[28] j[4]~0 s[14]~847 s[15]~848 s[15]~851 s[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.118 ns" { scount[28] {} j[4]~0 {} s[14]~847 {} s[15]~848 {} s[15]~851 {} s[15] {} } { 0.000ns 4.376ns 3.276ns 1.638ns 0.431ns 4.359ns } { 0.000ns 0.292ns 0.442ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sel s\[15\] 23.909 ns Longest " "Info: Longest tpd from source pin \"sel\" to destination pin \"s\[15\]\" is 23.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel 1 PIN PIN_2 14 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 14; PIN Node = 'sel'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.602 ns) + CELL(0.442 ns) 10.513 ns j\[0\]~5 2 COMB LC_X26_Y15_N2 37 " "Info: 2: + IC(8.602 ns) + CELL(0.442 ns) = 10.513 ns; Loc. = LC_X26_Y15_N2; Fanout = 37; COMB Node = 'j\[0\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.044 ns" { sel j[0]~5 } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.032 ns) + CELL(0.114 ns) 13.659 ns s\[13\]~915 3 COMB LC_X17_Y20_N1 3 " "Info: 3: + IC(3.032 ns) + CELL(0.114 ns) = 13.659 ns; Loc. = LC_X17_Y20_N1; Fanout = 3; COMB Node = 's\[13\]~915'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.146 ns" { j[0]~5 s[13]~915 } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.590 ns) 15.512 ns s\[15\]~846 4 COMB LC_X17_Y18_N2 1 " "Info: 4: + IC(1.263 ns) + CELL(0.590 ns) = 15.512 ns; Loc. = LC_X17_Y18_N2; Fanout = 1; COMB Node = 's\[15\]~846'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { s[13]~915 s[15]~846 } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.292 ns) 17.426 ns s\[15\]~851 5 COMB LC_X22_Y16_N8 1 " "Info: 5: + IC(1.622 ns) + CELL(0.292 ns) = 17.426 ns; Loc. = LC_X22_Y16_N8; Fanout = 1; COMB Node = 's\[15\]~851'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { s[15]~846 s[15]~851 } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.359 ns) + CELL(2.124 ns) 23.909 ns s\[15\] 6 PIN PIN_44 0 " "Info: 6: + IC(4.359 ns) + CELL(2.124 ns) = 23.909 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 's\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.483 ns" { s[15]~851 s[15] } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.031 ns ( 21.04 % ) " "Info: Total cell delay = 5.031 ns ( 21.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.878 ns ( 78.96 % ) " "Info: Total interconnect delay = 18.878 ns ( 78.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.909 ns" { sel j[0]~5 s[13]~915 s[15]~846 s[15]~851 s[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.909 ns" { sel {} sel~out0 {} j[0]~5 {} s[13]~915 {} s[15]~846 {} s[15]~851 {} s[15] {} } { 0.000ns 0.000ns 8.602ns 3.032ns 1.263ns 1.622ns 4.359ns } { 0.000ns 1.469ns 0.442ns 0.114ns 0.590ns 0.292ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "scount\[19\] clr sclk -10.916 ns register " "Info: th for register \"scount\[19\]\" (data pin = \"clr\", clock pin = \"sclk\") is -10.916 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.111 ns + Longest register " "Info: + Longest clock path from clock \"sclk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 30 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 30; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns scount\[19\] 2 REG LC_X40_Y11_N9 3 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X40_Y11_N9; Fanout = 3; REG Node = 'scount\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { sclk scount[19] } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sclk scount[19] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sclk {} sclk~out0 {} scount[19] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.042 ns - Shortest pin register " "Info: - Shortest pin to register delay is 14.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clr 1 PIN PIN_1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 1; PIN Node = 'clr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.131 ns) + CELL(0.590 ns) 12.190 ns scount\[24\]~120 2 COMB LC_X41_Y11_N2 30 " "Info: 2: + IC(10.131 ns) + CELL(0.590 ns) = 12.190 ns; Loc. = LC_X41_Y11_N2; Fanout = 30; COMB Node = 'scount\[24\]~120'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.721 ns" { clr scount[24]~120 } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(1.112 ns) 14.042 ns scount\[19\] 3 REG LC_X40_Y11_N9 3 " "Info: 3: + IC(0.740 ns) + CELL(1.112 ns) = 14.042 ns; Loc. = LC_X40_Y11_N9; Fanout = 3; REG Node = 'scount\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { scount[24]~120 scount[19] } "NODE_NAME" } } { "segb13a.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-4 segb13a/segb13a.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.171 ns ( 22.58 % ) " "Info: Total cell delay = 3.171 ns ( 22.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.871 ns ( 77.42 % ) " "Info: Total interconnect delay = 10.871 ns ( 77.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.042 ns" { clr scount[24]~120 scount[19] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.042 ns" { clr {} clr~out0 {} scount[24]~120 {} scount[19] {} } { 0.000ns 0.000ns 10.131ns 0.740ns } { 0.000ns 1.469ns 0.590ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sclk scount[19] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sclk {} sclk~out0 {} scount[19] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.042 ns" { clr scount[24]~120 scount[19] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.042 ns" { clr {} clr~out0 {} scount[24]~120 {} scount[19] {} } { 0.000ns 0.000ns 10.131ns 0.740ns } { 0.000ns 1.469ns 0.590ns 1.112ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 28 09:46:34 2021 " "Info: Processing ended: Mon Jun 28 09:46:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
