// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _generic_sincos_11_6_s_HH_
#define _generic_sincos_11_6_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cordic_circ_apfixed_13_3_0_s.h"
#include "myproject_mul_mul_19ns_11ns_29_1_0.h"
#include "myproject_mac_mulsub_14ns_6ns_18ns_20_1_0.h"

namespace ap_rtl {

struct generic_sincos_11_6_s : public sc_module {
    // Port declarations 6
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<11> > in_V;
    sc_out< sc_lv<7> > ap_return_0;
    sc_out< sc_lv<7> > ap_return_1;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    generic_sincos_11_6_s(sc_module_name name);
    SC_HAS_PROCESS(generic_sincos_11_6_s);

    ~generic_sincos_11_6_s();

    sc_trace_file* mVcdFile;

    cordic_circ_apfixed_13_3_0_s* grp_cordic_circ_apfixed_13_3_0_s_fu_68;
    myproject_mul_mul_19ns_11ns_29_1_0<1,1,19,11,29>* myproject_mul_mul_19ns_11ns_29_1_0_U2;
    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0<1,1,14,6,18,20>* myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3;
    sc_signal< sc_lv<1> > sign0_V_fu_73_p2;
    sc_signal< sc_lv<1> > sign0_V_reg_377;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > sign0_V_reg_377_pp0_iter1_reg;
    sc_signal< sc_lv<1> > sign0_V_reg_377_pp0_iter2_reg;
    sc_signal< sc_lv<1> > sign0_V_reg_377_pp0_iter3_reg;
    sc_signal< sc_lv<1> > sign0_V_reg_377_pp0_iter4_reg;
    sc_signal< sc_lv<1> > sign0_V_reg_377_pp0_iter5_reg;
    sc_signal< sc_lv<1> > sign0_V_reg_377_pp0_iter6_reg;
    sc_signal< sc_lv<11> > p_Val2_s_fu_85_p3;
    sc_signal< sc_lv<11> > p_Val2_s_reg_382;
    sc_signal< sc_lv<6> > ret_V_reg_387;
    sc_signal< sc_lv<2> > k_V_reg_392;
    sc_signal< sc_lv<2> > k_V_reg_392_pp0_iter1_reg;
    sc_signal< sc_lv<2> > k_V_reg_392_pp0_iter2_reg;
    sc_signal< sc_lv<2> > k_V_reg_392_pp0_iter3_reg;
    sc_signal< sc_lv<2> > k_V_reg_392_pp0_iter4_reg;
    sc_signal< sc_lv<2> > k_V_reg_392_pp0_iter5_reg;
    sc_signal< sc_lv<2> > k_V_reg_392_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln879_fu_138_p2;
    sc_signal< sc_lv<1> > icmp_ln879_reg_400;
    sc_signal< sc_lv<1> > icmp_ln879_reg_400_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_400_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_400_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_400_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_400_pp0_iter6_reg;
    sc_signal< sc_lv<12> > z_V_1_fu_187_p3;
    sc_signal< sc_lv<12> > z_V_1_reg_406;
    sc_signal< sc_lv<13> > x_V_reg_411;
    sc_signal< sc_lv<7> > trunc_ln1_reg_416;
    sc_signal< sc_lv<7> > trunc_ln708_13_reg_422;
    sc_signal< sc_lv<7> > trunc_ln708_14_reg_428;
    sc_signal< sc_lv<13> > grp_cordic_circ_apfixed_13_3_0_s_fu_68_ap_return_0;
    sc_signal< sc_lv<13> > grp_cordic_circ_apfixed_13_3_0_s_fu_68_ap_return_1;
    sc_signal< sc_logic > grp_cordic_circ_apfixed_13_3_0_s_fu_68_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call24;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call24;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call24;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call24;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call24;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call24;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call24;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call24;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp33;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<11> > inabs_V_fu_79_p2;
    sc_signal< sc_lv<29> > r_V_63_fu_359_p2;
    sc_signal< sc_lv<18> > lhs_V_fu_118_p3;
    sc_signal< sc_lv<20> > grp_fu_367_p3;
    sc_signal< sc_lv<12> > p_Val2_47_fu_129_p4;
    sc_signal< sc_lv<11> > trunc_ln708_s_fu_147_p4;
    sc_signal< sc_lv<13> > rhs_V_9_fu_143_p1;
    sc_signal< sc_lv<13> > ret_V_49_fu_160_p2;
    sc_signal< sc_lv<1> > icmp_ln251_fu_176_p2;
    sc_signal< sc_lv<1> > or_ln251_fu_181_p2;
    sc_signal< sc_lv<12> > trunc_ln708_12_fu_166_p4;
    sc_signal< sc_lv<12> > z_V_fu_156_p1;
    sc_signal< sc_lv<12> > trunc_ln1253_fu_217_p1;
    sc_signal< sc_lv<12> > r_V_65_fu_221_p2;
    sc_signal< sc_lv<12> > trunc_ln266_fu_203_p1;
    sc_signal< sc_lv<12> > r_V_66_fu_237_p2;
    sc_signal< sc_lv<1> > icmp_ln879_1_fu_253_p2;
    sc_signal< sc_lv<1> > xor_ln879_fu_269_p2;
    sc_signal< sc_lv<1> > and_ln879_fu_275_p2;
    sc_signal< sc_lv<7> > select_ln879_fu_263_p3;
    sc_signal< sc_lv<1> > or_ln879_fu_287_p2;
    sc_signal< sc_lv<1> > icmp_ln879_2_fu_258_p2;
    sc_signal< sc_lv<1> > xor_ln879_1_fu_292_p2;
    sc_signal< sc_lv<1> > and_ln879_1_fu_298_p2;
    sc_signal< sc_lv<7> > select_ln879_1_fu_280_p3;
    sc_signal< sc_lv<7> > trunc_ln3_fu_311_p4;
    sc_signal< sc_lv<7> > select_ln879_3_fu_320_p3;
    sc_signal< sc_lv<7> > p_Val2_53_fu_304_p3;
    sc_signal< sc_lv<7> > sub_ln703_fu_334_p2;
    sc_signal< sc_lv<7> > p_Val2_54_fu_340_p3;
    sc_signal< sc_lv<7> > select_ln879_4_fu_327_p3;
    sc_signal< sc_lv<19> > r_V_63_fu_359_p0;
    sc_signal< sc_lv<11> > r_V_63_fu_359_p1;
    sc_signal< sc_lv<14> > grp_fu_367_p0;
    sc_signal< sc_lv<6> > grp_fu_367_p1;
    sc_signal< sc_lv<18> > grp_fu_367_p2;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<11> > in_V_int_reg;
    sc_signal< sc_lv<7> > ap_return_0_int_reg;
    sc_signal< sc_lv<7> > ap_return_1_int_reg;
    sc_signal< sc_lv<19> > grp_fu_367_p10;
    sc_signal< sc_lv<20> > grp_fu_367_p20;
    sc_signal< sc_lv<29> > r_V_63_fu_359_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<13> ap_const_lv13_C90;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<29> ap_const_lv29_28BE6;
    static const sc_lv<19> ap_const_lv19_1921;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_and_ln879_1_fu_298_p2();
    void thread_and_ln879_fu_275_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp33();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call24();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call24();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call24();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call24();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call24();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call24();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call24();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call24();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_grp_cordic_circ_apfixed_13_3_0_s_fu_68_ap_ce();
    void thread_grp_fu_367_p0();
    void thread_grp_fu_367_p1();
    void thread_grp_fu_367_p10();
    void thread_grp_fu_367_p2();
    void thread_grp_fu_367_p20();
    void thread_icmp_ln251_fu_176_p2();
    void thread_icmp_ln879_1_fu_253_p2();
    void thread_icmp_ln879_2_fu_258_p2();
    void thread_icmp_ln879_fu_138_p2();
    void thread_inabs_V_fu_79_p2();
    void thread_lhs_V_fu_118_p3();
    void thread_or_ln251_fu_181_p2();
    void thread_or_ln879_fu_287_p2();
    void thread_p_Val2_47_fu_129_p4();
    void thread_p_Val2_53_fu_304_p3();
    void thread_p_Val2_54_fu_340_p3();
    void thread_p_Val2_s_fu_85_p3();
    void thread_r_V_63_fu_359_p0();
    void thread_r_V_63_fu_359_p1();
    void thread_r_V_63_fu_359_p10();
    void thread_r_V_65_fu_221_p2();
    void thread_r_V_66_fu_237_p2();
    void thread_ret_V_49_fu_160_p2();
    void thread_rhs_V_9_fu_143_p1();
    void thread_select_ln879_1_fu_280_p3();
    void thread_select_ln879_3_fu_320_p3();
    void thread_select_ln879_4_fu_327_p3();
    void thread_select_ln879_fu_263_p3();
    void thread_sign0_V_fu_73_p2();
    void thread_sub_ln703_fu_334_p2();
    void thread_trunc_ln1253_fu_217_p1();
    void thread_trunc_ln266_fu_203_p1();
    void thread_trunc_ln3_fu_311_p4();
    void thread_trunc_ln708_12_fu_166_p4();
    void thread_trunc_ln708_s_fu_147_p4();
    void thread_xor_ln879_1_fu_292_p2();
    void thread_xor_ln879_fu_269_p2();
    void thread_z_V_1_fu_187_p3();
    void thread_z_V_fu_156_p1();
};

}

using namespace ap_rtl;

#endif
