==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.3
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'resource/lab3/dct.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 94.449 ; gain = 45.598
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 94.449 ; gain = 45.598
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'dct_2d' into 'dct' (resource/lab3/dct.c:87).
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 94.848 ; gain = 45.996
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 95.063 ; gain = 46.211
@I [XFORM-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (resource/lab3/dct.c:13) in function 'dct_1d' for pipelining.
@I [XFORM-501] Unrolling loop 'DCT_Inner_Loop' (resource/lab3/dct.c:15) in function 'dct_1d' completely.
@I [XFORM-131] Reshaping array 'buf_2d_in' (resource/lab3/dct.c:81) in dimension 2 completely.
@I [XFORM-131] Reshaping array 'col_inbuf' (resource/lab3/dct.c:27) in dimension 2 completely.
@I [XFORM-131] Reshaping array 'dct_coeff_table'  in dimension 2 completely.
@I [XFORM-721] Changing loop 'Loop_Row_DCT_Loop_proc' (resource/lab3/dct.c:32) to a process function for dataflow in function 'dct'.
@I [XFORM-721] Changing loop 'Loop_Xpose_Row_Outer_Loop_proc' (resource/lab3/dct.c:38) to a process function for dataflow in function 'dct'.
@I [XFORM-721] Changing loop 'Loop_Col_DCT_Loop_proc' (resource/lab3/dct.c:43) to a process function for dataflow in function 'dct'.
@I [XFORM-721] Changing loop 'Loop_Xpose_Col_Outer_Loop_proc' (resource/lab3/dct.c:49) to a process function for dataflow in function 'dct'.
@W [XFORM-713] All the elements of global array 'col_outbuf.i' should be updated in process function 'Loop_Col_DCT_Loop_proc' (resource/lab3/dct.c:43:61), otherwise it may not be synthesized correctly.
@W [XFORM-713] All the elements of global array 'row_outbuf.i' should be updated in process function 'Loop_Row_DCT_Loop_proc' (resource/lab3/dct.c:32:60), otherwise it may not be synthesized correctly.
@W [XFORM-713] All the elements of global array 'col_inbuf' (resource/lab3/dct.c:27) should be updated in process function 'Loop_Xpose_Row_Outer_Loop_proc' (resource/lab3/dct.c:37:63), otherwise it may not be synthesized correctly.
@W [XFORM-713] All the elements of global array 'buf_2d_in' (resource/lab3/dct.c:81) should be updated in process function 'read_data' (resource/lab3/dct.c:54), otherwise it may not be synthesized correctly.
@I [XFORM-712] Applying dataflow to function 'dct' (resource/lab3/dct.c:78), detected/extracted 6 process function(s):
	 'read_data'
	 'Loop_Row_DCT_Loop_proc'
	 'Loop_Xpose_Row_Outer_Loop_proc'
	 'Loop_Col_DCT_Loop_proc'
	 'Loop_Xpose_Col_Outer_Loop_proc'
	 'write_data'.
@I [XFORM-602] Inlining function 'dct_1d' into 'Loop_Row_DCT_Loop_proc' automatically.
@I [XFORM-602] Inlining function 'dct_1d' into 'Loop_Col_DCT_Loop_proc' automatically.
@I [XFORM-11] Balancing expressions in function 'Loop_Row_DCT_Loop_proc' (resource/lab3/dct.c:13:61)...8 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'Loop_Col_DCT_Loop_proc' (resource/lab3/dct.c:13:61)...8 expression(s) balanced.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 116.137 ; gain = 67.285
@I [XFORM-541] Flattening a loop nest 'WR_Loop_Row' (resource/lab3/dct.c:71:67) in function 'write_data'.
@I [XFORM-541] Flattening a loop nest 'RD_Loop_Row' (resource/lab3/dct.c:59:67) in function 'read_data'.
@I [XFORM-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (resource/lab3/dct.c:38:1) in function 'Loop_Xpose_Row_Outer_Loop_proc'.
@I [XFORM-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (resource/lab3/dct.c:49:1) in function 'Loop_Xpose_Col_Outer_Loop_proc'.
@W [XFORM-542] Cannot flatten a loop nest 'Row_DCT_Loop' (resource/lab3/dct.c:32:66) in function 'Loop_Row_DCT_Loop_proc' : 
               the outer loop is not a perfect loop.
@W [XFORM-542] Cannot flatten a loop nest 'Col_DCT_Loop' (resource/lab3/dct.c:43:67) in function 'Loop_Col_DCT_Loop_proc' : 
               the outer loop is not a perfect loop.
@W [XFORM-631] Renaming function 'Loop_Col_DCT_Loop_proc' (resource/lab3/dct.c:13:61) into Loop_Col_DCT_Loop_pr.
@W [XFORM-631] Renaming function 'Loop_Xpose_Col_Outer_Loop_proc' (resource/lab3/dct.c:48:63) into Loop_Xpose_Col_Outer.
@W [XFORM-631] Renaming function 'Loop_Row_DCT_Loop_proc' (resource/lab3/dct.c:13:61) into Loop_Row_DCT_Loop_pr.
@W [XFORM-631] Renaming function 'Loop_Xpose_Row_Outer_Loop_proc' (resource/lab3/dct.c:37:63) into Loop_Xpose_Row_Outer.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 166.605 ; gain = 117.754
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dct' ...
@W [SYN-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names.
@W [SYN-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'read_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'RD_Loop_Row_RD_Loop_Col'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (resource/lab3/dct.c:62) of variable 'tmp_26', resource/lab3/dct.c:62 on array 'buf_r' and 'load' operation ('buf_load', resource/lab3/dct.c:62) on array 'buf_r'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 3.125 seconds; current allocated memory: 133.205 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.049 seconds; current allocated memory: 133.184 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'Loop_Row_DCT_Loop_pr' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'DCT_Outer_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@W [SCHED-21] Estimated clock period (10.8ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@W [SCHED-21] The critical path consists of the following:
	'mul' operation ('tmp_3_5_i', resource/lab3/dct.c:17) (3.36 ns)
	'add' operation ('tmp5', resource/lab3/dct.c:19) (3.02 ns)
	'add' operation ('tmp4', resource/lab3/dct.c:19) (2.44 ns)
	'add' operation ('tmp_9_i', resource/lab3/dct.c:19) (1.97 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.062 seconds; current allocated memory: 134.220 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.044 seconds; current allocated memory: 134.203 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'Loop_Xpose_Row_Outer' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (resource/lab3/dct.c:40->resource/lab3/dct.c:87) of variable 'tmp_48', resource/lab3/dct.c:40->resource/lab3/dct.c:87 on array 'col_inbuf' and 'load' operation ('col_inbuf_load', resource/lab3/dct.c:40->resource/lab3/dct.c:87) on array 'col_inbuf'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.058 seconds; current allocated memory: 134.873 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.047 seconds; current allocated memory: 134.863 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'Loop_Col_DCT_Loop_pr' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'DCT_Outer_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@W [SCHED-21] Estimated clock period (10.8ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@W [SCHED-21] The critical path consists of the following:
	'mul' operation ('tmp_3_5_i', resource/lab3/dct.c:17) (3.36 ns)
	'add' operation ('tmp4', resource/lab3/dct.c:19) (3.02 ns)
	'add' operation ('tmp3', resource/lab3/dct.c:19) (2.44 ns)
	'add' operation ('tmp_9_i', resource/lab3/dct.c:19) (1.97 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.062 seconds; current allocated memory: 135.226 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.048 seconds; current allocated memory: 135.336 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'Loop_Xpose_Col_Outer' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.052 seconds; current allocated memory: 135.516 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.037 seconds; current allocated memory: 135.534 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'write_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'WR_Loop_Row_WR_Loop_Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.043 seconds; current allocated memory: 135.747 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.036 seconds; current allocated memory: 135.803 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.033 seconds; current allocated memory: 135.789 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.102 seconds; current allocated memory: 135.820 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'read_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'read_data'.
@I [HLS-111]  Elapsed time: 0.092 seconds; current allocated memory: 135.773 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Loop_Row_DCT_Loop_pr' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'Loop_Row_DCT_Loop_pr_dct_coeff_table' to 'Loop_Row_DCT_Loopbkb' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_mul_mul_16s_16s_29_1' to 'dct_mul_mul_16s_1cud' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_mac_muladd_16s_16s_29s_29_1' to 'dct_mac_muladd_16dEe' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_mac_muladd_16s_15s_14ns_29_1' to 'dct_mac_muladd_16eOg' due to the length limit 20
@I [RTGEN-100] Generating core module 'dct_mac_muladd_16dEe': 4 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_16eOg': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_16s_1cud': 3 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Loop_Row_DCT_Loop_pr'.
@I [HLS-111]  Elapsed time: 0.173 seconds; current allocated memory: 136.275 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Loop_Xpose_Row_Outer' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Loop_Xpose_Row_Outer'.
@I [HLS-111]  Elapsed time: 0.179 seconds; current allocated memory: 136.833 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Loop_Col_DCT_Loop_pr' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table' to 'Loop_Col_DCT_LoopfYi' due to the length limit 20
@W [RTGEN-101] RTL name 'dct_mul_mul_16s_1cud' is changed to 'dct_mul_mul_16s_1cud_x' due to conflict.
@W [RTGEN-101] RTL name 'dct_mac_muladd_16dEe' is changed to 'dct_mac_muladd_16dEe_x' due to conflict.
@W [RTGEN-101] RTL name 'dct_mac_muladd_16eOg' is changed to 'dct_mac_muladd_16eOg_x' due to conflict.
@I [RTGEN-100] Generating core module 'dct_mac_muladd_16dEe': 4 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_16eOg': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_16s_1cud': 3 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Loop_Col_DCT_Loop_pr'.
@I [HLS-111]  Elapsed time: 0.175 seconds; current allocated memory: 137.507 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Loop_Xpose_Col_Outer' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Loop_Xpose_Col_Outer'.
@I [HLS-111]  Elapsed time: 0.178 seconds; current allocated memory: 137.984 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'write_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'write_data'.
@I [HLS-111]  Elapsed time: 0.109 seconds; current allocated memory: 138.160 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dct/input_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'dct/output_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'dct' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dct'.
@I [HLS-111]  Elapsed time: 0.115 seconds; current allocated memory: 138.986 MB.
@I [RTMG-279] Implementing memory 'Loop_Row_DCT_Loopbkb_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'dct_row_outbuf_i_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_col_inbuf_memcore_ram' using block RAMs.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 183.887 ; gain = 135.035
@I [SYSC-301] Generating SystemC RTL for dct.
@I [VHDL-304] Generating VHDL RTL for dct.
@I [VLOG-307] Generating Verilog RTL for dct.
@I [HLS-112] Total elapsed time: 5.577 seconds; peak allocated memory: 138.986 MB.
