{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462165717351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462165717351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 23:08:36 2016 " "Processing started: Sun May 01 23:08:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462165717351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462165717351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462165717351 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462165718951 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "cpu.v(35) " "Verilog HDL Event Control warning at cpu.v(35): Event Control contains a complex event expression" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 35 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1462165719341 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "cpu.v(213) " "Verilog HDL Event Control warning at cpu.v(213): Event Control contains a complex event expression" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 213 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1462165719341 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.v 5 5 " "Using design file cpu.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462165719351 ""} { "Info" "ISGN_ENTITY_NAME" "2 setOpCodeDisplay " "Found entity 2: setOpCodeDisplay" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462165719351 ""} { "Info" "ISGN_ENTITY_NAME" "3 setRegDisplay " "Found entity 3: setRegDisplay" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462165719351 ""} { "Info" "ISGN_ENTITY_NAME" "4 operation " "Found entity 4: operation" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462165719351 ""} { "Info" "ISGN_ENTITY_NAME" "5 setDisplay " "Found entity 5: setDisplay" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462165719351 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1462165719351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462165719371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setOpCodeDisplay setOpCodeDisplay:op1 " "Elaborating entity \"setOpCodeDisplay\" for hierarchy \"setOpCodeDisplay:op1\"" {  } { { "cpu.v" "op1" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462165719381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setRegDisplay setRegDisplay:regDis1 " "Elaborating entity \"setRegDisplay\" for hierarchy \"setRegDisplay:regDis1\"" {  } { { "cpu.v" "regDis1" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462165719391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setDisplay setDisplay:stage1 " "Elaborating entity \"setDisplay\" for hierarchy \"setDisplay:stage1\"" {  } { { "cpu.v" "stage1" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462165719411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operation operation:operate1 " "Elaborating entity \"operation\" for hierarchy \"operation:operate1\"" {  } { { "cpu.v" "operate1" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462165719421 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opReg1 cpu.v(207) " "Verilog HDL or VHDL warning at cpu.v(207): object \"opReg1\" assigned a value but never read" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462165719431 "|cpu|operation:operate1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opReg2 cpu.v(207) " "Verilog HDL or VHDL warning at cpu.v(207): object \"opReg2\" assigned a value but never read" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462165719431 "|cpu|operation:operate1"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "display cpu.v(213) " "Verilog HDL warning at cpu.v(213): assignments to display create a combinational loop" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 213 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1462165719431 "|cpu|operation:operate1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reg7 cpu.v(208) " "Output port \"reg7\" at cpu.v(208) has no driver" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462165719431 "|cpu|operation:operate1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[7\] " "Net \"bytes\[4\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[6\] " "Net \"bytes\[4\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[5\] " "Net \"bytes\[4\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[4\] " "Net \"bytes\[4\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[3\] " "Net \"bytes\[4\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[2\] " "Net \"bytes\[4\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[1\] " "Net \"bytes\[4\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[0\] " "Net \"bytes\[4\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[7\] " "Net \"bytes\[3\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[6\] " "Net \"bytes\[3\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[5\] " "Net \"bytes\[3\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[4\] " "Net \"bytes\[3\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[3\] " "Net \"bytes\[3\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[2\] " "Net \"bytes\[3\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[1\] " "Net \"bytes\[3\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[0\] " "Net \"bytes\[3\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[7\] " "Net \"bytes\[2\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[6\] " "Net \"bytes\[2\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[5\] " "Net \"bytes\[2\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[4\] " "Net \"bytes\[2\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[3\] " "Net \"bytes\[2\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[2\] " "Net \"bytes\[2\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[1\] " "Net \"bytes\[2\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[0\] " "Net \"bytes\[2\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[7\] " "Net \"bytes\[1\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[6\] " "Net \"bytes\[1\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[5\] " "Net \"bytes\[1\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[4\] " "Net \"bytes\[1\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[3\] " "Net \"bytes\[1\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[2\] " "Net \"bytes\[1\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[1\] " "Net \"bytes\[1\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[0\] " "Net \"bytes\[1\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[7\] " "Net \"bytes\[0\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[6\] " "Net \"bytes\[0\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[5\] " "Net \"bytes\[0\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[4\] " "Net \"bytes\[0\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[3\] " "Net \"bytes\[0\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[2\] " "Net \"bytes\[0\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[1\] " "Net \"bytes\[0\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[0\] " "Net \"bytes\[0\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719541 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[7\] " "Net \"bytes\[4\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[6\] " "Net \"bytes\[4\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[5\] " "Net \"bytes\[4\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[4\] " "Net \"bytes\[4\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[3\] " "Net \"bytes\[4\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[2\] " "Net \"bytes\[4\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[1\] " "Net \"bytes\[4\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[0\] " "Net \"bytes\[4\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[7\] " "Net \"bytes\[3\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[6\] " "Net \"bytes\[3\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[5\] " "Net \"bytes\[3\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[4\] " "Net \"bytes\[3\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[3\] " "Net \"bytes\[3\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[2\] " "Net \"bytes\[3\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[1\] " "Net \"bytes\[3\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[0\] " "Net \"bytes\[3\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[7\] " "Net \"bytes\[2\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[6\] " "Net \"bytes\[2\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[5\] " "Net \"bytes\[2\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[4\] " "Net \"bytes\[2\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[3\] " "Net \"bytes\[2\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[2\] " "Net \"bytes\[2\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[1\] " "Net \"bytes\[2\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[0\] " "Net \"bytes\[2\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[7\] " "Net \"bytes\[1\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[6\] " "Net \"bytes\[1\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[5\] " "Net \"bytes\[1\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[4\] " "Net \"bytes\[1\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[3\] " "Net \"bytes\[1\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[2\] " "Net \"bytes\[1\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[1\] " "Net \"bytes\[1\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[0\] " "Net \"bytes\[1\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[7\] " "Net \"bytes\[0\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[6\] " "Net \"bytes\[0\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[5\] " "Net \"bytes\[0\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[4\] " "Net \"bytes\[0\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[3\] " "Net \"bytes\[0\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[2\] " "Net \"bytes\[0\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[1\] " "Net \"bytes\[0\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[0\] " "Net \"bytes\[0\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719561 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[7\] " "Net \"bytes\[4\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[6\] " "Net \"bytes\[4\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[5\] " "Net \"bytes\[4\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[4\] " "Net \"bytes\[4\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[3\] " "Net \"bytes\[4\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[2\] " "Net \"bytes\[4\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[1\] " "Net \"bytes\[4\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[0\] " "Net \"bytes\[4\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[7\] " "Net \"bytes\[3\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[6\] " "Net \"bytes\[3\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[5\] " "Net \"bytes\[3\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[4\] " "Net \"bytes\[3\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[3\] " "Net \"bytes\[3\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[2\] " "Net \"bytes\[3\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[1\] " "Net \"bytes\[3\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[0\] " "Net \"bytes\[3\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[7\] " "Net \"bytes\[2\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[6\] " "Net \"bytes\[2\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[5\] " "Net \"bytes\[2\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[4\] " "Net \"bytes\[2\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[3\] " "Net \"bytes\[2\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[2\] " "Net \"bytes\[2\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[1\] " "Net \"bytes\[2\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[0\] " "Net \"bytes\[2\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[7\] " "Net \"bytes\[1\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[6\] " "Net \"bytes\[1\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[5\] " "Net \"bytes\[1\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[4\] " "Net \"bytes\[1\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[3\] " "Net \"bytes\[1\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[2\] " "Net \"bytes\[1\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[1\] " "Net \"bytes\[1\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[0\] " "Net \"bytes\[1\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[7\] " "Net \"bytes\[0\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[6\] " "Net \"bytes\[0\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[5\] " "Net \"bytes\[0\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[4\] " "Net \"bytes\[0\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[3\] " "Net \"bytes\[0\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[2\] " "Net \"bytes\[0\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[1\] " "Net \"bytes\[0\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[0\] " "Net \"bytes\[0\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719571 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[7\] " "Net \"bytes\[4\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[6\] " "Net \"bytes\[4\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[5\] " "Net \"bytes\[4\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[4\] " "Net \"bytes\[4\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[3\] " "Net \"bytes\[4\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[2\] " "Net \"bytes\[4\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[1\] " "Net \"bytes\[4\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[4\]\[0\] " "Net \"bytes\[4\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[4\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[7\] " "Net \"bytes\[3\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[6\] " "Net \"bytes\[3\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[5\] " "Net \"bytes\[3\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[4\] " "Net \"bytes\[3\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[3\] " "Net \"bytes\[3\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[2\] " "Net \"bytes\[3\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[1\] " "Net \"bytes\[3\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[3\]\[0\] " "Net \"bytes\[3\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[3\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[7\] " "Net \"bytes\[2\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[6\] " "Net \"bytes\[2\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[5\] " "Net \"bytes\[2\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[4\] " "Net \"bytes\[2\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[3\] " "Net \"bytes\[2\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[2\] " "Net \"bytes\[2\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[1\] " "Net \"bytes\[2\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[2\]\[0\] " "Net \"bytes\[2\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[2\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[7\] " "Net \"bytes\[1\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[6\] " "Net \"bytes\[1\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[5\] " "Net \"bytes\[1\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[4\] " "Net \"bytes\[1\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[3\] " "Net \"bytes\[1\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[2\] " "Net \"bytes\[1\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[1\] " "Net \"bytes\[1\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[1\]\[0\] " "Net \"bytes\[1\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[1\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[7\] " "Net \"bytes\[0\]\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[7\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[6\] " "Net \"bytes\[0\]\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[6\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[5\] " "Net \"bytes\[0\]\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[5\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[4\] " "Net \"bytes\[0\]\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[4\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[3\] " "Net \"bytes\[0\]\[3\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[3\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[2\] " "Net \"bytes\[0\]\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[2\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[1\] " "Net \"bytes\[0\]\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[1\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bytes\[0\]\[0\] " "Net \"bytes\[0\]\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "bytes\[0\]\[0\]" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1462165719581 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1462165721965 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1462165722595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462165724025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462165724025 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED " "No output dependent on input pin \"LED\"" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462165724235 "|cpu|LED"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1462165724235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462165724246 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462165724246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462165724246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462165724246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 175 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 175 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462165724375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 23:08:44 2016 " "Processing ended: Sun May 01 23:08:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462165724375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462165724375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462165724375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462165724375 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462165727335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462165727345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 23:08:45 2016 " "Processing started: Sun May 01 23:08:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462165727345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1462165727345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1462165727345 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1462165727895 ""}
{ "Info" "0" "" "Project  = cpu" {  } {  } 0 0 "Project  = cpu" 0 0 "Fitter" 0 0 1462165727905 ""}
{ "Info" "0" "" "Revision = cpu" {  } {  } 0 0 "Revision = cpu" 0 0 "Fitter" 0 0 1462165727905 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1462165728135 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1462165728175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462165728415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462165728415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462165728415 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1462165728725 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1462165728765 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462165729625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462165729625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462165729625 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1462165729625 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/cpu-project/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462165729635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/cpu-project/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462165729635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/cpu-project/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462165729635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/cpu-project/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462165729635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/cpu-project/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462165729635 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1462165729635 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1462165729645 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1462165734576 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1462165734576 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1462165734586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1462165734586 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1462165734586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clock~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1462165734626 ""}  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/cpu-project/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462165734626 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1462165735306 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462165735306 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462165735306 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462165735316 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462165735316 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1462165735316 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1462165735316 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1462165735316 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1462165735366 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1462165735366 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1462165735366 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462165735486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1462165739876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462165740145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1462165740185 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1462165741515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462165741515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1462165742385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/cpu-project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1462165745075 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1462165745075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462165747625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1462165747635 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1462165747635 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1462165747665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462165747805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462165748875 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462165749015 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462165749465 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462165750955 ""}
