/*
 * stmf46xx.h
 *
 *  Created on: Aug 5, 2025
 *      Author: arees
 */

#ifndef INC_STMF46XX_H_
#define INC_STMF46XX_H_

/*
 * base addresses of flash and SRAM memories
 */

#define FLASH_BASEADDR			0x08000000U
#define SRAM1_BASEADDR			0x20000000U
#define SRAM2_BASEADDR			0x2001C000U
#define ROM_BASEADDR			0x1FFF0000U
#define SRAM 					SRAM1_BASEADDR

/*
 * AHBx and APBx bus peripheral base addresses
 */

#define PERIPH_BASE				0X40000000U
#define APB1PERIPH_BASE			PERIPH_BASE
#define APB2PERIPH_BASE			0x40010000U
#define AHB1PERIPH_BASE			0x40020000U
#define AHB2PERIPH_BASE			0x50000000U

/*
 * Base addresses of peripherals that are hanging on AHB1 bus
 */

#define GPIOA_BASEADDR			(AHB1PERIPH_BASE + 0X0000)
#define GPIOB_BASEADDR			(AHB1PERIPH_BASE + 0X0400)
#define GPIOC_BASEADDR			(AHB1PERIPH_BASE + 0X0800)
#define GPIOD_BASEADDR			(AHB1PERIPH_BASE + 0X0C00)
#define GPIOE_BASEADDR			(AHB1PERIPH_BASE + 0X1000)
#define GPIOF_BASEADDR			(AHB1PERIPH_BASE + 0X1400)
#define GPIOG_BASEADDR			(AHB1PERIPH_BASE + 0X1800)
#define GPIOH_BASEADDR			(AHB1PERIPH_BASE + 0X1C00)

/*
 * Base addresses of peripherals that are hanging on APB1 bus
 */

#define TIM2_BASEADDR        (APB1PERIPH_BASE + 0x0000)
#define TIM3_BASEADDR        (APB1PERIPH_BASE + 0x0400)
#define TIM4_BASEADDR        (APB1PERIPH_BASE + 0x0800)
#define TIM5_BASEADDR        (APB1PERIPH_BASE + 0x0C00)
#define TIM6_BASEADDR        (APB1PERIPH_BASE + 0x1000)
#define TIM7_BASEADDR        (APB1PERIPH_BASE + 0x1400)
#define TIM12_BASEADDR       (APB1PERIPH_BASE + 0x1800)
#define TIM13_BASEADDR       (APB1PERIPH_BASE + 0x1C00)
#define TIM14_BASEADDR       (APB1PERIPH_BASE + 0x2000)
#define RTC_BKP_BASEADDR     (APB1PERIPH_BASE + 0x2800)
#define WWDG_BASEADDR        (APB1PERIPH_BASE + 0x2C00)
#define IWDG_BASEADDR        (APB1PERIPH_BASE + 0x3000)
#define SPI2_BASEADDR        (APB1PERIPH_BASE + 0x3800)
#define SPI3_BASEADDR        (APB1PERIPH_BASE + 0x3C00)
#define SPDIFRX_BASEADDR     (APB1PERIPH_BASE + 0x4000)
#define USART2_BASEADDR      (APB1PERIPH_BASE + 0x4400)
#define USART3_BASEADDR      (APB1PERIPH_BASE + 0x4800)
#define UART4_BASEADDR       (APB1PERIPH_BASE + 0x4C00)
#define UART5_BASEADDR       (APB1PERIPH_BASE + 0x5000)
#define I2C1_BASEADDR        (APB1PERIPH_BASE + 0x5400)
#define I2C2_BASEADDR        (APB1PERIPH_BASE + 0x5800)
#define I2C3_BASEADDR        (APB1PERIPH_BASE + 0x5C00)
#define CAN1_BASEADDR        (APB1PERIPH_BASE + 0x6400)
#define CAN2_BASEADDR        (APB1PERIPH_BASE + 0x6800)
#define HDMI_CEC_BASEADDR    (APB1PERIPH_BASE + 0x6C00)
#define PWR_BASEADDR         (APB1PERIPH_BASE + 0x7000)
#define DAC_BASEADDR         (APB1PERIPH_BASE + 0x7400)


/*
 * Base addresses of peripherals that are hanging on APB2 bus
 */

#define TIM1_BASEADDR        (APB2PERIPH_BASE + 0x0000)
#define TIM8_BASEADDR        (APB2PERIPH_BASE + 0x0400)
#define USART1_BASEADDR      (APB2PERIPH_BASE + 0x1000)
#define USART6_BASEADDR      (APB2PERIPH_BASE + 0x1400)
#define ADC1_2_3_BASEADDR    (APB2PERIPH_BASE + 0x2000)
#define SDMMC_BASEADDR       (APB2PERIPH_BASE + 0x2C00) // SDIO
#define SPI1_BASEADDR        (APB2PERIPH_BASE + 0x3000)
#define SPI4_BASEADDR        (APB2PERIPH_BASE + 0x3400)
#define SYSCFG_BASEADDR      (APB2PERIPH_BASE + 0x3800)
#define EXTI_BASEADDR        (APB2PERIPH_BASE + 0x3C00)
#define TIM9_BASEADDR        (APB2PERIPH_BASE + 0x4000)
#define TIM10_BASEADDR       (APB2PERIPH_BASE + 0x4400)
#define TIM11_BASEADDR       (APB2PERIPH_BASE + 0x4800)
#define SAI1_BASEADDR        (APB2PERIPH_BASE + 0x5800)
#define SAI2_BASEADDR        (APB2PERIPH_BASE + 0x5C00)






#endif /* INC_STMF46XX_H_ */
