#ifndef __EXTERNAL_PERIPHERALS_H__
#define __EXTERNAL_PERIPHERALS_H__

#include <stdint.h>

/*
    Data Structure for GPIO port
*/
typedef struct {
  uint32_t volatile MODER;   /* Offset: 0x00 (R/W) Mode Register */
  uint32_t volatile OTYPER;  /* Offset: 0x04 (R/W) Output Type Register */
  uint32_t volatile OSPEEDR; /* Offset: 0x08 (R/W) Output Speed Register */
  uint32_t volatile PUPDR;   /* Offset: 0x0C (R/W) Pull-up/Pull-down Register */
  uint32_t volatile IDR;     /* Offset: 0x10 (R/W) Input Data Register */
  uint32_t volatile ODR;     /* Offset: 0x14 (R/W) Output Data Register */
  uint32_t volatile BSRR;    /* Offset: 0x18 (R/W) Bit Set/Reset Register */
  uint32_t volatile LCKR; /* Offset: 0x1C (R/W) Configuration Lock Register */
  uint32_t volatile AFRL; /* Offset: 0x20 (R/W) Alternate Function Low Register
                           */
  uint32_t volatile AFRH; /* Offset: 0x24 (R/W) Alternate Function High Register
                           */
} GPIO_t;

#define GPIOA ((GPIO_t *)0x40020000)
#define GPIOB ((GPIO_t *)0x40020400)
#define GPIOC ((GPIO_t *)0x40020800)
#define GPIOD ((GPIO_t *)0x40020C00)
#define GPIOE ((GPIO_t *)0x40021000)
#define GPIOF ((GPIO_t *)0x40021400)
#define GPIOG ((GPIO_t *)0x40021800)
#define GPIOH ((GPIO_t *)0x40021C00)

/*
    Data Structure for RCC
*/
typedef struct {
  uint32_t volatile CR;      /* Offset: 0x00 (R/W) Clock Control Register */
  uint32_t volatile PLLCFGR; /* Offset: 0x04 (R/W) PLL Configuration Register */
  uint32_t volatile CFGR; /* Offset: 0x08 (R/W) Clock Configuration Register */
  uint32_t volatile CIR;  /* Offset: 0x0C (R/W) Clock Interrupt Register */
  uint32_t volatile AHB1RSTR; /* Offset: 0x10 (R/W) AHB1 Peripheral Reset
                                 Register */
  uint32_t volatile AHB2RSTR; /* Offset: 0x14 (R/W) AHB2 Peripheral Reset
                                 Register */
  uint32_t volatile AHB3RSTR; /* Offset: 0x18 (R/W) AHB3 Peripheral Reset
                                 Register */
  uint32_t volatile reserved0;
  uint32_t volatile APB1RSTR; /* Offset: 0x20 (R/W) APB1 Peripheral Reset
                                 Register */
  uint32_t volatile APB2RSTR; /* Offset: 0x24 (R/W) APB2 Peripheral Reset
                                 Register */
  uint32_t reserved1[2];
  uint32_t volatile AHB1ENR;
  /* Offset: 0x30 (R/W) AHB1 Peripheral Clock Enable Register */ // 13
  uint32_t volatile AHB2ENR; /* Offset: 0x34 (R/W) AHB2 Peripheral Clock Enable
                                Register */
  uint32_t volatile AHB3ENR; /* Offset: 0x38 (R/W) AHB3 Peripheral Clock Enable
                                Register */
  uint32_t reserved2;
  uint32_t volatile APB1ENR; /* Offset: 0x40 (R/W) APB1 Peripheral Clock Enable
                                Register */
  uint32_t volatile APB2ENR; /* Offset: 0x44 (R/W) APB1 Peripheral Clock Enable
                                Register */
  uint32_t reserved3[2];
  uint32_t volatile AHB1LPENR; /* Offset: 0x50 (R/W) AHB1 Peripheral Clock
                                  Enable Lower Power Mode Register */
  uint32_t volatile AHB2LPENR; /* Offset: 0x54 (R/W) AHB2 Peripheral Clock
                                  Enable Lower Power Mode Register */
  uint32_t volatile AHB3LPENR; /* Offset: 0x58 (R/W) AHB3 Peripheral Clock
                                  Enable Lower Power Mode Register */
  uint32_t reserved4;
  uint32_t volatile APB1LPENR; /* Offset: 0x60 (R/W) APB1 Peripheral Clock
                                  Enable Lower Power Mode Register */
  uint32_t volatile APB2LPENR; /* Offset: 0x64 (R/W) APB2 Peripheral Clock
                                  Enable Lower Power Mode Register */
  uint32_t reserved5[2];
  uint32_t volatile BDCR; /* Offset: 0x70 (R/W) Backup Domain Control Register
                           */
  uint32_t volatile CSR;  /* Offset: 0x74 (R/W) Clock Control & Status Register
                           */
  uint32_t reserved6[2];
  uint32_t volatile SSCGR;      /* Offset: 0x80 (R/W) Spread Spectrum Clock
                                   Generation Register */
  uint32_t volatile PLLI2SCFGR; /* Offset: 0x84 (R/W) PLLI2S Configuration
                                   Register */
  uint32_t volatile PLLSAICFGR; /* Offset: 0x88 (R/W) PLLSAI Configuration
                                   Register */
  uint32_t volatile DCKCFGR;    /* Offset: 0x8C (R/W) Dedicated Clocks
                                   Configuration Register */
  uint32_t volatile CKGATENR;   /* Offset: 0x90 (R/W) Clocks Gated Enabled
                                   Register */
  uint32_t volatile DCKCFGR2;   /* Offset: 0x94 (R/W) Dedicated Clocks
                                   Configuration Register 2 */
} RCC_t;

#define RCC ((RCC_t *)0x40023800)

/*
    Data Structure for PWR
*/
typedef struct {
  uint32_t CR;
  uint32_t CSR;
} PWR_t;

#define PWR ((PWR_t *)0x40007000)

/*
    Data Structure for Timer 2-5
*/
typedef struct {
  uint32_t CR1;
  uint32_t CR2;
  uint32_t SMCR;
  uint32_t DIER;
  uint32_t SR;
  uint32_t EGR;
  uint32_t CCMR1;
  uint32_t CCMR2;
  uint32_t CCER;
  uint32_t CNT;
  uint32_t PSC;
  uint32_t ARR;
  uint32_t RESERVED1;
  uint32_t CCR1;
  uint32_t CCR2;
  uint32_t CCR3;
  uint32_t CCR4;
  uint32_t RESERVED2;
  uint32_t DCR;
  uint32_t DMAR;
  uint32_t OR; // only for tim2 and tim5
} TIM_t;

#define TIM2 ((TIM_t *)0x40000000)
#define TIM5 ((TIM_t *)0x40000C00)

/*
    Data Structure for FLASH
*/
typedef struct {
  uint32_t ACR;
  uint32_t KYER;
  uint32_t OPTKEYR;
  uint32_t SR;
  uint32_t CR;
  uint32_t OPTCR;
} FLASH_t;

#define FLASH ((FLASH_t *)0x40023C00)

/*
    Data Structure for EXTI
*/
typedef struct {
  uint32_t IMR;
  uint32_t EMR;
  uint32_t RTSR;
  uint32_t FTSR;
  uint32_t SWIER;
  uint32_t PR;
} EXTI_t;

#define EXTI ((EXTI_t *)0x40013C00)

/*
    Data Structure for SYSCFG
*/
typedef struct {
  uint32_t MEMRMP;
  uint32_t PCM;
  uint32_t EXTICR[4];
  uint32_t CMPCR;
  uint32_t CFGR;
} SYSCFG_t;

#define SYSCFG ((SYSCFG_t *)0x40013800)

typedef struct {
  uint32_t volatile CR1;        /*!< I2C Control register 1,     Address offset: 0x00 */
  uint32_t volatile CR2;        /*!< I2C Control register 2,     Address offset: 0x04 */
  uint32_t volatile OAR1;       /*!< I2C Own address register 1, Address offset: 0x08 */
  uint32_t volatile OAR2;       /*!< I2C Own address register 2, Address offset: 0x0C */
  uint32_t volatile DR;         /*!< I2C Data register,          Address offset: 0x10 */
  uint32_t volatile SR1;        /*!< I2C Status register 1,      Address offset: 0x14 */
  uint32_t volatile SR2;        /*!< I2C Status register 2,      Address offset: 0x18 */
  uint32_t volatile CCR;        /*!< I2C Clock control register, Address offset: 0x1C */
  uint32_t volatile TRISE;      /*!< I2C TRISE register,         Address offset: 0x20 */
  uint32_t volatile FLTR;       /*!< I2C FLTR register,          Address offset: 0x24 */
} I2C_t;

#define I2C1 ((I2C_t *)0x40005400)
#define I2C2 ((I2C_t *)0x40005800)
#define I2C3 ((I2C_t *)0x40005C00)


typedef struct {
  uint32_t volatile SR;         /*!< USART Status register,                   Address offset: 0x00 */
  uint32_t volatile DR;         /*!< USART Data register,                     Address offset: 0x04 */
  uint32_t volatile BRR;        /*!< USART Baud rate register,                Address offset: 0x08 */
  uint32_t volatile CR1;        /*!< USART Control register 1,                Address offset: 0x0C */
  uint32_t volatile CR2;        /*!< USART Control register 2,                Address offset: 0x10 */
  uint32_t volatile CR3;        /*!< USART Control register 3,                Address offset: 0x14 */
  uint32_t volatile GTPR;       /*!< USART Guard time and prescaler register, Address offset: 0x18 */
} USART_t;

#define USART1 ((USART_t *) 0x40011000)
#define USART2 ((USART_t *) 0x40004400)
#define USART3 ((USART_t *) 0x40004800)
#define USART4 ((USART_t *) 0x40004C00)
#define USART5 ((USART_t *) 0x40005000)
#define USART6 ((USART_t *) 0x40011400)

#endif
