INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'root' on host 'ubuntu' (Linux_x86_64 version 4.15.0-33-generic) on Tue Oct 02 16:26:54 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/HLS'
INFO: [HLS 200-10] Opening project '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/HLS/matrixmul.prj'.
INFO: [HLS 200-10] Opening solution '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/HLS/matrixmul.prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado/2018.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling matrixmul_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_matrixmul.cpp
   Compiling matrixmul.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
{
{870,906,942}
{1086,1131,1176}
{1302,1356,1410}
}
Test passed.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_matrixmul_top glbl -prj matrixmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile /opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s matrixmul 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/HLS/matrixmul.prj/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/HLS/matrixmul.prj/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/HLS/matrixmul.prj/solution1/sim/vhdl/AESL_automem_res.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_res
INFO: [VRFC 10-163] Analyzing VHDL file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/HLS/matrixmul.prj/solution1/sim/vhdl/AESL_automem_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/HLS/matrixmul.prj/solution1/sim/vhdl/AESL_automem_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_a
INFO: [VRFC 10-163] Analyzing VHDL file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/HLS/matrixmul.prj/solution1/sim/vhdl/matrixmul.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_matrixmul_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/HLS/matrixmul.prj/solution1/sim/vhdl/matrixmul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity matrixmul
INFO: [VRFC 10-163] Analyzing VHDL file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/HLS/matrixmul.prj/solution1/sim/vhdl/matrixmul_mac_mulbkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity matrixmul_mac_mulbkb_DSP48_0
INFO: [VRFC 10-307] analyzing entity matrixmul_mac_mulbkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.matrixmul_mac_mulbkb_DSP48_0 [matrixmul_mac_mulbkb_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.matrixmul_mac_mulbkb [\matrixmul_mac_mulbkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.matrixmul [matrixmul_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_a [aesl_automem_a_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_b [aesl_automem_b_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_res [aesl_automem_res_default]
Compiling architecture behav of entity xil_defaultlib.apatb_matrixmul_top
Built simulation snapshot matrixmul

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/HLS/matrixmul.prj/solution1/sim/vhdl/xsim.dir/matrixmul/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/HLS/matrixmul.prj/solution1/sim/vhdl/xsim.dir/matrixmul/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct  2 16:27:09 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct  2 16:27:09 2018...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -autoloadwcfg -tclbatch {matrixmul.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source matrixmul.tcl
## run all
Note: simulation done!
Time: 1012 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/HLS/matrixmul.prj/solution1/sim/vhdl/matrixmul.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 1012 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment_2/HLS/matrixmul.prj/solution1/sim/vhdl/matrixmul.autotb.vhd
$finish called at time : 1012 ns
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct  2 16:27:24 2018...
INFO: [COSIM 212-316] Starting C post checking ...
{
{870,906,942}
{1086,1131,1176}
{1302,1356,1410}
}
Test passed.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
