<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALU_32.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU_32.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU_32.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU_32.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU_32.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_32.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_32.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU_32.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU_32.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_32_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_32_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_32_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_32_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu32_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu32_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="general_register.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="general_register.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="general_register.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="general_register_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="general_register_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="general_register_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="general_register_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplexer4bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register_file.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register_file.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register_file_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="register_file_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_left_2_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sign_extension.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sign_extension.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sign_extension.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sign_extension_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sign_extension_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sign_extension_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1498031831" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1498031831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1498031831" xil_pn:in_ck="3364691617391267244" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1498031831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_32.vhd"/>
      <outfile xil_pn:name="Register_file.vhd"/>
      <outfile xil_pn:name="alu32_tb.vhd"/>
      <outfile xil_pn:name="general_register.vhd"/>
      <outfile xil_pn:name="general_register_tb.vhd"/>
      <outfile xil_pn:name="multiplexer.vhd"/>
      <outfile xil_pn:name="multiplexer4bit_tb.vhd"/>
      <outfile xil_pn:name="register_file_tb.vhd"/>
      <outfile xil_pn:name="shift_left_2.vhd"/>
      <outfile xil_pn:name="shift_left_2_tb.vhd"/>
      <outfile xil_pn:name="sign_extension.vhd"/>
      <outfile xil_pn:name="sign_extension_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1498031831" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="401375642726984345" xil_pn:start_ts="1498031831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1498031831" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7921401305457205815" xil_pn:start_ts="1498031831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1498031831" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-911850631792538439" xil_pn:start_ts="1498031831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1498031831" xil_pn:in_ck="3364691617391267244" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1498031831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_32.vhd"/>
      <outfile xil_pn:name="Register_file.vhd"/>
      <outfile xil_pn:name="alu32_tb.vhd"/>
      <outfile xil_pn:name="general_register.vhd"/>
      <outfile xil_pn:name="general_register_tb.vhd"/>
      <outfile xil_pn:name="multiplexer.vhd"/>
      <outfile xil_pn:name="multiplexer4bit_tb.vhd"/>
      <outfile xil_pn:name="register_file_tb.vhd"/>
      <outfile xil_pn:name="shift_left_2.vhd"/>
      <outfile xil_pn:name="shift_left_2_tb.vhd"/>
      <outfile xil_pn:name="sign_extension.vhd"/>
      <outfile xil_pn:name="sign_extension_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1498031842" xil_pn:in_ck="3364691617391267244" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5940155845919915176" xil_pn:start_ts="1498031831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="register_file_tb_beh.prj"/>
      <outfile xil_pn:name="register_file_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1498031842" xil_pn:in_ck="6946311017415482638" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2371130650423044091" xil_pn:start_ts="1498031842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="register_file_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1497200726" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1497200726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497200726" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6322538431785892561" xil_pn:start_ts="1497200726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497200726" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-911850631792538439" xil_pn:start_ts="1497200726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497200726" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1497200726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497200726" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5664816841860845747" xil_pn:start_ts="1497200726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497200726" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1497200726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497200726" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5126314853130712573" xil_pn:start_ts="1497200726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497200766" xil_pn:in_ck="3127380855209590" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="6425797742745956054" xil_pn:start_ts="1497200726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="ALU_32.lso"/>
      <outfile xil_pn:name="ALU_32.ngc"/>
      <outfile xil_pn:name="ALU_32.ngr"/>
      <outfile xil_pn:name="ALU_32.prj"/>
      <outfile xil_pn:name="ALU_32.stx"/>
      <outfile xil_pn:name="ALU_32.syr"/>
      <outfile xil_pn:name="ALU_32.xst"/>
      <outfile xil_pn:name="ALU_32_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
