// Seed: 3253007013
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input uwire id_4,
    input wor id_5,
    output tri1 id_6,
    input tri id_7,
    output tri id_8,
    output tri id_9,
    output wire id_10,
    output supply1 id_11
);
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output uwire id_2,
    output tri id_3,
    input supply1 id_4,
    inout wire id_5,
    input wire id_6,
    output tri1 id_7,
    output tri id_8,
    input uwire id_9,
    input wor id_10
);
  xor (id_8, id_4, id_12, id_5, id_9);
  wire id_12;
  module_0(
      id_5, id_3, id_9, id_5, id_6, id_5, id_5, id_9, id_5, id_8, id_2, id_8
  );
  wire id_13;
endmodule
