Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Oct 12 20:55:45 2024
| Host         : DESKTOP-DNC9NIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     38          
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (187)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: CLK_EXT (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: RW_EXT (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (187)
--------------------------------------------------
 There are 187 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  203          inf        0.000                      0                  203           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           203 Endpoints
Min Delay           203 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[4]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.132ns  (logic 4.987ns (54.613%)  route 4.145ns (45.387%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[4]_inst_i_2/G
    SLICE_X38Y101        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[4]_inst_i_2/Q
                         net (fo=1, routed)           1.602     2.227    IO_PINS_EXT_IOBUF[4]_inst_i_2_n_0
    SLICE_X14Y113        LUT1 (Prop_lut1_I0_O)        0.124     2.351 f  IO_PINS_EXT_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.543     4.894    IO_PINS_EXT_IOBUF[4]_inst/T
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      4.238     9.132 r  IO_PINS_EXT_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.132    IO_PINS_EXT[4]
    C15                                                               r  IO_PINS_EXT[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.121ns  (logic 5.007ns (54.897%)  route 4.114ns (45.103%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[7]_inst_i_2/G
    SLICE_X38Y103        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[7]_inst_i_2/Q
                         net (fo=1, routed)           1.602     2.227    IO_PINS_EXT_IOBUF[7]_inst_i_2_n_0
    SLICE_X14Y115        LUT1 (Prop_lut1_I0_O)        0.124     2.351 f  IO_PINS_EXT_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.512     4.863    IO_PINS_EXT_IOBUF[7]_inst/T
    B15                  OBUFT (TriStatE_obuft_T_O)
                                                      4.258     9.121 r  IO_PINS_EXT_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.121    IO_PINS_EXT[7]
    B15                                                               r  IO_PINS_EXT[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[2]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.075ns  (logic 4.994ns (55.032%)  route 4.081ns (44.968%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[2]_inst_i_2/G
    SLICE_X38Y104        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[2]_inst_i_2/Q
                         net (fo=1, routed)           1.602     2.227    IO_PINS_EXT_IOBUF[2]_inst_i_2_n_0
    SLICE_X14Y116        LUT1 (Prop_lut1_I0_O)        0.124     2.351 f  IO_PINS_EXT_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.479     4.830    IO_PINS_EXT_IOBUF[2]_inst/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      4.245     9.075 r  IO_PINS_EXT_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.075    IO_PINS_EXT[2]
    A16                                                               r  IO_PINS_EXT[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[8]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.063ns  (logic 5.002ns (55.193%)  route 4.061ns (44.807%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[8]_inst_i_2/G
    SLICE_X38Y106        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[8]_inst_i_2/Q
                         net (fo=1, routed)           1.405     2.030    IO_PINS_EXT_IOBUF[8]_inst_i_2_n_0
    SLICE_X14Y122        LUT1 (Prop_lut1_I0_O)        0.124     2.154 f  IO_PINS_EXT_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.656     4.810    IO_PINS_EXT_IOBUF[8]_inst/T
    A14                  OBUFT (TriStatE_obuft_T_O)
                                                      4.253     9.063 r  IO_PINS_EXT_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.063    IO_PINS_EXT[8]
    A14                                                               r  IO_PINS_EXT[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[6]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.898ns  (logic 4.985ns (56.027%)  route 3.913ns (43.973%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[6]_inst_i_2/G
    SLICE_X38Y108        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[6]_inst_i_2/Q
                         net (fo=1, routed)           1.405     2.030    IO_PINS_EXT_IOBUF[6]_inst_i_2_n_0
    SLICE_X14Y124        LUT1 (Prop_lut1_I0_O)        0.124     2.154 f  IO_PINS_EXT_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.508     4.662    IO_PINS_EXT_IOBUF[6]_inst/T
    A15                  OBUFT (TriStatE_obuft_T_O)
                                                      4.236     8.898 r  IO_PINS_EXT_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.898    IO_PINS_EXT[6]
    A15                                                               r  IO_PINS_EXT[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[9]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 5.154ns (69.457%)  route 2.266ns (30.543%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[9]_inst_i_2/G
    SLICE_X65Y86         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  IO_PINS_EXT_IOBUF[9]_inst_i_2/Q
                         net (fo=1, routed)           0.658     1.217    IO_PINS_EXT_IOBUF[9]_inst_i_2_n_0
    SLICE_X65Y86         LUT1 (Prop_lut1_I0_O)        0.150     1.367 f  IO_PINS_EXT_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.608     2.975    IO_PINS_EXT_IOBUF[9]_inst/T
    J3                   OBUFT (TriStatE_obuft_T_O)
                                                      4.445     7.420 r  IO_PINS_EXT_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.420    IO_PINS_EXT[9]
    J3                                                                r  IO_PINS_EXT[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[13]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 5.164ns (69.829%)  route 2.231ns (30.171%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[13]_inst_i_2/G
    SLICE_X65Y86         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  IO_PINS_EXT_IOBUF[13]_inst_i_2/Q
                         net (fo=1, routed)           0.571     1.130    IO_PINS_EXT_IOBUF[13]_inst_i_2_n_0
    SLICE_X65Y86         LUT1 (Prop_lut1_I0_O)        0.153     1.283 f  IO_PINS_EXT_IOBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.660     2.943    IO_PINS_EXT_IOBUF[13]_inst/T
    L2                   OBUFT (TriStatE_obuft_T_O)
                                                      4.452     7.396 r  IO_PINS_EXT_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.396    IO_PINS_EXT[13]
    L2                                                                r  IO_PINS_EXT[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[1]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.379ns  (logic 4.920ns (66.666%)  route 2.460ns (33.334%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[1]_inst_i_2/G
    SLICE_X65Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  IO_PINS_EXT_IOBUF[1]_inst_i_2/Q
                         net (fo=1, routed)           0.855     1.414    IO_PINS_EXT_IOBUF[1]_inst_i_2_n_0
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.538 f  IO_PINS_EXT_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.605     3.143    IO_PINS_EXT_IOBUF[1]_inst/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      4.237     7.379 r  IO_PINS_EXT_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.379    IO_PINS_EXT[1]
    L3                                                                r  IO_PINS_EXT[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[5]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.374ns  (logic 4.921ns (66.730%)  route 2.453ns (33.270%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[5]_inst_i_2/G
    SLICE_X65Y91         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  IO_PINS_EXT_IOBUF[5]_inst_i_2/Q
                         net (fo=1, routed)           0.656     1.215    IO_PINS_EXT_IOBUF[5]_inst_i_2_n_0
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.339 f  IO_PINS_EXT_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.797     3.136    IO_PINS_EXT_IOBUF[5]_inst/T
    H1                   OBUFT (TriStatE_obuft_T_O)
                                                      4.238     7.374 r  IO_PINS_EXT_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.374    IO_PINS_EXT[5]
    H1                                                                r  IO_PINS_EXT[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[14]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.277ns  (logic 4.994ns (68.622%)  route 2.283ns (31.378%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[14]_inst_i_2/G
    SLICE_X64Y83         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[14]_inst_i_2/Q
                         net (fo=1, routed)           0.662     1.287    IO_PINS_EXT_IOBUF[14]_inst_i_2_n_0
    SLICE_X64Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.411 f  IO_PINS_EXT_IOBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.621     3.032    IO_PINS_EXT_IOBUF[14]_inst/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      4.245     7.277 r  IO_PINS_EXT_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.277    IO_PINS_EXT[14]
    M1                                                                r  IO_PINS_EXT[14] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_comm_port[3].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/RAM_reg_0_31_3_3/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.163ns (55.668%)  route 0.130ns (44.332%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         LDCE                         0.000     0.000 r  gen_comm_port[3].commport/TORAM_reg/G
    SLICE_X65Y85         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[3].commport/TORAM_reg/Q
                         net (fo=4, routed)           0.130     0.293    ram/RAM_reg_0_31_3_3/D
    SLICE_X64Y86         RAMS32                                       r  ram/RAM_reg_0_31_3_3/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/RAM_reg_0_31_0_0/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.183%)  route 0.186ns (56.817%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[4]/C
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[4]/Q
                         net (fo=16, routed)          0.186     0.327    ram/RAM_reg_0_31_0_0/A4
    SLICE_X64Y88         RAMS32                                       r  ram/RAM_reg_0_31_0_0/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/RAM_reg_0_31_10_10/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.183%)  route 0.186ns (56.817%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[4]/C
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[4]/Q
                         net (fo=16, routed)          0.186     0.327    ram/RAM_reg_0_31_10_10/A4
    SLICE_X64Y88         RAMS32                                       r  ram/RAM_reg_0_31_10_10/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/RAM_reg_0_31_11_11/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.183%)  route 0.186ns (56.817%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[4]/C
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[4]/Q
                         net (fo=16, routed)          0.186     0.327    ram/RAM_reg_0_31_11_11/A4
    SLICE_X64Y88         RAMS32                                       r  ram/RAM_reg_0_31_11_11/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/RAM_reg_0_31_12_12/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.183%)  route 0.186ns (56.817%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[4]/C
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[4]/Q
                         net (fo=16, routed)          0.186     0.327    ram/RAM_reg_0_31_12_12/A4
    SLICE_X64Y88         RAMS32                                       r  ram/RAM_reg_0_31_12_12/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/TOPORT_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic -0.145ns (-41.331%)  route 0.495ns (141.331%))
  Logic Levels:           2  (FDRE=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[4]/C
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[4]/Q
                         net (fo=16, routed)          0.495     0.636    ram/RAM_reg_0_31_14_14/A4
    SLICE_X64Y87         RAMS32 (Prop_rams32_ADR4_O)
                                                     -0.286     0.350 r  ram/RAM_reg_0_31_14_14/SP/O
                         net (fo=1, routed)           0.000     0.350    ram/TOPORT0[14]
    SLICE_X64Y87         FDRE                                         r  ram/TOPORT_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/TOPORT_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic -0.141ns (-39.734%)  route 0.495ns (139.734%))
  Logic Levels:           2  (FDRE=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[4]/C
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[4]/Q
                         net (fo=16, routed)          0.495     0.636    ram/RAM_reg_0_31_15_15/A4
    SLICE_X64Y87         RAMS32 (Prop_rams32_ADR4_O)
                                                     -0.282     0.354 r  ram/RAM_reg_0_31_15_15/SP/O
                         net (fo=1, routed)           0.000     0.354    ram/TOPORT0[15]
    SLICE_X64Y87         FDRE                                         r  ram/TOPORT_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[5].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/RAM_reg_0_31_5_5/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.163ns (45.065%)  route 0.199ns (54.935%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         LDCE                         0.000     0.000 r  gen_comm_port[5].commport/TORAM_reg/G
    SLICE_X65Y93         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[5].commport/TORAM_reg/Q
                         net (fo=3, routed)           0.199     0.362    ram/RAM_reg_0_31_5_5/D
    SLICE_X64Y86         RAMS32                                       r  ram/RAM_reg_0_31_5_5/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[10].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/RAM_reg_0_31_10_10/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.163ns (44.085%)  route 0.207ns (55.915%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         LDCE                         0.000     0.000 r  gen_comm_port[10].commport/TORAM_reg/G
    SLICE_X65Y93         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[10].commport/TORAM_reg/Q
                         net (fo=2, routed)           0.207     0.370    ram/RAM_reg_0_31_10_10/D
    SLICE_X64Y88         RAMS32                                       r  ram/RAM_reg_0_31_10_10/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/RAM_reg_0_31_6_6/SP/ADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.141ns (38.112%)  route 0.229ns (61.888%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[3]/C
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[3]/Q
                         net (fo=16, routed)          0.229     0.370    ram/RAM_reg_0_31_6_6/A3
    SLICE_X64Y89         RAMS32                                       r  ram/RAM_reg_0_31_6_6/SP/ADR3
  -------------------------------------------------------------------    -------------------





