\hypertarget{struct_u_s_a_r_t___type_def}{\section{U\-S\-A\-R\-T\-\_\-\-Type\-Def Struct Reference}
\label{struct_u_s_a_r_t___type_def}\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
}


Universal Synchronous Asynchronous Receiver Transmitter.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_a3f1fd9f0c004d3087caeba4815faa41c}{S\-R}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_a84ccd64c74c8dbc78b94172ce759de10}{R\-E\-S\-E\-R\-V\-E\-D0}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_accee34aaec89aad4aeef512bba173ae5}{D\-R}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_a6d78680272a465db0ee43eba4e9c54f3}{R\-E\-S\-E\-R\-V\-E\-D1}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_a2044eb2a0a8a731400d309741bceb2f7}{B\-R\-R}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_af2b7924854e56d0ebd3e8699dfd0e369}{R\-E\-S\-E\-R\-V\-E\-D2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_a5de50313b1437f7f926093f00902d37a}{C\-R1}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_a158066c974911c14efd7ea492ea31137}{R\-E\-S\-E\-R\-V\-E\-D3}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_a2a494156d185762e4596696796c393bc}{C\-R2}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_a6ac527c7428ad8807a7740c1f33f0351}{R\-E\-S\-E\-R\-V\-E\-D4}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_a2b9d1df38cb1d745305c8190a8707a0f}{C\-R3}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_aa893512291681dfbecc5baa899cfafbf}{R\-E\-S\-E\-R\-V\-E\-D5}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_abe51502097b1fd281d0a2a1b157d769e}{G\-T\-P\-R}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_acd89bb1cba0381c2be8a551e6d14e9f7}{R\-E\-S\-E\-R\-V\-E\-D6}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{C\-R1}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{C\-R2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{C\-R3}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_a5732c379e1ce532552e80392db4eabf8}{R\-T\-O\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_aa542aad2cd39707d95389a2bffc74083}{R\-Q\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{I\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}{I\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_ab38dd649c7ec25ed70fe49791d45668d}{R\-D\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_u_s_a_r_t___type_def_a010c9ef83a8236947a3bfaab1ed29df4}{T\-D\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Universal Synchronous Asynchronous Receiver Transmitter. 

Definition at line 1221 of file stm32f10x.\-h.



\subsection{Field Documentation}
\hypertarget{struct_u_s_a_r_t___type_def_a2044eb2a0a8a731400d309741bceb2f7}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!B\-R\-R@{B\-R\-R}}
\index{B\-R\-R@{B\-R\-R}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{B\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-B\-R\-R}}\label{struct_u_s_a_r_t___type_def_a2044eb2a0a8a731400d309741bceb2f7}
U\-S\-A\-R\-T Baud rate register, Address offset\-: 0x0\-C

U\-S\-A\-R\-T Baud rate register, Address offset\-: 0x08 

Definition at line 1227 of file stm32f10x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!C\-R1@{C\-R1}}
\index{C\-R1@{C\-R1}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-C\-R1}}\label{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}
U\-S\-A\-R\-T Control register 1, Address offset\-: 0x00 

Definition at line 798 of file stm32f30x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_a5de50313b1437f7f926093f00902d37a}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!C\-R1@{C\-R1}}
\index{C\-R1@{C\-R1}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-C\-R1}}\label{struct_u_s_a_r_t___type_def_a5de50313b1437f7f926093f00902d37a}
U\-S\-A\-R\-T Control register 1, Address offset\-: 0x0\-C 

Definition at line 1229 of file stm32f10x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!C\-R2@{C\-R2}}
\index{C\-R2@{C\-R2}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-C\-R2}}\label{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}
U\-S\-A\-R\-T Control register 2, Address offset\-: 0x04 

Definition at line 799 of file stm32f30x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_a2a494156d185762e4596696796c393bc}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!C\-R2@{C\-R2}}
\index{C\-R2@{C\-R2}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-C\-R2}}\label{struct_u_s_a_r_t___type_def_a2a494156d185762e4596696796c393bc}
U\-S\-A\-R\-T Control register 2, Address offset\-: 0x10 

Definition at line 1231 of file stm32f10x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!C\-R3@{C\-R3}}
\index{C\-R3@{C\-R3}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{C\-R3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-C\-R3}}\label{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}
U\-S\-A\-R\-T Control register 3, Address offset\-: 0x08 

Definition at line 800 of file stm32f30x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_a2b9d1df38cb1d745305c8190a8707a0f}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!C\-R3@{C\-R3}}
\index{C\-R3@{C\-R3}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{C\-R3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-C\-R3}}\label{struct_u_s_a_r_t___type_def_a2b9d1df38cb1d745305c8190a8707a0f}
U\-S\-A\-R\-T Control register 3, Address offset\-: 0x14 

Definition at line 1233 of file stm32f10x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_accee34aaec89aad4aeef512bba173ae5}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-D\-R}}\label{struct_u_s_a_r_t___type_def_accee34aaec89aad4aeef512bba173ae5}
U\-S\-A\-R\-T Data register, Address offset\-: 0x04 

Definition at line 1225 of file stm32f10x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_abe51502097b1fd281d0a2a1b157d769e}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!G\-T\-P\-R@{G\-T\-P\-R}}
\index{G\-T\-P\-R@{G\-T\-P\-R}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{G\-T\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-G\-T\-P\-R}}\label{struct_u_s_a_r_t___type_def_abe51502097b1fd281d0a2a1b157d769e}
U\-S\-A\-R\-T Guard time and prescaler register, Address offset\-: 0x10

U\-S\-A\-R\-T Guard time and prescaler register, Address offset\-: 0x18 

Definition at line 1235 of file stm32f10x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!I\-C\-R@{I\-C\-R}}
\index{I\-C\-R@{I\-C\-R}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{I\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-I\-C\-R}}\label{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}
U\-S\-A\-R\-T Interrupt flag Clear register, Address offset\-: 0x20 

Definition at line 809 of file stm32f30x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!I\-S\-R@{I\-S\-R}}
\index{I\-S\-R@{I\-S\-R}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-I\-S\-R}}\label{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}
U\-S\-A\-R\-T Interrupt and status register, Address offset\-: 0x1\-C 

Definition at line 808 of file stm32f30x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_ab38dd649c7ec25ed70fe49791d45668d}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!R\-D\-R@{R\-D\-R}}
\index{R\-D\-R@{R\-D\-R}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{R\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-R\-D\-R}}\label{struct_u_s_a_r_t___type_def_ab38dd649c7ec25ed70fe49791d45668d}
U\-S\-A\-R\-T Receive Data register, Address offset\-: 0x24 

Definition at line 810 of file stm32f30x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_a84ccd64c74c8dbc78b94172ce759de10}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_u_s_a_r_t___type_def_a84ccd64c74c8dbc78b94172ce759de10}
Reserved, 0x02 

Definition at line 1224 of file stm32f10x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_a6d78680272a465db0ee43eba4e9c54f3}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D1}}\label{struct_u_s_a_r_t___type_def_a6d78680272a465db0ee43eba4e9c54f3}
Reserved, 0x0\-E

Reserved, 0x06 

Definition at line 1226 of file stm32f10x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_af2b7924854e56d0ebd3e8699dfd0e369}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D2}}\label{struct_u_s_a_r_t___type_def_af2b7924854e56d0ebd3e8699dfd0e369}
Reserved, 0x12

Reserved, 0x0\-A 

Definition at line 1228 of file stm32f10x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_a158066c974911c14efd7ea492ea31137}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D3}}\label{struct_u_s_a_r_t___type_def_a158066c974911c14efd7ea492ea31137}
Reserved, 0x1\-A

Reserved, 0x0\-E 

Definition at line 1230 of file stm32f10x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_a6ac527c7428ad8807a7740c1f33f0351}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}}
\index{R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D4}}\label{struct_u_s_a_r_t___type_def_a6ac527c7428ad8807a7740c1f33f0351}
Reserved, 0x26

Reserved, 0x12 

Definition at line 1232 of file stm32f10x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_aa893512291681dfbecc5baa899cfafbf}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}}
\index{R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D5}}\label{struct_u_s_a_r_t___type_def_aa893512291681dfbecc5baa899cfafbf}
Reserved, 0x2\-A

Reserved, 0x16 

Definition at line 1234 of file stm32f10x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_acd89bb1cba0381c2be8a551e6d14e9f7}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}}
\index{R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D6}}\label{struct_u_s_a_r_t___type_def_acd89bb1cba0381c2be8a551e6d14e9f7}
Reserved, 0x1\-A 

Definition at line 1236 of file stm32f10x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_aa542aad2cd39707d95389a2bffc74083}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!R\-Q\-R@{R\-Q\-R}}
\index{R\-Q\-R@{R\-Q\-R}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{R\-Q\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-R\-Q\-R}}\label{struct_u_s_a_r_t___type_def_aa542aad2cd39707d95389a2bffc74083}
U\-S\-A\-R\-T Request register, Address offset\-: 0x18 

Definition at line 806 of file stm32f30x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_a5732c379e1ce532552e80392db4eabf8}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!R\-T\-O\-R@{R\-T\-O\-R}}
\index{R\-T\-O\-R@{R\-T\-O\-R}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{R\-T\-O\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-R\-T\-O\-R}}\label{struct_u_s_a_r_t___type_def_a5732c379e1ce532552e80392db4eabf8}
U\-S\-A\-R\-T Receiver Time Out register, Address offset\-: 0x14 

Definition at line 805 of file stm32f30x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_a3f1fd9f0c004d3087caeba4815faa41c}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_u_s_a_r_t___type_def_a3f1fd9f0c004d3087caeba4815faa41c}
U\-S\-A\-R\-T Status register, Address offset\-: 0x00 

Definition at line 1223 of file stm32f10x.\-h.

\hypertarget{struct_u_s_a_r_t___type_def_a010c9ef83a8236947a3bfaab1ed29df4}{\index{U\-S\-A\-R\-T\-\_\-\-Type\-Def@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}!T\-D\-R@{T\-D\-R}}
\index{T\-D\-R@{T\-D\-R}!USART_TypeDef@{U\-S\-A\-R\-T\-\_\-\-Type\-Def}}
\subsubsection[{T\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} U\-S\-A\-R\-T\-\_\-\-Type\-Def\-::\-T\-D\-R}}\label{struct_u_s_a_r_t___type_def_a010c9ef83a8236947a3bfaab1ed29df4}
U\-S\-A\-R\-T Transmit Data register, Address offset\-: 0x28 

Definition at line 812 of file stm32f30x.\-h.



The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F10x/\-Libraries/\-C\-M\-S\-I\-S/\-Core/\-C\-M3/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F30x/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F30x/\-Include/\hyperlink{stm32f30x_8h}{stm32f30x.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F4xx/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F4xx/\-Include/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
