

================================================================
== Vitis HLS Report for 'dataflow_section'
================================================================
* Date:           Tue Dec 17 23:49:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.983 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    43272|    43272|  0.433 ms|  0.433 ms|  43272|  43272|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%exp_sum_loc = alloca i64 1"   --->   Operation 24 'alloca' 'exp_sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv_to_pool_streams = alloca i64 1" [CNN/src/cnn.cpp:27]   --->   Operation 25 'alloca' 'conv_to_pool_streams' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_1 = alloca i64 1" [CNN/src/cnn.cpp:27]   --->   Operation 26 'alloca' 'conv_to_pool_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_2 = alloca i64 1" [CNN/src/cnn.cpp:27]   --->   Operation 27 'alloca' 'conv_to_pool_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_3 = alloca i64 1" [CNN/src/cnn.cpp:27]   --->   Operation 28 'alloca' 'conv_to_pool_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pool_to_flat_streams = alloca i64 1" [CNN/src/cnn.cpp:42]   --->   Operation 29 'alloca' 'pool_to_flat_streams' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_1 = alloca i64 1" [CNN/src/cnn.cpp:42]   --->   Operation 30 'alloca' 'pool_to_flat_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_2 = alloca i64 1" [CNN/src/cnn.cpp:42]   --->   Operation 31 'alloca' 'pool_to_flat_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_3 = alloca i64 1" [CNN/src/cnn.cpp:42]   --->   Operation 32 'alloca' 'pool_to_flat_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%flat_to_dense_streams = alloca i64 1" [CNN/src/cnn.cpp:53]   --->   Operation 33 'alloca' 'flat_to_dense_streams' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_1 = alloca i64 1" [CNN/src/cnn.cpp:53]   --->   Operation 34 'alloca' 'flat_to_dense_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_2 = alloca i64 1" [CNN/src/cnn.cpp:53]   --->   Operation 35 'alloca' 'flat_to_dense_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_3 = alloca i64 1" [CNN/src/cnn.cpp:53]   --->   Operation 36 'alloca' 'flat_to_dense_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams = alloca i64 1" [CNN/src/cnn.cpp:57]   --->   Operation 37 'alloca' 'dense_to_softmax_streams' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_1 = alloca i64 1" [CNN/src/cnn.cpp:57]   --->   Operation 38 'alloca' 'dense_to_softmax_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_2 = alloca i64 1" [CNN/src/cnn.cpp:57]   --->   Operation 39 'alloca' 'dense_to_softmax_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_3 = alloca i64 1" [CNN/src/cnn.cpp:57]   --->   Operation 40 'alloca' 'dense_to_softmax_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 41 [2/2] (1.19ns)   --->   "%call_ln62 = call void @convolution, i32 %pad_img0, i2 0, i32 %conv_to_pool_streams" [CNN/src/conv.cpp:62->CNN/src/cnn.cpp:30]   --->   Operation 41 'call' 'call_ln62' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln65 = call void @convolution.1, i32 %pad_img3_0_0, i32 %pad_img3_0_1, i32 %pad_img3_0_2, i32 %pad_img3_0_3, i32 %pad_img3_0_4, i32 %pad_img3_0_5, i32 %pad_img3_0_6, i32 %pad_img3_1_0, i32 %pad_img3_1_1, i32 %pad_img3_1_2, i32 %pad_img3_1_3, i32 %pad_img3_1_4, i32 %pad_img3_1_5, i32 %pad_img3_1_6, i32 %pad_img3_2_0, i32 %pad_img3_2_1, i32 %pad_img3_2_2, i32 %pad_img3_2_3, i32 %pad_img3_2_4, i32 %pad_img3_2_5, i32 %pad_img3_2_6, i32 %pad_img3_3_0, i32 %pad_img3_3_1, i32 %pad_img3_3_2, i32 %pad_img3_3_3, i32 %pad_img3_3_4, i32 %pad_img3_3_5, i32 %pad_img3_3_6, i32 %pad_img3_4_0, i32 %pad_img3_4_1, i32 %pad_img3_4_2, i32 %pad_img3_4_3, i32 %pad_img3_4_4, i32 %pad_img3_4_5, i32 %pad_img3_4_6, i32 %pad_img3_5_0, i32 %pad_img3_5_1, i32 %pad_img3_5_2, i32 %pad_img3_5_3, i32 %pad_img3_5_4, i32 %pad_img3_5_5, i32 %pad_img3_5_6, i32 %pad_img3_6_0, i32 %pad_img3_6_1, i32 %pad_img3_6_2, i32 %pad_img3_6_3, i32 %pad_img3_6_4, i32 %pad_img3_6_5, i32 %pad_img3_6_6, i32 %conv_to_pool_streams_3" [CNN/src/conv.cpp:65->CNN/src/cnn.cpp:30]   --->   Operation 42 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln62 = call void @convolution, i32 %pad_img0, i2 0, i32 %conv_to_pool_streams" [CNN/src/conv.cpp:62->CNN/src/cnn.cpp:30]   --->   Operation 43 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln65 = call void @convolution.1, i32 %pad_img3_0_0, i32 %pad_img3_0_1, i32 %pad_img3_0_2, i32 %pad_img3_0_3, i32 %pad_img3_0_4, i32 %pad_img3_0_5, i32 %pad_img3_0_6, i32 %pad_img3_1_0, i32 %pad_img3_1_1, i32 %pad_img3_1_2, i32 %pad_img3_1_3, i32 %pad_img3_1_4, i32 %pad_img3_1_5, i32 %pad_img3_1_6, i32 %pad_img3_2_0, i32 %pad_img3_2_1, i32 %pad_img3_2_2, i32 %pad_img3_2_3, i32 %pad_img3_2_4, i32 %pad_img3_2_5, i32 %pad_img3_2_6, i32 %pad_img3_3_0, i32 %pad_img3_3_1, i32 %pad_img3_3_2, i32 %pad_img3_3_3, i32 %pad_img3_3_4, i32 %pad_img3_3_5, i32 %pad_img3_3_6, i32 %pad_img3_4_0, i32 %pad_img3_4_1, i32 %pad_img3_4_2, i32 %pad_img3_4_3, i32 %pad_img3_4_4, i32 %pad_img3_4_5, i32 %pad_img3_4_6, i32 %pad_img3_5_0, i32 %pad_img3_5_1, i32 %pad_img3_5_2, i32 %pad_img3_5_3, i32 %pad_img3_5_4, i32 %pad_img3_5_5, i32 %pad_img3_5_6, i32 %pad_img3_6_0, i32 %pad_img3_6_1, i32 %pad_img3_6_2, i32 %pad_img3_6_3, i32 %pad_img3_6_4, i32 %pad_img3_6_5, i32 %pad_img3_6_6, i32 %conv_to_pool_streams_3" [CNN/src/conv.cpp:65->CNN/src/cnn.cpp:30]   --->   Operation 44 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 45 [2/2] (1.19ns)   --->   "%call_ln63 = call void @convolution, i32 %pad_img1, i2 1, i32 %conv_to_pool_streams_1" [CNN/src/conv.cpp:63->CNN/src/cnn.cpp:30]   --->   Operation 45 'call' 'call_ln63' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 46 [2/2] (1.19ns)   --->   "%call_ln64 = call void @convolution, i32 %pad_img2, i2 2, i32 %conv_to_pool_streams_2" [CNN/src/conv.cpp:64->CNN/src/cnn.cpp:30]   --->   Operation 46 'call' 'call_ln64' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln33 = call void @max_pooling, i32 %conv_to_pool_streams, i32 %pool_to_flat_streams" [CNN/src/pool.cpp:33->CNN/src/cnn.cpp:44]   --->   Operation 47 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln36 = call void @max_pooling, i32 %conv_to_pool_streams_3, i32 %pool_to_flat_streams_3" [CNN/src/pool.cpp:36->CNN/src/cnn.cpp:44]   --->   Operation 48 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln63 = call void @convolution, i32 %pad_img1, i2 1, i32 %conv_to_pool_streams_1" [CNN/src/conv.cpp:63->CNN/src/cnn.cpp:30]   --->   Operation 49 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln64 = call void @convolution, i32 %pad_img2, i2 2, i32 %conv_to_pool_streams_2" [CNN/src/conv.cpp:64->CNN/src/cnn.cpp:30]   --->   Operation 50 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln33 = call void @max_pooling, i32 %conv_to_pool_streams, i32 %pool_to_flat_streams" [CNN/src/pool.cpp:33->CNN/src/cnn.cpp:44]   --->   Operation 51 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln36 = call void @max_pooling, i32 %conv_to_pool_streams_3, i32 %pool_to_flat_streams_3" [CNN/src/pool.cpp:36->CNN/src/cnn.cpp:44]   --->   Operation 52 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln34 = call void @max_pooling, i32 %conv_to_pool_streams_1, i32 %pool_to_flat_streams_1" [CNN/src/pool.cpp:34->CNN/src/cnn.cpp:44]   --->   Operation 53 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln35 = call void @max_pooling, i32 %conv_to_pool_streams_2, i32 %pool_to_flat_streams_2" [CNN/src/pool.cpp:35->CNN/src/cnn.cpp:44]   --->   Operation 54 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln34 = call void @max_pooling, i32 %conv_to_pool_streams_1, i32 %pool_to_flat_streams_1" [CNN/src/pool.cpp:34->CNN/src/cnn.cpp:44]   --->   Operation 55 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln35 = call void @max_pooling, i32 %conv_to_pool_streams_2, i32 %pool_to_flat_streams_2" [CNN/src/pool.cpp:35->CNN/src/cnn.cpp:44]   --->   Operation 56 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty_35 = wait i32 @_ssdm_op_Wait"   --->   Operation 57 'wait' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_section_Pipeline_flat_for_rows_flat_for_cols, i32 %pool_to_flat_streams, i32 %flat_to_dense_streams"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_section_Pipeline_flat_for_rows_flat_for_cols, i32 %pool_to_flat_streams, i32 %flat_to_dense_streams"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%empty_36 = wait i32 @_ssdm_op_Wait"   --->   Operation 60 'wait' 'empty_36' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%empty_37 = wait i32 @_ssdm_op_Wait"   --->   Operation 61 'wait' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_section_Pipeline_flat_for_rows_flat_for_cols4, i32 %pool_to_flat_streams_1, i32 %flat_to_dense_streams_1"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_section_Pipeline_flat_for_rows_flat_for_cols4, i32 %pool_to_flat_streams_1, i32 %flat_to_dense_streams_1"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%empty_38 = wait i32 @_ssdm_op_Wait"   --->   Operation 64 'wait' 'empty_38' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%empty_39 = wait i32 @_ssdm_op_Wait"   --->   Operation 65 'wait' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_section_Pipeline_flat_for_rows_flat_for_cols5, i32 %pool_to_flat_streams_2, i32 %flat_to_dense_streams_2"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_section_Pipeline_flat_for_rows_flat_for_cols5, i32 %pool_to_flat_streams_2, i32 %flat_to_dense_streams_2"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%empty_40 = wait i32 @_ssdm_op_Wait"   --->   Operation 68 'wait' 'empty_40' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 69 [1/1] (0.00ns)   --->   "%empty_41 = wait i32 @_ssdm_op_Wait"   --->   Operation 69 'wait' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_section_Pipeline_flat_for_rows_flat_for_cols6, i32 %pool_to_flat_streams_3, i32 %flat_to_dense_streams_3"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_section_Pipeline_flat_for_rows_flat_for_cols6, i32 %pool_to_flat_streams_3, i32 %flat_to_dense_streams_3"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.36>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "%empty_42 = wait i32 @_ssdm_op_Wait"   --->   Operation 72 'wait' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 73 [2/2] (3.36ns)   --->   "%call_ln58 = call void @dense, i32 %flat_to_dense_streams, i2 0, i32 %dense_to_softmax_streams, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [CNN/src/dense.cpp:58->CNN/src/cnn.cpp:58]   --->   Operation 73 'call' 'call_ln58' <Predicate = true> <Delay = 3.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 74 [2/2] (3.36ns)   --->   "%call_ln59 = call void @dense, i32 %flat_to_dense_streams_1, i2 1, i32 %dense_to_softmax_streams_1, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [CNN/src/dense.cpp:59->CNN/src/cnn.cpp:58]   --->   Operation 74 'call' 'call_ln59' <Predicate = true> <Delay = 3.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 75 [2/2] (3.36ns)   --->   "%call_ln60 = call void @dense, i32 %flat_to_dense_streams_2, i2 2, i32 %dense_to_softmax_streams_2, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [CNN/src/dense.cpp:60->CNN/src/cnn.cpp:58]   --->   Operation 75 'call' 'call_ln60' <Predicate = true> <Delay = 3.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 76 [2/2] (3.36ns)   --->   "%call_ln61 = call void @dense, i32 %flat_to_dense_streams_3, i2 3, i32 %dense_to_softmax_streams_3, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [CNN/src/dense.cpp:61->CNN/src/cnn.cpp:58]   --->   Operation 76 'call' 'call_ln61' <Predicate = true> <Delay = 3.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln58 = call void @dense, i32 %flat_to_dense_streams, i2 0, i32 %dense_to_softmax_streams, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [CNN/src/dense.cpp:58->CNN/src/cnn.cpp:58]   --->   Operation 77 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln59 = call void @dense, i32 %flat_to_dense_streams_1, i2 1, i32 %dense_to_softmax_streams_1, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [CNN/src/dense.cpp:59->CNN/src/cnn.cpp:58]   --->   Operation 78 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln60 = call void @dense, i32 %flat_to_dense_streams_2, i2 2, i32 %dense_to_softmax_streams_2, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [CNN/src/dense.cpp:60->CNN/src/cnn.cpp:58]   --->   Operation 79 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln61 = call void @dense, i32 %flat_to_dense_streams_3, i2 3, i32 %dense_to_softmax_streams_3, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [CNN/src/dense.cpp:61->CNN/src/cnn.cpp:58]   --->   Operation 80 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 81 [1/1] (0.00ns)   --->   "%empty_43 = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_section_Pipeline_dense_soft_max_for_dense_size, i32 %dense_to_softmax_streams, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_3, i32 %prediction, i32 %exp_sum_loc, i32 %dense_biases"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_section_Pipeline_dense_soft_max_for_dense_size, i32 %dense_to_softmax_streams, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_3, i32 %prediction, i32 %exp_sum_loc, i32 %dense_biases"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 84 [1/1] (0.00ns)   --->   "%exp_sum_loc_load = load i32 %exp_sum_loc"   --->   Operation 84 'load' 'exp_sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_section_Pipeline_dense_soft_max_for_digits, i32 %prediction, i32 %exp_sum_loc_load"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty_3, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 87 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams, i32 %conv_to_pool_streams"   --->   Operation 87 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 89 [1/1] (0.00ns)   --->   "%empty_20 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_1"   --->   Operation 89 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 91 [1/1] (0.00ns)   --->   "%empty_21 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_2"   --->   Operation 91 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 93 [1/1] (0.00ns)   --->   "%empty_22 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_3, i32 %conv_to_pool_streams_3"   --->   Operation 93 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 95 [1/1] (0.00ns)   --->   "%empty_23 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams, i32 %pool_to_flat_streams"   --->   Operation 95 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 97 [1/1] (0.00ns)   --->   "%empty_24 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_1"   --->   Operation 97 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 99 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_2"   --->   Operation 99 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_3, i32 %pool_to_flat_streams_3"   --->   Operation 101 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams, i32 %flat_to_dense_streams"   --->   Operation 103 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_1"   --->   Operation 105 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_2"   --->   Operation 107 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_3, i32 %flat_to_dense_streams_3"   --->   Operation 109 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams, i32 %dense_to_softmax_streams"   --->   Operation 111 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_1"   --->   Operation 113 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 115 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_2"   --->   Operation 115 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 117 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_3, i32 %dense_to_softmax_streams_3"   --->   Operation 117 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_section_Pipeline_dense_soft_max_for_digits, i32 %prediction, i32 %exp_sum_loc_load"   --->   Operation 119 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [CNN/src/cnn.cpp:62]   --->   Operation 120 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.196ns
The critical path consists of the following:
	'alloca' operation 32 bit ('conv_to_pool_streams', CNN/src/cnn.cpp:27) [67]  (0.000 ns)
	'call' operation 0 bit ('call_ln62', CNN/src/conv.cpp:62->CNN/src/cnn.cpp:30) to 'convolution' [115]  (1.196 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 1.196ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln63', CNN/src/conv.cpp:63->CNN/src/cnn.cpp:30) to 'convolution' [116]  (1.196 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 3.360ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln58', CNN/src/dense.cpp:58->CNN/src/cnn.cpp:58) to 'dense' [135]  (3.360 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
