Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/School_repositories/Digital-electronics-1/labs/07_stopwatch/Stopwatch/top_tb00_isim_beh.exe -prj D:/School_repositories/Digital-electronics-1/labs/07_stopwatch/Stopwatch/top_tb00_beh.prj work.top_tb00 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/School_repositories/Digital-electronics-1/labs/07_stopwatch/Stopwatch/stopwatch.vhd" into library work
Parsing VHDL file "D:/School_repositories/Digital-electronics-1/labs/07_stopwatch/Stopwatch/hex_to_7seg.vhd" into library work
Parsing VHDL file "D:/School_repositories/Digital-electronics-1/labs/07_stopwatch/Stopwatch/clock_enable.vhd" into library work
Parsing VHDL file "D:/School_repositories/Digital-electronics-1/labs/07_stopwatch/Stopwatch/top.vhd" into library work
Parsing VHDL file "D:/School_repositories/Digital-electronics-1/labs/07_stopwatch/Stopwatch/top_tb00.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity clock_enable [\clock_enable(('0','0','0','0','...]
Compiling architecture behavioral of entity hex_to_7seg [hex_to_7seg_default]
Compiling architecture behavioral of entity Stopwatch [stopwatch_default]
Compiling architecture behavioral of entity driver_7seg [driver_7seg_default]
Compiling architecture behavior of entity top_tb00
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable D:/School_repositories/Digital-electronics-1/labs/07_stopwatch/Stopwatch/top_tb00_isim_beh.exe
Fuse Memory Usage: 36916 KB
Fuse CPU Usage: 734 ms
