8-bit A/D Example:

This file helps the user see what they could normally run into while running LVS on a full chip.  
Refer to the LVS manual for a more thorough description of this example.

Invocation:
lvs core.sp core.spc -o core.lvs -nrcl -O -c12 -dv5.000 -dg5.000 -y2 -faf

GUI Settings:
Layout netlist: core.sp
Schematic netlist: core.spc
Output file: resonator.lvs
Node and element list: resonator.lst
Display Options - Output File
  * Show fragmented classes
  * Show automorph classes
Device Terminals
  * Consider M bulk terminals and B, J, Q, Z substrate terminals


Copyright © 1994-2005 Tanner EDA, A Division of Tanner Research, Inc.
All Rights Reserved.

Tanner Research, Inc.
2650 East Foothill Boulevard
Pasadena, CA  91107, USA

Telephone: 1-877-304-5544 (Toll Free)
           1-626-792-3000
Fax:       1-626-792-0300
e-mail:    support@tanner.com