// Seed: 15652858
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    output wor id_3
);
  wire id_5;
  assign id_0 = id_5;
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    input supply0 id_2,
    output tri0 id_3,
    output wor id_4,
    input tri0 id_5
    , id_16,
    input tri0 id_6,
    input supply1 id_7,
    output tri id_8,
    output tri id_9
    , id_17,
    input wand id_10,
    input supply1 id_11,
    output uwire id_12,
    input supply0 id_13,
    output logic id_14
);
  final begin : LABEL_0
    id_14 = 1;
  end
  module_0 modCall_1 (
      id_4,
      id_11,
      id_13,
      id_12
  );
  initial begin : LABEL_1
    id_0 <= id_1;
  end
endmodule
