*% GOTO GENSCHIB;                      /* BYPASS ASM SECTION   @D51IDPP 00050000
         MACRO                                                 @D51ADTP 00100000
&L       SCHIB &DSECT=YES,&VERSION=STD                         @D28ADAP 00150001
         AIF   ('&DSECT' EQ 'NO').CODE                         @D51ADTP 00200000
******************************************************         @D51ADTP 00250000
*                                                    *         @D51ADTP 00300000
*   DSECT FOR SCHIB - SUBCHANNEL-INFORMATION BLOCK   *         @D51ADTP 00350000
*                                                    *         @D51ADTP 00400000
******************************************************         @D51ADTP 00450000
*                                                    *         @D51ADTP 00500000
*   LICENSED MATERIALS - PROPERTY OF IBM             *         @D51ADTP 00550000
*   THIS MACRO IS "RESTRICTED MATERIALS OF IBM"      *         @D51ADTP 00600000
*   5686-032 (C) COPYRIGHT IBM CORP. 1990, 2003      *         @D51ADTP 00650001
*   SEE COPYRIGHT INSTRUCTIONS                       *         @D51ADTP 00700000
*                                                    *         @D51ADTP 00750000
******************************************************         @D51ADTP 00800000
         SPACE 1                                               @D51ADTP 00850000
SCHIB    DSECT                         SUBCHANNEL INFO BLOCK   @D51ADTP 00900000
         AGO   .CODE1                                          @D51ADTP 00950000
.CODE    ANOP                                                  @D51ADTP 01000000
******************************************************         @D51ADTP 01050000
*                                                    *         @D51ADTP 01100000
*   SCHIB - SUBCHANNEL-INFORMATION BLOCK             *         @D51ADTP 01150000
*                                                    *         @D51ADTP 01200000
******************************************************         @D51ADTP 01250000
*                                                    *         @D51ADTP 01300000
*   LICENSED MATERIALS - PROPERTY OF IBM             *         @D51ADTP 01350000
*   THIS MACRO IS "RESTRICTED MATERIALS OF IBM"      *         @D51ADTP 01400000
*   5686-032 (C) COPYRIGHT IBM CORP. 1990, 2003      *         @D28ADAP 01450002
*   SEE COPYRIGHT INSTRUCTIONS                       *         @D51ADTP 01500000
*                                                    *         @D51ADTP 01550000
******************************************************         @D51ADTP 01600000
         SPACE 1                                               @D51ADTP 01650000
SCHIB    DS    0F                      SUBCHANNEL INFO BLOCK   @D51ADTP 01700000
.CODE1   ANOP                                                  @D51ADTP 01750000
*-PMCW - PATH-MANAGEMENT-CONTROL WORD--------------------------@D51ADTP 01800000
SCHIP    DC    F'0'                    INTERRUPT PARM          @D51ADTP 01850000
SCHISC   DC    X'0'                    INTERRUPT SUBCLASS CODE @D51ADTP 01900000
SCHFLGS  DC    X'0'                    FLAGS                   @D51ADTP 01950000
SCHE     EQU   X'80'                   ENABLED                 @D51ADTP 02000000
SCHLM    EQU   X'60'                   LIMIT MODE              @D51ADTP 02050000
SCHMM    EQU   X'18'                   MEASUREMENT MODE        @D51ADTP 02100000
SCHD     EQU   X'04'                   MULTIPATH MODE          @D51ADTP 02150000
SCHT     EQU   X'02'                   TIMING FACILITY         @D51ADTP 02200000
SCHV     EQU   X'01'                   DEVICE NUMBER VALID     @D51ADTP 02250000
SCHDEVNO DC    H'0'                    DEVICE NUMBER           @D51ADTP 02300000
SCHLPM   DC    X'0'                    LOGICAL PATH MASK       @D51ADTP 02350000
SCHPNOM  DC    X'0'                    PATH NOT OP MASK        @D51ADTP 02400000
SCHLPUM  DC    X'0'                    LAST PATH USED MASK     @D51ADTP 02450000
SCHPIM   DC    X'0'                    PATH INSTALLED MASK     @D51ADTP 02500000
SCHMBI   DC    H'0'                    MEASUREMENT BLOCK INDEX @D51ADTP 02550000
SCHPOM   DC    X'0'                    PATH OPERATIONAL MASK   @D51ADTP 02600000
SCHPAM   DC    X'0'                    PATH AVAILABLE MASK     @D51ADTP 02650000
SCHCPID0 DC    X'0'                    CHPID-0                 @D51ADTP 02700000
SCHCPID1 DC    X'0'                    CHPID-1                 @D51ADTP 02750000
SCHCPID2 DC    X'0'                    CHPID-2                 @D51ADTP 02800000
SCHCPID3 DC    X'0'                    CHPID-3                 @D51ADTP 02850000
SCHCPID4 DC    X'0'                    CHPID-4                 @D51ADTP 02900000
SCHCPID5 DC    X'0'                    CHPID-5                 @D51ADTP 02950000
SCHCPID6 DC    X'0'                    CHPID-6                 @D51ADTP 03000000
SCHCPID7 DC    X'0'                    CHPID-7                 @D51ADTP 03050000
         DC    F'0'                    ZEROS                   @D51ADTP 03100000
* SCSW - SUBCHANNEL-STATUS WORD--------------------------------@D51ADTP 03150000
SCHSTB0  DC    X'0'                    BYTE 0 OF SCSW          @D51ADTP 03200000
SCHKEY   EQU   X'F0'                   KEY BITS                @D51ADTP 03250000
SCHS     EQU   X'08'                   SUSPEND CONTROL         @D51ADTP 03300000
SCHL     EQU   X'04'                   ESW FORMAT              @D51ADTP 03350000
SCHCC    EQU   X'03'                   DEFERRED CONDITION CODE @D51ADTP 03400000
SCHSTB1  DC    X'0'                    BYTE 1 OF SCSW          @D51ADTP 03450000
SCHF     EQU   X'80'                   FORMAT OF CCW           @D51ADTP 03500000
SCHP     EQU   X'40'                   PRE-FETCH               @D51ADTP 03550000
SCHI     EQU   X'20'                   INIT-STAT INTERRUPT REQ @D51ADTP 03600000
SCHA     EQU   X'10'                   ADDRESS LIMIT CHK CONTRO@D51ADTP 03650000
SCHU     EQU   X'08'                   SUPP SUSP INTERRUPT     @D51ADTP 03700000
* SUBCHANNEL CONTROL BITS 13-31 -------------------------------@D51ADTP 03750000
SCHZ     EQU   X'04'                   ZERO COND CODE          @D51ADTP 03800000
SCHEC    EQU   X'02'                   EXTENDED CONTROL        @D51ADTP 03850000
SCHN     EQU   X'01'                   PATH NOT-OPERATIONAL    @D51ADTP 03900000
SCHSTB2  DC    X'0'                    BYTE 2 OF SCSW          @D51ADTP 03950000
SCHFC    EQU   X'70'                   FUNCTION CONTROL        @D51ADTP 04000000
SCHFCS   EQU   X'40'                   START FUNCTION          @D51ADTP 04050000
SCHFCH   EQU   X'20'                   HALT FUNCTION           @D51ADTP 04100000
SCHFCC   EQU   X'10'                   CLEAR FUNCTION          @D51ADTP 04150000
* SUBCHANNEL ACTIVITY CONTROL ---------------------------------@D51ADTP 04200000
SCHACR   EQU   X'08'                   RESUME-PENDING          @D51ADTP 04250000
SCHACS   EQU   X'04'                   START-PENDING           @D51ADTP 04300000
SCHACH   EQU   X'02'                   HALT-PENDING            @D51ADTP 04350000
SCHACC   EQU   X'01'                   CLEAR-PENDING           @D51ADTP 04400000
SCHSTB3  DC    X'0'                    BYTE 3 OF SCSW          @D51ADTP 04450000
SCHACSA  EQU   X'80'                   SUBCHANNEL-ACTIVE       @D51ADTP 04500000
SCHACDA  EQU   X'40'                   DEVICE-ACTIVE           @D51ADTP 04550000
SCHACSUP EQU   X'20'                   SUSPENDED               @D51ADTP 04600000
* SUBCHANNEL STATUS CONTROL -----------------------------------@D51ADTP 04650000
SCHSCAS  EQU   X'10'                   ALERT STATUS            @D51ADTP 04700000
SCHSCIS  EQU   X'08'                   INTERMEDIATE STATUS     @D51ADTP 04750000
SCHSCPS  EQU   X'04'                   PRIMARY STATUS          @D51ADTP 04800000
SCHSCSS  EQU   X'02'                   SECONDARY STATUS        @D51ADTP 04850000
SCHSCSP  EQU   X'01'                   STATUS PENDING          @D51ADTP 04900000
SCHCCW   DC    A(0)                    ADDRESS OF CCW          @D51ADTP 04950000
SCHDSTAT DC    X'0'                    DEVICE STATUS           @D51ADTP 05000000
SCHSSTAT DC    X'0'                    SUBCHANNEL STATUS       @D51ADTP 05050000
SCHCOUNT DC    H'0'                    RESIDUAL COUNT          @D51ADTP 05100000
* MODEL-DEPENDENT AREA ----------------------------------------@D51ADTP 05150000
SCHMDA0  DC    F'0'                    MODEL-DEP AREA WORD 0   @D51ADTP 05200000
SCHMDA1  DC    F'0'                    MODEL-DEP AREA WORD 1   @D51ADTP 05250000
SCHMDA2  DC    F'0'                    MODEL-DEP AREA WORD 2   @D51ADTP 05300000
         AIF   ('&VERSION' EQ 'EXT').YEXT010                   @D28ADAP 05310002
SCHMDA3  DC    F'0'                    MODEL-DEP AREA WORD 3   @D51ADTP 05350000
.YEXT010 ANOP                                                  @D28ADAP 05360002
SCHLEN   EQU   *-SCHIB                 LENGTH OF SCHIB         @D51ADTP 05400000
         SPACE 1                                               @D51ADTP 05450000
         MEND                                                  @D51ADTP 05500000
*                                      END OF PL/AS COMMENT  @D51IDPP   05550000
*  */ %GENSCHIB:;                      /*                    @D51IDPP*/ 05600000
*/******************************************************     @D51IDPP*/ 05650000
*/*                                                    *     @D51IDPP*/ 05700000
*/*   DSECT FOR SCHIB - SUBCHANNEL-INFORMATION BLOCK   *     @D51IDPP*/ 05750000
*/*                                                    *     @D51IDPP*/ 05800000
*/******************************************************     @D51IDPP*/ 05850000
*/*                                                    *     @D51IDPP*/ 05900000
*/*   LICENSED MATERIALS - PROPERTY OF IBM             *     @D51IDPP*/ 05950000
*/*   THIS MACRO IS "RESTRICTED MATERIALS OF IBM"      *     @D51IDPP*/ 06000000
*/*   5686-032 (C) COPYRIGHT IBM CORP. 1990            *     @D51IDPP*/ 06050000
*/*   SEE COPYRIGHT INSTRUCTIONS                       *     @D51IDPP*/ 06100000
*/*                                                    *     @D51IDPP*/ 06150000
*/******************************************************     @D51IDPP*/ 06200000
*/*                                                    *     @D51IDPP*/ 06250000
*/*   SCHIB - SUBCHANNEL-INFORMATION BLOCK             *     @D51IDPP*/ 06300000
*/*                                                    *     @D51IDPP*/ 06350000
*/******************************************************     @D51IDPP*/ 06400000
*/*                                                    *     @D51IDPP*/ 06450000
*/*   LICENSED MATERIALS - PROPERTY OF IBM             *     @D51IDPP*/ 06500000
*/*   THIS MACRO IS "RESTRICTED MATERIALS OF IBM"      *     @D51IDPP*/ 06550000
*/*   5686-032 (C) COPYRIGHT IBM CORP. 1990            *     @D51IDPP*/ 06600000
*/*   SEE COPYRIGHT INSTRUCTIONS                       *     @D51IDPP*/ 06650000
*/*                                                    *     @D51IDPP*/ 06700000
*/******************************************************     @D51IDPP*/ 06750000
*DCL  1 SCHIB BASED BDY(WORD),         /* SUBCH. INFO BLOCK  @D51IDPP*/ 06800000
*       2 SCHIP    BIT(32),            /* INTERRUPT PARM     @D51IDPP*/ 06850000
*       2 SCHISC   BIT(8),             /* INT. SUBCL. CODE   @D51IDPP*/ 06900000
*       2 SCHFLGS  BIT(8),             /* FLAGS              @D51IDPP*/ 06950000
*         3 SCHE  BIT(1),              /* ENABLED            @D51IDPP*/ 07000000
*         3 SCHLM BIT(2),              /* LIMIT MODE         @D51IDPP*/ 07050000
*         3 SCHMM BIT(2),              /* MEASUREMENT MODE   @D51IDPP*/ 07100000
*         3 SCHD  BIT(1),              /* MULTIPATH MODE     @D51IDPP*/ 07150000
*         3 SCHT  BIT(1),              /* TIMING FACILITY    @D51IDPP*/ 07200000
*         3 SCHV  BIT(1),              /* DEVICE NUMBER VALID@D51IDPP*/ 07250000
*       2 SCHDEVNO BIT(16),            /* DEVICE NUMBER      @D51IDPP*/ 07300000
*       2 SCHLPM   BIT(8),             /* LOG. PATH MASK     @D51IDPP*/ 07350000
*       2 SCHPNOM  BIT(8),             /* PATH NOT OP. MASK  @D51IDPP*/ 07400000
*       2 SCHLPUM  BIT(8),             /* LAST PATH USED MASK@D51IDPP*/ 07450000
*       2 SCHPIM   BIT(8),             /* PATH INSTALLED MASK@D51IDPP*/ 07500000
*       2 SCHMBI   BIT(16),            /* MEAS. BLOCK INDEX  @D51IDPP*/ 07550000
*       2 SCHPOM   BIT(8),             /* PATH OPER. MASK    @D51IDPP*/ 07600000
*       2 SCHPAM   BIT(8),             /* PATH AVAIL. MASK   @D51IDPP*/ 07650000
*       2 SCHCPID0 BIT(8),             /* CHPID-0            @D51IDPP*/ 07700000
*       2 SCHCPID1 BIT(8),             /* CHPID-1            @D51IDPP*/ 07750000
*       2 SCHCPID2 BIT(8),             /* CHPID-2            @D51IDPP*/ 07800000
*       2 SCHCPID3 BIT(8),             /* CHPID-3            @D51IDPP*/ 07850000
*       2 SCHCPID4 BIT(8),             /* CHPID-4            @D51IDPP*/ 07900000
*       2 SCHCPID5 BIT(8),             /* CHPID-5            @D51IDPP*/ 07950000
*       2 SCHCPID6 BIT(8),             /* CHPID-6            @D51IDPP*/ 08000000
*       2 SCHCPID7 BIT(8),             /* CHPID-7            @D51IDPP*/ 08050000
*       2 *        BIT(32),            /* ZEROS              @D51IDPP*/ 08100000
*       2 SCHSTB0  BIT(8),             /* BYTE 0 OF SCSW     @D51IDPP*/ 08150000
*         3 SCHKEY BIT(4),             /* KEY BITS           @D51IDPP*/ 08200000
*         3 SCHS   BIT(1),             /* SUSPEND CONTROL    @D51IDPP*/ 08250000
*         3 SCHL   BIT(1),             /* ESW FORMAT         @D51IDPP*/ 08300000
*         3 SCHCC  BIT(2),             /* DEFERRED COND. CODE@D51IDPP*/ 08350000
*       2 SCHSTB1  BIT(8),             /* BYTE 1 OF SCSW     @D51IDPP*/ 08400000
*         3 SCHF   BIT(1),             /* FORMAT OF CCW      @D51IDPP*/ 08450000
*         3 SCHP   BIT(1),             /* PRE-FETCH          @D51IDPP*/ 08500000
*         3 SCHI   BIT(1),             /* INIT-STAT INT. REQ.@D51IDPP*/ 08550000
*         3 SCHA   BIT(1),             /* ADDR. LIMIT CHKCNTR@D51IDPP*/ 08600000
*         3 SCHU   BIT(1),             /* SUPP SUSP INT.     @D51IDPP*/ 08650000
*         3 SCHZ   BIT(1),             /* ZERO COND CODE     @D51IDPP*/ 08700000
*         3 SCHEC  BIT(1),             /* EXTENDED CONTROL   @D51IDPP*/ 08750000
*         3 SCHN   BIT(1),             /* PATH NOT OPERAT.   @D51IDPP*/ 08800000
*       2 SCHSTB2  BIT(8),             /* BYTE 2 OF SCSW     @D51IDPP*/ 08850000
*         3 *      BIT(1),             /*                    @D51IDPP*/ 08900000
*         3 SCHFC  BIT(3),             /* FUNCTION CONTROL   @D51IDPP*/ 08950000
*           4 SCHFCS BIT(1),           /* START FUNCTION     @D51IDPP*/ 09000000
*           4 SCHFCH BIT(1),           /* HALT FUNCTION      @D51IDPP*/ 09050000
*           4 SCHFCC BIT(1),           /* CLEAR FUNCTION     @D51IDPP*/ 09100000
*         3 SCHACR BIT(1),             /* RESUME-PENDING     @D51IDPP*/ 09150000
*         3 SCHACS BIT(1),             /* START-PENDING      @D51IDPP*/ 09200000
*         3 SCHACH BIT(1),             /* HALT-PENDING       @D51IDPP*/ 09250000
*         3 SCHACC BIT(1),             /* CLEAR-PENDING      @D51IDPP*/ 09300000
*       2 SCHSTB3  BIT(8),             /* BYTE 3 OF SCSW     @D51IDPP*/ 09350000
*         3 SCHACSA  BIT(1),           /* SUBCHANNEL-ACTIVE  @D51IDPP*/ 09400000
*         3 SCHACDA  BIT(1),           /* DEVICE-ACTIVE      @D51IDPP*/ 09450000
*         3 SCHACSUP BIT(1),           /* SUSPENDED          @D51IDPP*/ 09500000
*         3 SCHSCAS  BIT(1),           /* ALERT STATUS       @D51IDPP*/ 09550000
*         3 SCHSCIS  BIT(1),           /* INTERMEDIATE STATUS@D51IDPP*/ 09600000
*         3 SCHSCPS  BIT(1),           /* PRIMARY STATUS     @D51IDPP*/ 09650000
*         3 SCHSCSS  BIT(1),           /* SECONDARY STATUS   @D51IDPP*/ 09700000
*         3 SCHSCSP  BIT(1),           /* STATUS PENDING     @D51IDPP*/ 09750000
*       2 SCHCCW   BIT(32),            /* ADDRESS OF CCW     @D51IDPP*/ 09800000
*       2 SCHDSTAT BIT(8),             /* DEVICE STATUS      @D51IDPP*/ 09850000
*       2 SCHSSTAT BIT(8),             /* SUBCHANNEL STATUS  @D51IDPP*/ 09900000
*       2 SCHCOUNT BIT(16),            /* RESIDUAL COUNT     @D51IDPP*/ 09950000
*       2 SCHMDA0  BIT(32),            /* MODEL-DEP AR. W. 0 @D51IDPP*/ 10000000
*       2 SCHMDA1  BIT(32),            /* MODEL-DEP AR. W. 1 @D51IDPP*/ 10050000
*       2 SCHMDA2  BIT(32),            /* MODEL-DEP AR. W. 2 @D51IDPP*/ 10100000
*       2 SCHMDA3  BIT(32);            /* MODEL-DEP AR. W. 3 @D51IDPP*/ 10150000
