-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Sat May 17 11:23:08 2025
-- Host        : DESKTOP-1O5TV0G running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/Kria/May2025/BiNAM/SpikingBINAM/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_CTRL_s_axi is
  port (
    spikes_read_fu_612 : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \spikes_read_fu_612_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \spikes_read_fu_612_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \spikes_read_fu_612_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    in_spike_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_nbread_fu_690_p2_0 : in STD_LOGIC;
    \cur_id_V_fu_604_reg[0]_rep__1\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    spikes_read_fu_612_reg : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_done : in STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_CTRL_s_axi : entity is "spiking_binam_CTRL_s_axi";
end bd_0_hls_inst_0_spiking_binam_CTRL_s_axi;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_CTRL_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_3\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_3\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_3 : STD_LOGIC;
  signal auto_restart_status_reg_n_3 : STD_LOGIC;
  signal \^in_spike_count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_3 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_3 : STD_LOGIC;
  signal int_auto_restart_i_1_n_3 : STD_LOGIC;
  signal int_auto_restart_i_2_n_3 : STD_LOGIC;
  signal int_gie_i_1_n_3 : STD_LOGIC;
  signal int_gie_reg_n_3 : STD_LOGIC;
  signal int_ier10_out : STD_LOGIC;
  signal \int_ier[1]_i_2_n_3\ : STD_LOGIC;
  signal \int_ier_reg_n_3_[0]\ : STD_LOGIC;
  signal \int_in_spike_count[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[10]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[11]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[12]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[13]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[14]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[15]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[16]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[17]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[18]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[19]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[20]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[21]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[22]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[23]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[24]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[25]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[26]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[27]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[28]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[29]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[2]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[30]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[31]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[31]_i_2_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[3]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[4]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[5]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[6]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[7]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[8]_i_1_n_3\ : STD_LOGIC;
  signal \int_in_spike_count[9]_i_1_n_3\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr_reg_n_3_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_3_[1]\ : STD_LOGIC;
  signal int_task_ap_done0 : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_3 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rdata : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdata[0]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_3\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal \spikes_read_fu_612[0]_i_3_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[0]_i_4_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[0]_i_5_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[0]_i_6_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[0]_i_7_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[0]_i_8_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[0]_i_9_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[16]_i_2_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[16]_i_3_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[16]_i_4_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[16]_i_5_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[16]_i_6_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[16]_i_7_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[16]_i_8_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[16]_i_9_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[24]_i_2_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[24]_i_3_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[24]_i_4_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[24]_i_5_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[24]_i_6_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[24]_i_7_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[24]_i_8_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[24]_i_9_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[8]_i_2_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[8]_i_3_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[8]_i_4_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[8]_i_5_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[8]_i_6_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[8]_i_7_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[8]_i_8_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612[8]_i_9_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \spikes_read_fu_612_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[4]\ : STD_LOGIC;
  signal \NLW_spikes_read_fu_612_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair2";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \cur_id_V_fu_604[7]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_in_spike_count[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_in_spike_count[10]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_in_spike_count[11]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_in_spike_count[12]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_in_spike_count[13]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_in_spike_count[14]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_in_spike_count[15]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_in_spike_count[16]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_in_spike_count[17]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_in_spike_count[18]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_in_spike_count[19]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_in_spike_count[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_in_spike_count[20]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_in_spike_count[21]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_in_spike_count[22]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_in_spike_count[23]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_in_spike_count[24]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_in_spike_count[25]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_in_spike_count[26]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_in_spike_count[27]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_in_spike_count[28]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_in_spike_count[29]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_in_spike_count[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_in_spike_count[30]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_in_spike_count[31]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_in_spike_count[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_in_spike_count[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_in_spike_count[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_in_spike_count[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_in_spike_count[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_in_spike_count[8]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_in_spike_count[9]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \s_fu_600[8]_i_1\ : label is "soft_lutpair0";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \spikes_read_fu_612_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \spikes_read_fu_612_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \spikes_read_fu_612_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \spikes_read_fu_612_reg[8]_i_1\ : label is 16;
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  ap_start <= \^ap_start\;
  in_spike_count(31 downto 0) <= \^in_spike_count\(31 downto 0);
  interrupt <= \^interrupt\;
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F277"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_RREADY,
      I3 => \^s_axi_ctrl_rvalid\,
      O => \FSM_onehot_rstate[1]_i_1_n_3\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_RREADY,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => s_axi_CTRL_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[2]_i_1_n_3\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_3\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_3\,
      Q => \^s_axi_ctrl_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_AWVALID,
      I3 => s_axi_CTRL_BREADY,
      I4 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[1]_i_1_n_3\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_3\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => \^s_axi_ctrl_bvalid\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[3]_i_1_n_3\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_3\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_3\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_3\,
      Q => \^s_axi_ctrl_bvalid\,
      R => \^ap_rst_n_inv\
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \^ap_start\,
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_3,
      O => auto_restart_status_i_1_n_3
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_3,
      Q => auto_restart_status_reg_n_3,
      R => \^ap_rst_n_inv\
    );
\cur_id_V_fu_604[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      I2 => grp_nbread_fu_690_p2_0,
      I3 => \cur_id_V_fu_604_reg[0]_rep__1\,
      O => spikes_read_fu_612
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_1_in(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => p_1_in(7),
      I1 => ap_done,
      I2 => int_task_ap_done0,
      I3 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_3
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_3,
      Q => \int_ap_ready__0\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => ap_done,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_3
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \waddr_reg_n_3_[3]\,
      I3 => \int_ier[1]_i_2_n_3\,
      I4 => s_axi_CTRL_WSTRB(0),
      I5 => \waddr_reg_n_3_[2]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_3,
      Q => \^ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => \waddr_reg_n_3_[2]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => int_auto_restart_i_2_n_3,
      I4 => p_1_in(7),
      O => int_auto_restart_i_1_n_3
    );
int_auto_restart_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_3_[4]\,
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_CTRL_WVALID,
      I4 => \waddr_reg_n_3_[1]\,
      I5 => \waddr_reg_n_3_[0]\,
      O => int_auto_restart_i_2_n_3
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_3,
      Q => p_1_in(7),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_3_[2]\,
      I3 => int_auto_restart_i_2_n_3,
      I4 => int_gie_reg_n_3,
      O => int_gie_i_1_n_3
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_3,
      Q => int_gie_reg_n_3,
      R => \^ap_rst_n_inv\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_3\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => \waddr_reg_n_3_[4]\,
      O => int_ier10_out
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \waddr_reg_n_3_[0]\,
      I1 => \waddr_reg_n_3_[1]\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \int_ier[1]_i_2_n_3\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier10_out,
      D => s_axi_CTRL_WDATA(0),
      Q => \int_ier_reg_n_3_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier10_out,
      D => s_axi_CTRL_WDATA(1),
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^in_spike_count\(0),
      O => \int_in_spike_count[0]_i_1_n_3\
    );
\int_in_spike_count[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^in_spike_count\(10),
      O => \int_in_spike_count[10]_i_1_n_3\
    );
\int_in_spike_count[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^in_spike_count\(11),
      O => \int_in_spike_count[11]_i_1_n_3\
    );
\int_in_spike_count[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^in_spike_count\(12),
      O => \int_in_spike_count[12]_i_1_n_3\
    );
\int_in_spike_count[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^in_spike_count\(13),
      O => \int_in_spike_count[13]_i_1_n_3\
    );
\int_in_spike_count[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^in_spike_count\(14),
      O => \int_in_spike_count[14]_i_1_n_3\
    );
\int_in_spike_count[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^in_spike_count\(15),
      O => \int_in_spike_count[15]_i_1_n_3\
    );
\int_in_spike_count[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^in_spike_count\(16),
      O => \int_in_spike_count[16]_i_1_n_3\
    );
\int_in_spike_count[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^in_spike_count\(17),
      O => \int_in_spike_count[17]_i_1_n_3\
    );
\int_in_spike_count[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^in_spike_count\(18),
      O => \int_in_spike_count[18]_i_1_n_3\
    );
\int_in_spike_count[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^in_spike_count\(19),
      O => \int_in_spike_count[19]_i_1_n_3\
    );
\int_in_spike_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^in_spike_count\(1),
      O => \int_in_spike_count[1]_i_1_n_3\
    );
\int_in_spike_count[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^in_spike_count\(20),
      O => \int_in_spike_count[20]_i_1_n_3\
    );
\int_in_spike_count[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^in_spike_count\(21),
      O => \int_in_spike_count[21]_i_1_n_3\
    );
\int_in_spike_count[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^in_spike_count\(22),
      O => \int_in_spike_count[22]_i_1_n_3\
    );
\int_in_spike_count[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^in_spike_count\(23),
      O => \int_in_spike_count[23]_i_1_n_3\
    );
\int_in_spike_count[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^in_spike_count\(24),
      O => \int_in_spike_count[24]_i_1_n_3\
    );
\int_in_spike_count[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^in_spike_count\(25),
      O => \int_in_spike_count[25]_i_1_n_3\
    );
\int_in_spike_count[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^in_spike_count\(26),
      O => \int_in_spike_count[26]_i_1_n_3\
    );
\int_in_spike_count[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^in_spike_count\(27),
      O => \int_in_spike_count[27]_i_1_n_3\
    );
\int_in_spike_count[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^in_spike_count\(28),
      O => \int_in_spike_count[28]_i_1_n_3\
    );
\int_in_spike_count[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^in_spike_count\(29),
      O => \int_in_spike_count[29]_i_1_n_3\
    );
\int_in_spike_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^in_spike_count\(2),
      O => \int_in_spike_count[2]_i_1_n_3\
    );
\int_in_spike_count[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^in_spike_count\(30),
      O => \int_in_spike_count[30]_i_1_n_3\
    );
\int_in_spike_count[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \waddr_reg_n_3_[3]\,
      I3 => \int_ier[1]_i_2_n_3\,
      O => \int_in_spike_count[31]_i_1_n_3\
    );
\int_in_spike_count[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^in_spike_count\(31),
      O => \int_in_spike_count[31]_i_2_n_3\
    );
\int_in_spike_count[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^in_spike_count\(3),
      O => \int_in_spike_count[3]_i_1_n_3\
    );
\int_in_spike_count[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^in_spike_count\(4),
      O => \int_in_spike_count[4]_i_1_n_3\
    );
\int_in_spike_count[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^in_spike_count\(5),
      O => \int_in_spike_count[5]_i_1_n_3\
    );
\int_in_spike_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^in_spike_count\(6),
      O => \int_in_spike_count[6]_i_1_n_3\
    );
\int_in_spike_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^in_spike_count\(7),
      O => \int_in_spike_count[7]_i_1_n_3\
    );
\int_in_spike_count[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^in_spike_count\(8),
      O => \int_in_spike_count[8]_i_1_n_3\
    );
\int_in_spike_count[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^in_spike_count\(9),
      O => \int_in_spike_count[9]_i_1_n_3\
    );
\int_in_spike_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[0]_i_1_n_3\,
      Q => \^in_spike_count\(0),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[10]_i_1_n_3\,
      Q => \^in_spike_count\(10),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[11]_i_1_n_3\,
      Q => \^in_spike_count\(11),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[12]_i_1_n_3\,
      Q => \^in_spike_count\(12),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[13]_i_1_n_3\,
      Q => \^in_spike_count\(13),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[14]_i_1_n_3\,
      Q => \^in_spike_count\(14),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[15]_i_1_n_3\,
      Q => \^in_spike_count\(15),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[16]_i_1_n_3\,
      Q => \^in_spike_count\(16),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[17]_i_1_n_3\,
      Q => \^in_spike_count\(17),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[18]_i_1_n_3\,
      Q => \^in_spike_count\(18),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[19]_i_1_n_3\,
      Q => \^in_spike_count\(19),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[1]_i_1_n_3\,
      Q => \^in_spike_count\(1),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[20]_i_1_n_3\,
      Q => \^in_spike_count\(20),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[21]_i_1_n_3\,
      Q => \^in_spike_count\(21),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[22]_i_1_n_3\,
      Q => \^in_spike_count\(22),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[23]_i_1_n_3\,
      Q => \^in_spike_count\(23),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[24]_i_1_n_3\,
      Q => \^in_spike_count\(24),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[25]_i_1_n_3\,
      Q => \^in_spike_count\(25),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[26]_i_1_n_3\,
      Q => \^in_spike_count\(26),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[27]_i_1_n_3\,
      Q => \^in_spike_count\(27),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[28]_i_1_n_3\,
      Q => \^in_spike_count\(28),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[29]_i_1_n_3\,
      Q => \^in_spike_count\(29),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[2]_i_1_n_3\,
      Q => \^in_spike_count\(2),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[30]_i_1_n_3\,
      Q => \^in_spike_count\(30),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[31]_i_2_n_3\,
      Q => \^in_spike_count\(31),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[3]_i_1_n_3\,
      Q => \^in_spike_count\(3),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[4]_i_1_n_3\,
      Q => \^in_spike_count\(4),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[5]_i_1_n_3\,
      Q => \^in_spike_count\(5),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[6]_i_1_n_3\,
      Q => \^in_spike_count\(6),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[7]_i_1_n_3\,
      Q => \^in_spike_count\(7),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[8]_i_1_n_3\,
      Q => \^in_spike_count\(8),
      R => \^ap_rst_n_inv\
    );
\int_in_spike_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in_spike_count[31]_i_1_n_3\,
      D => \int_in_spike_count[9]_i_1_n_3\,
      Q => \^in_spike_count\(9),
      R => \^ap_rst_n_inv\
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_3_[0]\,
      I1 => \int_isr_reg_n_3_[1]\,
      I2 => int_gie_reg_n_3,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_3_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_3_[0]\,
      O => \int_isr[0]_i_1_n_3\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \int_ier[1]_i_2_n_3\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => \waddr_reg_n_3_[4]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr7_out,
      I2 => p_0_in,
      I3 => ap_done,
      I4 => \int_isr_reg_n_3_[1]\,
      O => \int_isr[1]_i_1_n_3\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_3\,
      Q => \int_isr_reg_n_3_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_3\,
      Q => \int_isr_reg_n_3_[1]\,
      R => \^ap_rst_n_inv\
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22FFFF2E222E22"
    )
        port map (
      I0 => ap_done,
      I1 => auto_restart_status_reg_n_3,
      I2 => p_1_in(2),
      I3 => ap_idle,
      I4 => int_task_ap_done0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_3
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => ar_hs,
      O => int_task_ap_done0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_3,
      Q => \int_task_ap_done__0\,
      R => \^ap_rst_n_inv\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0CAA00000000"
    )
        port map (
      I0 => \rdata[0]_i_2_n_3\,
      I1 => \^in_spike_count\(0),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => \rdata[9]_i_2_n_3\,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => int_gie_reg_n_3,
      I1 => \int_isr_reg_n_3_[0]\,
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^ap_start\,
      I5 => \int_ier_reg_n_3_[0]\,
      O => \rdata[0]_i_2_n_3\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0CAA00000000"
    )
        port map (
      I0 => \rdata[1]_i_2_n_3\,
      I1 => \^in_spike_count\(1),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => \rdata[9]_i_2_n_3\,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0A0C0A"
    )
        port map (
      I0 => \int_task_ap_done__0\,
      I1 => p_0_in,
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \int_isr_reg_n_3_[1]\,
      O => \rdata[1]_i_2_n_3\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0A00000000"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \^in_spike_count\(2),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => \rdata[9]_i_2_n_3\,
      O => rdata(2)
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[31]_i_1_n_3\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0A00000000"
    )
        port map (
      I0 => \int_ap_ready__0\,
      I1 => \^in_spike_count\(3),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => \rdata[9]_i_2_n_3\,
      O => rdata(3)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0A00000000"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \^in_spike_count\(7),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => \rdata[9]_i_2_n_3\,
      O => rdata(7)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0A00000000"
    )
        port map (
      I0 => \^interrupt\,
      I1 => \^in_spike_count\(9),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => \rdata[9]_i_2_n_3\,
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      O => \rdata[9]_i_2_n_3\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_CTRL_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(10),
      Q => s_axi_CTRL_RDATA(10),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(11),
      Q => s_axi_CTRL_RDATA(11),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(12),
      Q => s_axi_CTRL_RDATA(12),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(13),
      Q => s_axi_CTRL_RDATA(13),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(14),
      Q => s_axi_CTRL_RDATA(14),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(15),
      Q => s_axi_CTRL_RDATA(15),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(16),
      Q => s_axi_CTRL_RDATA(16),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(17),
      Q => s_axi_CTRL_RDATA(17),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(18),
      Q => s_axi_CTRL_RDATA(18),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(19),
      Q => s_axi_CTRL_RDATA(19),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_CTRL_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(20),
      Q => s_axi_CTRL_RDATA(20),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(21),
      Q => s_axi_CTRL_RDATA(21),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(22),
      Q => s_axi_CTRL_RDATA(22),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(23),
      Q => s_axi_CTRL_RDATA(23),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(24),
      Q => s_axi_CTRL_RDATA(24),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(25),
      Q => s_axi_CTRL_RDATA(25),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(26),
      Q => s_axi_CTRL_RDATA(26),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(27),
      Q => s_axi_CTRL_RDATA(27),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(28),
      Q => s_axi_CTRL_RDATA(28),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(29),
      Q => s_axi_CTRL_RDATA(29),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_CTRL_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(30),
      Q => s_axi_CTRL_RDATA(30),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(31),
      Q => s_axi_CTRL_RDATA(31),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_CTRL_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(4),
      Q => s_axi_CTRL_RDATA(4),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(5),
      Q => s_axi_CTRL_RDATA(5),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(6),
      Q => s_axi_CTRL_RDATA(6),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_CTRL_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^in_spike_count\(8),
      Q => s_axi_CTRL_RDATA(8),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_CTRL_RDATA(9),
      R => '0'
    );
\s_fu_600[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      O => SR(0)
    );
\spikes_read_fu_612[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(6),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[0]_i_3_n_3\
    );
\spikes_read_fu_612[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(5),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[0]_i_4_n_3\
    );
\spikes_read_fu_612[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(4),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[0]_i_5_n_3\
    );
\spikes_read_fu_612[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(3),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[0]_i_6_n_3\
    );
\spikes_read_fu_612[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(2),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[0]_i_7_n_3\
    );
\spikes_read_fu_612[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(1),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[0]_i_8_n_3\
    );
\spikes_read_fu_612[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(0),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[0]_i_9_n_3\
    );
\spikes_read_fu_612[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(22),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[16]_i_2_n_3\
    );
\spikes_read_fu_612[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(21),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[16]_i_3_n_3\
    );
\spikes_read_fu_612[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(20),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[16]_i_4_n_3\
    );
\spikes_read_fu_612[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(19),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[16]_i_5_n_3\
    );
\spikes_read_fu_612[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(18),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[16]_i_6_n_3\
    );
\spikes_read_fu_612[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(17),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[16]_i_7_n_3\
    );
\spikes_read_fu_612[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(16),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[16]_i_8_n_3\
    );
\spikes_read_fu_612[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(15),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[16]_i_9_n_3\
    );
\spikes_read_fu_612[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(30),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[24]_i_2_n_3\
    );
\spikes_read_fu_612[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(29),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[24]_i_3_n_3\
    );
\spikes_read_fu_612[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(28),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[24]_i_4_n_3\
    );
\spikes_read_fu_612[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(27),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[24]_i_5_n_3\
    );
\spikes_read_fu_612[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(26),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[24]_i_6_n_3\
    );
\spikes_read_fu_612[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(25),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[24]_i_7_n_3\
    );
\spikes_read_fu_612[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(24),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[24]_i_8_n_3\
    );
\spikes_read_fu_612[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(23),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[24]_i_9_n_3\
    );
\spikes_read_fu_612[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(14),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[8]_i_2_n_3\
    );
\spikes_read_fu_612[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(13),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[8]_i_3_n_3\
    );
\spikes_read_fu_612[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(12),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[8]_i_4_n_3\
    );
\spikes_read_fu_612[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(11),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[8]_i_5_n_3\
    );
\spikes_read_fu_612[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(10),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[8]_i_6_n_3\
    );
\spikes_read_fu_612[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(9),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[8]_i_7_n_3\
    );
\spikes_read_fu_612[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(8),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[8]_i_8_n_3\
    );
\spikes_read_fu_612[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => spikes_read_fu_612_reg(7),
      I1 => Q(0),
      I2 => \^ap_start\,
      O => \spikes_read_fu_612[8]_i_9_n_3\
    );
\spikes_read_fu_612_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \spikes_read_fu_612_reg[0]_i_1_n_3\,
      CO(6) => \spikes_read_fu_612_reg[0]_i_1_n_4\,
      CO(5) => \spikes_read_fu_612_reg[0]_i_1_n_5\,
      CO(4) => \spikes_read_fu_612_reg[0]_i_1_n_6\,
      CO(3) => \spikes_read_fu_612_reg[0]_i_1_n_7\,
      CO(2) => \spikes_read_fu_612_reg[0]_i_1_n_8\,
      CO(1) => \spikes_read_fu_612_reg[0]_i_1_n_9\,
      CO(0) => \spikes_read_fu_612_reg[0]_i_1_n_10\,
      DI(7 downto 1) => B"0000000",
      DI(0) => DI(0),
      O(7 downto 0) => O(7 downto 0),
      S(7) => \spikes_read_fu_612[0]_i_3_n_3\,
      S(6) => \spikes_read_fu_612[0]_i_4_n_3\,
      S(5) => \spikes_read_fu_612[0]_i_5_n_3\,
      S(4) => \spikes_read_fu_612[0]_i_6_n_3\,
      S(3) => \spikes_read_fu_612[0]_i_7_n_3\,
      S(2) => \spikes_read_fu_612[0]_i_8_n_3\,
      S(1) => \spikes_read_fu_612[0]_i_9_n_3\,
      S(0) => S(0)
    );
\spikes_read_fu_612_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \spikes_read_fu_612_reg[8]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \spikes_read_fu_612_reg[16]_i_1_n_3\,
      CO(6) => \spikes_read_fu_612_reg[16]_i_1_n_4\,
      CO(5) => \spikes_read_fu_612_reg[16]_i_1_n_5\,
      CO(4) => \spikes_read_fu_612_reg[16]_i_1_n_6\,
      CO(3) => \spikes_read_fu_612_reg[16]_i_1_n_7\,
      CO(2) => \spikes_read_fu_612_reg[16]_i_1_n_8\,
      CO(1) => \spikes_read_fu_612_reg[16]_i_1_n_9\,
      CO(0) => \spikes_read_fu_612_reg[16]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \spikes_read_fu_612_reg[23]\(7 downto 0),
      S(7) => \spikes_read_fu_612[16]_i_2_n_3\,
      S(6) => \spikes_read_fu_612[16]_i_3_n_3\,
      S(5) => \spikes_read_fu_612[16]_i_4_n_3\,
      S(4) => \spikes_read_fu_612[16]_i_5_n_3\,
      S(3) => \spikes_read_fu_612[16]_i_6_n_3\,
      S(2) => \spikes_read_fu_612[16]_i_7_n_3\,
      S(1) => \spikes_read_fu_612[16]_i_8_n_3\,
      S(0) => \spikes_read_fu_612[16]_i_9_n_3\
    );
\spikes_read_fu_612_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \spikes_read_fu_612_reg[16]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \NLW_spikes_read_fu_612_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \spikes_read_fu_612_reg[24]_i_1_n_4\,
      CO(5) => \spikes_read_fu_612_reg[24]_i_1_n_5\,
      CO(4) => \spikes_read_fu_612_reg[24]_i_1_n_6\,
      CO(3) => \spikes_read_fu_612_reg[24]_i_1_n_7\,
      CO(2) => \spikes_read_fu_612_reg[24]_i_1_n_8\,
      CO(1) => \spikes_read_fu_612_reg[24]_i_1_n_9\,
      CO(0) => \spikes_read_fu_612_reg[24]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \spikes_read_fu_612_reg[31]\(7 downto 0),
      S(7) => \spikes_read_fu_612[24]_i_2_n_3\,
      S(6) => \spikes_read_fu_612[24]_i_3_n_3\,
      S(5) => \spikes_read_fu_612[24]_i_4_n_3\,
      S(4) => \spikes_read_fu_612[24]_i_5_n_3\,
      S(3) => \spikes_read_fu_612[24]_i_6_n_3\,
      S(2) => \spikes_read_fu_612[24]_i_7_n_3\,
      S(1) => \spikes_read_fu_612[24]_i_8_n_3\,
      S(0) => \spikes_read_fu_612[24]_i_9_n_3\
    );
\spikes_read_fu_612_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \spikes_read_fu_612_reg[0]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \spikes_read_fu_612_reg[8]_i_1_n_3\,
      CO(6) => \spikes_read_fu_612_reg[8]_i_1_n_4\,
      CO(5) => \spikes_read_fu_612_reg[8]_i_1_n_5\,
      CO(4) => \spikes_read_fu_612_reg[8]_i_1_n_6\,
      CO(3) => \spikes_read_fu_612_reg[8]_i_1_n_7\,
      CO(2) => \spikes_read_fu_612_reg[8]_i_1_n_8\,
      CO(1) => \spikes_read_fu_612_reg[8]_i_1_n_9\,
      CO(0) => \spikes_read_fu_612_reg[8]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \spikes_read_fu_612_reg[15]\(7 downto 0),
      S(7) => \spikes_read_fu_612[8]_i_2_n_3\,
      S(6) => \spikes_read_fu_612[8]_i_3_n_3\,
      S(5) => \spikes_read_fu_612[8]_i_4_n_3\,
      S(4) => \spikes_read_fu_612[8]_i_5_n_3\,
      S(3) => \spikes_read_fu_612[8]_i_6_n_3\,
      S(2) => \spikes_read_fu_612[8]_i_7_n_3\,
      S(1) => \spikes_read_fu_612[8]_i_8_n_3\,
      S(0) => \spikes_read_fu_612[8]_i_9_n_3\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_3_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_3_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_3_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_3_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_3_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_block_pp0_stage0_11001 : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1031_reg_571_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_0 : out STD_LOGIC;
    \i_2_fu_104_reg[6]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    out_spikes_TREADY_int_regslice : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init : entity is "spiking_binam_flow_control_loop_pipe_sequential_init";
end bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init is
  signal \^ap_block_pp0_stage0_11001\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_3\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_3\ : STD_LOGIC;
  signal \^grp_spiking_binam_pipeline_vitis_loop_79_7_fu_4612_ap_ready\ : STD_LOGIC;
  signal \i_2_fu_104[6]_i_2_n_3\ : STD_LOGIC;
  signal \i_2_fu_104[8]_i_6_n_3\ : STD_LOGIC;
  signal \i_2_fu_104[8]_i_8_n_3\ : STD_LOGIC;
  signal \i_2_fu_104[8]_i_9_n_3\ : STD_LOGIC;
  signal \^icmp_ln1031_reg_571_reg[0]\ : STD_LOGIC;
  signal icmp_ln79_fu_391_p2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_2_fu_104[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \i_2_fu_104[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \i_2_fu_104[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i_2_fu_104[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i_2_fu_104[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i_2_fu_104[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i_2_fu_104[8]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \i_2_fu_104[8]_i_4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i_2_fu_104[8]_i_5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \i_2_fu_104[8]_i_7\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \v_V_1_addr_reg_521[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \v_V_1_addr_reg_521[4]_i_2\ : label is "soft_lutpair56";
begin
  ap_block_pp0_stage0_11001 <= \^ap_block_pp0_stage0_11001\;
  grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready <= \^grp_spiking_binam_pipeline_vitis_loop_79_7_fu_4612_ap_ready\;
  \icmp_ln1031_reg_571_reg[0]\ <= \^icmp_ln1031_reg_571_reg[0]\;
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888F888"
    )
        port map (
      I0 => ap_start,
      I1 => \ap_CS_fsm_reg[1]\(0),
      I2 => \ap_CS_fsm_reg[1]\(2),
      I3 => ap_done_cache,
      I4 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I5 => \ap_CS_fsm_reg[1]_0\,
      O => D(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEEEAEAAAAEEAE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm_reg[1]\(2),
      I2 => ap_done_cache,
      I3 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      I5 => \^ap_block_pp0_stage0_11001\,
      O => D(1)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_3\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_3\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_11001\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_rst_n,
      I4 => \^grp_spiking_binam_pipeline_vitis_loop_79_7_fu_4612_ap_ready\,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_0
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA22200000000"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I2 => \ap_CS_fsm_reg[1]\(2),
      I3 => out_spikes_TREADY_int_regslice,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I5 => icmp_ln79_fu_391_p2,
      O => \^grp_spiking_binam_pipeline_vitis_loop_79_7_fu_4612_ap_ready\
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFFF4F"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^ap_block_pp0_stage0_11001\,
      O => \ap_loop_init_int_i_1__2_n_3\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_3\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \^grp_spiking_binam_pipeline_vitis_loop_79_7_fu_4612_ap_ready\,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      O => \ap_CS_fsm_reg[8]\
    );
\i_2_fu_104[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => \i_2_fu_104_reg[6]\(0)
    );
\i_2_fu_104[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => Q(1),
      O => \i_2_fu_104_reg[6]\(1)
    );
\i_2_fu_104[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_loop_init_int,
      I3 => Q(2),
      O => \i_2_fu_104_reg[6]\(2)
    );
\i_2_fu_104[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => ap_loop_init_int,
      I4 => Q(3),
      O => \i_2_fu_104_reg[6]\(3)
    );
\i_2_fu_104[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => ap_loop_init,
      I5 => Q(4),
      O => \i_2_fu_104_reg[6]\(4)
    );
\i_2_fu_104[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \i_2_fu_104[6]_i_2_n_3\,
      I1 => Q(4),
      I2 => ap_loop_init_int,
      I3 => Q(5),
      O => \i_2_fu_104_reg[6]\(5)
    );
\i_2_fu_104[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => Q(4),
      I1 => \i_2_fu_104[6]_i_2_n_3\,
      I2 => Q(5),
      I3 => ap_loop_init_int,
      I4 => Q(6),
      O => \i_2_fu_104_reg[6]\(6)
    );
\i_2_fu_104[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => ap_loop_init_int,
      I3 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I4 => Q(0),
      I5 => Q(2),
      O => \i_2_fu_104[6]_i_2_n_3\
    );
\i_2_fu_104[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => Q(5),
      I1 => \i_2_fu_104[8]_i_6_n_3\,
      I2 => Q(6),
      I3 => ap_loop_init_int,
      I4 => Q(7),
      O => \i_2_fu_104_reg[6]\(7)
    );
\i_2_fu_104[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I1 => icmp_ln79_fu_391_p2,
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_11001\,
      O => SR(0)
    );
\i_2_fu_104[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440404044444444"
    )
        port map (
      I0 => icmp_ln79_fu_391_p2,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I3 => out_spikes_TREADY_int_regslice,
      I4 => \ap_CS_fsm_reg[1]\(2),
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => E(0)
    );
\i_2_fu_104[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => Q(6),
      I1 => \i_2_fu_104[8]_i_6_n_3\,
      I2 => Q(5),
      I3 => Q(7),
      I4 => ap_loop_init,
      I5 => Q(8),
      O => \i_2_fu_104_reg[6]\(8)
    );
\i_2_fu_104[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I2 => Q(8),
      I3 => \i_2_fu_104[8]_i_8_n_3\,
      I4 => \i_2_fu_104[8]_i_9_n_3\,
      O => icmp_ln79_fu_391_p2
    );
\i_2_fu_104[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => \ap_CS_fsm_reg[1]\(2),
      I2 => out_spikes_TREADY_int_regslice,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => \^ap_block_pp0_stage0_11001\
    );
\i_2_fu_104[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => ap_loop_init,
      I4 => Q(1),
      I5 => Q(3),
      O => \i_2_fu_104[8]_i_6_n_3\
    );
\i_2_fu_104[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      O => ap_loop_init
    );
\i_2_fu_104[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(1),
      I3 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(2),
      O => \i_2_fu_104[8]_i_8_n_3\
    );
\i_2_fu_104[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      I2 => Q(5),
      I3 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(6),
      O => \i_2_fu_104[8]_i_9_n_3\
    );
\i_reg_493[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880808088888888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I3 => out_spikes_TREADY_int_regslice,
      I4 => \ap_CS_fsm_reg[1]\(2),
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg
    );
\ram_reg_0_31_0_6_i_10__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => Q(6),
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm_reg[1]\(2),
      I4 => \q1_reg[1]\(3),
      O => ADDRA(3)
    );
\ram_reg_0_31_0_6_i_11__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => Q(5),
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm_reg[1]\(2),
      I4 => \q1_reg[1]\(2),
      O => ADDRA(2)
    );
\ram_reg_0_31_0_6_i_12__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => Q(4),
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm_reg[1]\(2),
      I4 => \q1_reg[1]\(1),
      O => ADDRA(1)
    );
\ram_reg_0_31_0_6_i_13__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => Q(3),
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm_reg[1]\(2),
      I4 => \q1_reg[1]\(0),
      O => ADDRA(0)
    );
\ram_reg_0_31_0_6_i_9__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => Q(7),
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm_reg[1]\(2),
      I4 => \q1_reg[1]\(4),
      O => ADDRA(4)
    );
\v_V_1_addr_reg_521[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \^icmp_ln1031_reg_571_reg[0]\,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_1
    );
\v_V_1_addr_reg_521[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAFF"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => out_spikes_TREADY_int_regslice,
      I2 => \ap_CS_fsm_reg[1]\(2),
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I4 => icmp_ln79_fu_391_p2,
      O => \^icmp_ln1031_reg_571_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \has_spike_fu_616_reg[0]\ : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg_0 : out STD_LOGIC;
    i_1_fu_641 : out STD_LOGIC;
    i_1_fu_640 : out STD_LOGIC;
    ref_timer_V_7_address1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    add_ln70_fu_218_p2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    has_spike_fu_616 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_1_fu_64_reg[4]\ : in STD_LOGIC;
    \trunc_ln1035_reg_354_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \i_1_fu_64_reg[5]\ : in STD_LOGIC;
    \i_1_fu_64_reg[8]\ : in STD_LOGIC;
    \i_1_fu_64_reg[4]_0\ : in STD_LOGIC;
    \i_1_fu_64_reg[4]_1\ : in STD_LOGIC;
    \i_1_fu_64_reg[8]_0\ : in STD_LOGIC;
    \i_1_fu_64_reg[8]_1\ : in STD_LOGIC;
    \i_1_fu_64_reg[4]_2\ : in STD_LOGIC;
    \i_1_fu_64_reg[4]_3\ : in STD_LOGIC;
    \i_1_fu_64_reg[8]_2\ : in STD_LOGIC;
    \i_1_fu_64_reg[5]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_15 : entity is "spiking_binam_flow_control_loop_pipe_sequential_init";
end bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_15;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_15 is
  signal ap_NS_fsm18_out : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_3\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_3\ : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_ready : STD_LOGIC;
  signal \i_1_fu_64[4]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln1035_reg_354[2]_i_3_n_3\ : STD_LOGIC;
  signal \trunc_ln1035_reg_354[2]_i_4_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_2 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \i_1_fu_64[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \i_1_fu_64[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \i_1_fu_64[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \i_1_fu_64[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \i_1_fu_64[4]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_1_fu_64[5]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i_1_fu_64[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i_1_fu_64[7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \i_1_fu_64[8]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \i_1_fu_64[8]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \trunc_ln1035_reg_354[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \trunc_ln1035_reg_354[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \trunc_ln1035_reg_354[2]_i_2\ : label is "soft_lutpair46";
begin
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FFFF7F007F00"
    )
        port map (
      I0 => \ap_CS_fsm_reg[7]\(0),
      I1 => has_spike_fu_616,
      I2 => CO(0),
      I3 => Q(0),
      I4 => ap_NS_fsm18_out,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222E0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \trunc_ln1035_reg_354[2]_i_3_n_3\,
      I4 => Q(1),
      O => ap_NS_fsm18_out
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_ready,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_ready,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_3\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_3\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      I3 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_ready,
      O => \ap_loop_init_int_i_1__0_n_3\
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      I2 => \trunc_ln1035_reg_354[2]_i_3_n_3\,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_ready
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_3\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FFFF7F007F00"
    )
        port map (
      I0 => CO(0),
      I1 => has_spike_fu_616,
      I2 => \ap_CS_fsm_reg[7]\(0),
      I3 => Q(0),
      I4 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_ready,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      O => \has_spike_fu_616_reg[0]\
    );
\i_1_fu_64[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_1_fu_64_reg[4]\,
      O => add_ln70_fu_218_p2(0)
    );
\i_1_fu_64[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \i_1_fu_64_reg[4]_3\,
      I1 => ap_loop_init_int,
      I2 => \i_1_fu_64_reg[4]\,
      O => add_ln70_fu_218_p2(1)
    );
\i_1_fu_64[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \i_1_fu_64_reg[4]\,
      I1 => \i_1_fu_64_reg[4]_3\,
      I2 => ap_loop_init_int,
      I3 => \i_1_fu_64_reg[4]_2\,
      O => add_ln70_fu_218_p2(2)
    );
\i_1_fu_64[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \i_1_fu_64_reg[4]_3\,
      I1 => \i_1_fu_64_reg[4]\,
      I2 => \i_1_fu_64_reg[4]_2\,
      I3 => ap_loop_init_int,
      I4 => \i_1_fu_64_reg[4]_0\,
      O => add_ln70_fu_218_p2(3)
    );
\i_1_fu_64[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \i_1_fu_64_reg[4]_2\,
      I1 => \i_1_fu_64_reg[4]\,
      I2 => \i_1_fu_64_reg[4]_3\,
      I3 => \i_1_fu_64_reg[4]_0\,
      I4 => \i_1_fu_64[4]_i_2_n_3\,
      I5 => \i_1_fu_64_reg[4]_1\,
      O => add_ln70_fu_218_p2(4)
    );
\i_1_fu_64[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      O => \i_1_fu_64[4]_i_2_n_3\
    );
\i_1_fu_64[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \i_1_fu_64_reg[5]_0\,
      I1 => ap_loop_init_int,
      I2 => \i_1_fu_64_reg[5]\,
      O => add_ln70_fu_218_p2(5)
    );
\i_1_fu_64[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \i_1_fu_64_reg[8]_2\,
      I1 => ap_loop_init_int,
      I2 => \i_1_fu_64_reg[8]\,
      O => add_ln70_fu_218_p2(6)
    );
\i_1_fu_64[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \i_1_fu_64_reg[8]_2\,
      I1 => \i_1_fu_64_reg[8]\,
      I2 => ap_loop_init_int,
      I3 => \i_1_fu_64_reg[8]_0\,
      O => add_ln70_fu_218_p2(7)
    );
\i_1_fu_64[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \trunc_ln1035_reg_354[2]_i_3_n_3\,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      I2 => ap_loop_init_int,
      O => i_1_fu_640
    );
\i_1_fu_64[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DF0020"
    )
        port map (
      I0 => \i_1_fu_64_reg[8]_0\,
      I1 => \i_1_fu_64_reg[8]_2\,
      I2 => \i_1_fu_64_reg[8]\,
      I3 => ap_loop_init_int,
      I4 => \i_1_fu_64_reg[8]_1\,
      O => add_ln70_fu_218_p2(8)
    );
ram_reg_0_31_0_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_1_fu_64_reg[5]\,
      O => ref_timer_V_7_address1(2)
    );
ram_reg_0_31_0_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_1_fu_64_reg[8]\,
      O => ref_timer_V_7_address1(3)
    );
ram_reg_0_31_0_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_1_fu_64_reg[8]_0\,
      O => ref_timer_V_7_address1(4)
    );
ram_reg_0_31_0_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_1_fu_64_reg[4]_0\,
      O => ref_timer_V_7_address1(0)
    );
ram_reg_0_31_0_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_1_fu_64_reg[4]_1\,
      O => ref_timer_V_7_address1(1)
    );
\trunc_ln1035_reg_354[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F152A00"
    )
        port map (
      I0 => \trunc_ln1035_reg_354[2]_i_3_n_3\,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_1_fu_64_reg[4]\,
      I4 => \trunc_ln1035_reg_354_reg[0]\,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg_0
    );
\trunc_ln1035_reg_354[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      I1 => ap_loop_init_int,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg
    );
\trunc_ln1035_reg_354[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \trunc_ln1035_reg_354[2]_i_3_n_3\,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      I2 => ap_loop_init_int,
      O => i_1_fu_641
    );
\trunc_ln1035_reg_354[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \trunc_ln1035_reg_354[2]_i_4_n_3\,
      I1 => \i_1_fu_64_reg[5]\,
      I2 => \i_1_fu_64_reg[8]\,
      I3 => \i_1_fu_64_reg[4]_0\,
      I4 => \i_1_fu_64_reg[4]_1\,
      O => \trunc_ln1035_reg_354[2]_i_3_n_3\
    );
\trunc_ln1035_reg_354[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \i_1_fu_64_reg[4]\,
      I1 => \i_1_fu_64_reg[8]_0\,
      I2 => \i_1_fu_64_reg[8]_1\,
      I3 => \i_1_fu_64_reg[4]_2\,
      I4 => \i_1_fu_64_reg[4]_3\,
      O => \trunc_ln1035_reg_354[2]_i_4_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \bank_fu_576_reg[2]\ : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready : out STD_LOGIC;
    \bank_fu_576_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bank_fu_576_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    tmp_fu_2392_p34 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    tmp_3_fu_2532_p34 : out STD_LOGIC;
    tmp_5_fu_2672_p34 : out STD_LOGIC;
    tmp_8_fu_2812_p34 : out STD_LOGIC;
    tmp_9_fu_2882_p34 : out STD_LOGIC;
    tmp_7_fu_2742_p34 : out STD_LOGIC;
    tmp_4_fu_2602_p34 : out STD_LOGIC;
    tmp_1_fu_2462_p34 : out STD_LOGIC;
    add_ln54_fu_2370_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \threshold_V_2_reg_4036_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_NS_fsm114_out : in STD_LOGIC;
    \zext_ln54_reg_3072_reg[0]\ : in STD_LOGIC;
    \zext_ln54_reg_3072_reg[3]\ : in STD_LOGIC;
    \bank_fu_576_reg[4]_0\ : in STD_LOGIC;
    \zext_ln54_reg_3072_reg[1]\ : in STD_LOGIC;
    \zext_ln54_reg_3072_reg[4]\ : in STD_LOGIC;
    p_ZL14storage_matrix_64_load_reg_6522 : in STD_LOGIC;
    p_ZL14storage_matrix_72_load_reg_6527 : in STD_LOGIC;
    p_ZL14storage_matrix_80_load_reg_6532 : in STD_LOGIC;
    p_ZL14storage_matrix_88_load_reg_6537 : in STD_LOGIC;
    p_ZL14storage_matrix_96_load_reg_6542 : in STD_LOGIC;
    p_ZL14storage_matrix_104_load_reg_6547 : in STD_LOGIC;
    p_ZL14storage_matrix_112_load_reg_6552 : in STD_LOGIC;
    p_ZL14storage_matrix_120_load_reg_6557 : in STD_LOGIC;
    p_ZL14storage_matrix_0_load_reg_6482 : in STD_LOGIC;
    p_ZL14storage_matrix_8_load_reg_6487 : in STD_LOGIC;
    p_ZL14storage_matrix_16_load_reg_6492 : in STD_LOGIC;
    p_ZL14storage_matrix_24_load_reg_6497 : in STD_LOGIC;
    p_ZL14storage_matrix_32_load_reg_6502 : in STD_LOGIC;
    p_ZL14storage_matrix_40_load_reg_6507 : in STD_LOGIC;
    p_ZL14storage_matrix_48_load_reg_6512 : in STD_LOGIC;
    p_ZL14storage_matrix_56_load_reg_6517 : in STD_LOGIC;
    p_ZL14storage_matrix_192_load_reg_6602 : in STD_LOGIC;
    p_ZL14storage_matrix_200_load_reg_6607 : in STD_LOGIC;
    p_ZL14storage_matrix_208_load_reg_6612 : in STD_LOGIC;
    p_ZL14storage_matrix_216_load_reg_6617 : in STD_LOGIC;
    p_ZL14storage_matrix_224_load_reg_6622 : in STD_LOGIC;
    p_ZL14storage_matrix_232_load_reg_6627 : in STD_LOGIC;
    p_ZL14storage_matrix_240_load_reg_6632 : in STD_LOGIC;
    p_ZL14storage_matrix_248_load_reg_6637 : in STD_LOGIC;
    p_ZL14storage_matrix_128_load_reg_6562 : in STD_LOGIC;
    p_ZL14storage_matrix_136_load_reg_6567 : in STD_LOGIC;
    p_ZL14storage_matrix_144_load_reg_6572 : in STD_LOGIC;
    p_ZL14storage_matrix_152_load_reg_6577 : in STD_LOGIC;
    p_ZL14storage_matrix_160_load_reg_6582 : in STD_LOGIC;
    p_ZL14storage_matrix_168_load_reg_6587 : in STD_LOGIC;
    p_ZL14storage_matrix_176_load_reg_6592 : in STD_LOGIC;
    p_ZL14storage_matrix_184_load_reg_6597 : in STD_LOGIC;
    p_ZL14storage_matrix_66_load_reg_6842 : in STD_LOGIC;
    p_ZL14storage_matrix_74_load_reg_6847 : in STD_LOGIC;
    p_ZL14storage_matrix_82_load_reg_6852 : in STD_LOGIC;
    p_ZL14storage_matrix_90_load_reg_6857 : in STD_LOGIC;
    p_ZL14storage_matrix_98_load_reg_6862 : in STD_LOGIC;
    p_ZL14storage_matrix_106_load_reg_6867 : in STD_LOGIC;
    p_ZL14storage_matrix_114_load_reg_6872 : in STD_LOGIC;
    p_ZL14storage_matrix_122_load_reg_6877 : in STD_LOGIC;
    p_ZL14storage_matrix_2_load_reg_6802 : in STD_LOGIC;
    p_ZL14storage_matrix_10_load_reg_6807 : in STD_LOGIC;
    p_ZL14storage_matrix_18_load_reg_6812 : in STD_LOGIC;
    p_ZL14storage_matrix_26_load_reg_6817 : in STD_LOGIC;
    p_ZL14storage_matrix_34_load_reg_6822 : in STD_LOGIC;
    p_ZL14storage_matrix_42_load_reg_6827 : in STD_LOGIC;
    p_ZL14storage_matrix_50_load_reg_6832 : in STD_LOGIC;
    p_ZL14storage_matrix_58_load_reg_6837 : in STD_LOGIC;
    p_ZL14storage_matrix_194_load_reg_6922 : in STD_LOGIC;
    p_ZL14storage_matrix_202_load_reg_6927 : in STD_LOGIC;
    p_ZL14storage_matrix_210_load_reg_6932 : in STD_LOGIC;
    p_ZL14storage_matrix_218_load_reg_6937 : in STD_LOGIC;
    p_ZL14storage_matrix_226_load_reg_6942 : in STD_LOGIC;
    p_ZL14storage_matrix_234_load_reg_6947 : in STD_LOGIC;
    p_ZL14storage_matrix_242_load_reg_6952 : in STD_LOGIC;
    p_ZL14storage_matrix_250_load_reg_6957 : in STD_LOGIC;
    p_ZL14storage_matrix_130_load_reg_6882 : in STD_LOGIC;
    p_ZL14storage_matrix_138_load_reg_6887 : in STD_LOGIC;
    p_ZL14storage_matrix_146_load_reg_6892 : in STD_LOGIC;
    p_ZL14storage_matrix_154_load_reg_6897 : in STD_LOGIC;
    p_ZL14storage_matrix_162_load_reg_6902 : in STD_LOGIC;
    p_ZL14storage_matrix_170_load_reg_6907 : in STD_LOGIC;
    p_ZL14storage_matrix_178_load_reg_6912 : in STD_LOGIC;
    p_ZL14storage_matrix_186_load_reg_6917 : in STD_LOGIC;
    p_ZL14storage_matrix_68_load_reg_7162 : in STD_LOGIC;
    p_ZL14storage_matrix_76_load_reg_7167 : in STD_LOGIC;
    p_ZL14storage_matrix_84_load_reg_7172 : in STD_LOGIC;
    p_ZL14storage_matrix_92_load_reg_7177 : in STD_LOGIC;
    p_ZL14storage_matrix_100_load_reg_7182 : in STD_LOGIC;
    p_ZL14storage_matrix_108_load_reg_7187 : in STD_LOGIC;
    p_ZL14storage_matrix_116_load_reg_7192 : in STD_LOGIC;
    p_ZL14storage_matrix_124_load_reg_7197 : in STD_LOGIC;
    p_ZL14storage_matrix_4_load_reg_7122 : in STD_LOGIC;
    p_ZL14storage_matrix_12_load_reg_7127 : in STD_LOGIC;
    p_ZL14storage_matrix_20_load_reg_7132 : in STD_LOGIC;
    p_ZL14storage_matrix_28_load_reg_7137 : in STD_LOGIC;
    p_ZL14storage_matrix_36_load_reg_7142 : in STD_LOGIC;
    p_ZL14storage_matrix_44_load_reg_7147 : in STD_LOGIC;
    p_ZL14storage_matrix_52_load_reg_7152 : in STD_LOGIC;
    p_ZL14storage_matrix_60_load_reg_7157 : in STD_LOGIC;
    p_ZL14storage_matrix_196_load_reg_7242 : in STD_LOGIC;
    p_ZL14storage_matrix_204_load_reg_7247 : in STD_LOGIC;
    p_ZL14storage_matrix_212_load_reg_7252 : in STD_LOGIC;
    p_ZL14storage_matrix_220_load_reg_7257 : in STD_LOGIC;
    p_ZL14storage_matrix_228_load_reg_7262 : in STD_LOGIC;
    p_ZL14storage_matrix_236_load_reg_7267 : in STD_LOGIC;
    p_ZL14storage_matrix_244_load_reg_7272 : in STD_LOGIC;
    p_ZL14storage_matrix_252_load_reg_7277 : in STD_LOGIC;
    p_ZL14storage_matrix_132_load_reg_7202 : in STD_LOGIC;
    p_ZL14storage_matrix_140_load_reg_7207 : in STD_LOGIC;
    p_ZL14storage_matrix_148_load_reg_7212 : in STD_LOGIC;
    p_ZL14storage_matrix_156_load_reg_7217 : in STD_LOGIC;
    p_ZL14storage_matrix_164_load_reg_7222 : in STD_LOGIC;
    p_ZL14storage_matrix_172_load_reg_7227 : in STD_LOGIC;
    p_ZL14storage_matrix_180_load_reg_7232 : in STD_LOGIC;
    p_ZL14storage_matrix_188_load_reg_7237 : in STD_LOGIC;
    p_ZL14storage_matrix_70_load_reg_7482 : in STD_LOGIC;
    p_ZL14storage_matrix_78_load_reg_7487 : in STD_LOGIC;
    p_ZL14storage_matrix_86_load_reg_7492 : in STD_LOGIC;
    p_ZL14storage_matrix_94_load_reg_7497 : in STD_LOGIC;
    p_ZL14storage_matrix_102_load_reg_7502 : in STD_LOGIC;
    p_ZL14storage_matrix_110_load_reg_7507 : in STD_LOGIC;
    p_ZL14storage_matrix_118_load_reg_7512 : in STD_LOGIC;
    p_ZL14storage_matrix_126_load_reg_7517 : in STD_LOGIC;
    p_ZL14storage_matrix_6_load_reg_7442 : in STD_LOGIC;
    p_ZL14storage_matrix_14_load_reg_7447 : in STD_LOGIC;
    p_ZL14storage_matrix_22_load_reg_7452 : in STD_LOGIC;
    p_ZL14storage_matrix_30_load_reg_7457 : in STD_LOGIC;
    p_ZL14storage_matrix_38_load_reg_7462 : in STD_LOGIC;
    p_ZL14storage_matrix_46_load_reg_7467 : in STD_LOGIC;
    p_ZL14storage_matrix_54_load_reg_7472 : in STD_LOGIC;
    p_ZL14storage_matrix_62_load_reg_7477 : in STD_LOGIC;
    p_ZL14storage_matrix_198_load_reg_7562 : in STD_LOGIC;
    p_ZL14storage_matrix_206_load_reg_7567 : in STD_LOGIC;
    p_ZL14storage_matrix_214_load_reg_7572 : in STD_LOGIC;
    p_ZL14storage_matrix_222_load_reg_7577 : in STD_LOGIC;
    p_ZL14storage_matrix_230_load_reg_7582 : in STD_LOGIC;
    p_ZL14storage_matrix_238_load_reg_7587 : in STD_LOGIC;
    p_ZL14storage_matrix_246_load_reg_7592 : in STD_LOGIC;
    p_ZL14storage_matrix_254_load_reg_7597 : in STD_LOGIC;
    p_ZL14storage_matrix_134_load_reg_7522 : in STD_LOGIC;
    p_ZL14storage_matrix_142_load_reg_7527 : in STD_LOGIC;
    p_ZL14storage_matrix_150_load_reg_7532 : in STD_LOGIC;
    p_ZL14storage_matrix_158_load_reg_7537 : in STD_LOGIC;
    p_ZL14storage_matrix_166_load_reg_7542 : in STD_LOGIC;
    p_ZL14storage_matrix_174_load_reg_7547 : in STD_LOGIC;
    p_ZL14storage_matrix_182_load_reg_7552 : in STD_LOGIC;
    p_ZL14storage_matrix_190_load_reg_7557 : in STD_LOGIC;
    p_ZL14storage_matrix_71_load_reg_7642 : in STD_LOGIC;
    p_ZL14storage_matrix_79_load_reg_7647 : in STD_LOGIC;
    p_ZL14storage_matrix_87_load_reg_7652 : in STD_LOGIC;
    p_ZL14storage_matrix_95_load_reg_7657 : in STD_LOGIC;
    p_ZL14storage_matrix_103_load_reg_7662 : in STD_LOGIC;
    p_ZL14storage_matrix_111_load_reg_7667 : in STD_LOGIC;
    p_ZL14storage_matrix_119_load_reg_7672 : in STD_LOGIC;
    p_ZL14storage_matrix_127_load_reg_7677 : in STD_LOGIC;
    p_ZL14storage_matrix_7_load_reg_7602 : in STD_LOGIC;
    p_ZL14storage_matrix_15_load_reg_7607 : in STD_LOGIC;
    p_ZL14storage_matrix_23_load_reg_7612 : in STD_LOGIC;
    p_ZL14storage_matrix_31_load_reg_7617 : in STD_LOGIC;
    p_ZL14storage_matrix_39_load_reg_7622 : in STD_LOGIC;
    p_ZL14storage_matrix_47_load_reg_7627 : in STD_LOGIC;
    p_ZL14storage_matrix_55_load_reg_7632 : in STD_LOGIC;
    p_ZL14storage_matrix_63_load_reg_7637 : in STD_LOGIC;
    p_ZL14storage_matrix_199_load_reg_7722 : in STD_LOGIC;
    p_ZL14storage_matrix_207_load_reg_7727 : in STD_LOGIC;
    p_ZL14storage_matrix_215_load_reg_7732 : in STD_LOGIC;
    p_ZL14storage_matrix_223_load_reg_7737 : in STD_LOGIC;
    p_ZL14storage_matrix_231_load_reg_7742 : in STD_LOGIC;
    p_ZL14storage_matrix_239_load_reg_7747 : in STD_LOGIC;
    p_ZL14storage_matrix_247_load_reg_7752 : in STD_LOGIC;
    p_ZL14storage_matrix_255_load_reg_7757 : in STD_LOGIC;
    p_ZL14storage_matrix_135_load_reg_7682 : in STD_LOGIC;
    p_ZL14storage_matrix_143_load_reg_7687 : in STD_LOGIC;
    p_ZL14storage_matrix_151_load_reg_7692 : in STD_LOGIC;
    p_ZL14storage_matrix_159_load_reg_7697 : in STD_LOGIC;
    p_ZL14storage_matrix_167_load_reg_7702 : in STD_LOGIC;
    p_ZL14storage_matrix_175_load_reg_7707 : in STD_LOGIC;
    p_ZL14storage_matrix_183_load_reg_7712 : in STD_LOGIC;
    p_ZL14storage_matrix_191_load_reg_7717 : in STD_LOGIC;
    p_ZL14storage_matrix_69_load_reg_7322 : in STD_LOGIC;
    p_ZL14storage_matrix_77_load_reg_7327 : in STD_LOGIC;
    p_ZL14storage_matrix_85_load_reg_7332 : in STD_LOGIC;
    p_ZL14storage_matrix_93_load_reg_7337 : in STD_LOGIC;
    p_ZL14storage_matrix_101_load_reg_7342 : in STD_LOGIC;
    p_ZL14storage_matrix_109_load_reg_7347 : in STD_LOGIC;
    p_ZL14storage_matrix_117_load_reg_7352 : in STD_LOGIC;
    p_ZL14storage_matrix_125_load_reg_7357 : in STD_LOGIC;
    p_ZL14storage_matrix_5_load_reg_7282 : in STD_LOGIC;
    p_ZL14storage_matrix_13_load_reg_7287 : in STD_LOGIC;
    p_ZL14storage_matrix_21_load_reg_7292 : in STD_LOGIC;
    p_ZL14storage_matrix_29_load_reg_7297 : in STD_LOGIC;
    p_ZL14storage_matrix_37_load_reg_7302 : in STD_LOGIC;
    p_ZL14storage_matrix_45_load_reg_7307 : in STD_LOGIC;
    p_ZL14storage_matrix_53_load_reg_7312 : in STD_LOGIC;
    p_ZL14storage_matrix_61_load_reg_7317 : in STD_LOGIC;
    p_ZL14storage_matrix_197_load_reg_7402 : in STD_LOGIC;
    p_ZL14storage_matrix_205_load_reg_7407 : in STD_LOGIC;
    p_ZL14storage_matrix_213_load_reg_7412 : in STD_LOGIC;
    p_ZL14storage_matrix_221_load_reg_7417 : in STD_LOGIC;
    p_ZL14storage_matrix_229_load_reg_7422 : in STD_LOGIC;
    p_ZL14storage_matrix_237_load_reg_7427 : in STD_LOGIC;
    p_ZL14storage_matrix_245_load_reg_7432 : in STD_LOGIC;
    p_ZL14storage_matrix_253_load_reg_7437 : in STD_LOGIC;
    p_ZL14storage_matrix_133_load_reg_7362 : in STD_LOGIC;
    p_ZL14storage_matrix_141_load_reg_7367 : in STD_LOGIC;
    p_ZL14storage_matrix_149_load_reg_7372 : in STD_LOGIC;
    p_ZL14storage_matrix_157_load_reg_7377 : in STD_LOGIC;
    p_ZL14storage_matrix_165_load_reg_7382 : in STD_LOGIC;
    p_ZL14storage_matrix_173_load_reg_7387 : in STD_LOGIC;
    p_ZL14storage_matrix_181_load_reg_7392 : in STD_LOGIC;
    p_ZL14storage_matrix_189_load_reg_7397 : in STD_LOGIC;
    p_ZL14storage_matrix_67_load_reg_7002 : in STD_LOGIC;
    p_ZL14storage_matrix_75_load_reg_7007 : in STD_LOGIC;
    p_ZL14storage_matrix_83_load_reg_7012 : in STD_LOGIC;
    p_ZL14storage_matrix_91_load_reg_7017 : in STD_LOGIC;
    p_ZL14storage_matrix_99_load_reg_7022 : in STD_LOGIC;
    p_ZL14storage_matrix_107_load_reg_7027 : in STD_LOGIC;
    p_ZL14storage_matrix_115_load_reg_7032 : in STD_LOGIC;
    p_ZL14storage_matrix_123_load_reg_7037 : in STD_LOGIC;
    p_ZL14storage_matrix_3_load_reg_6962 : in STD_LOGIC;
    p_ZL14storage_matrix_11_load_reg_6967 : in STD_LOGIC;
    p_ZL14storage_matrix_19_load_reg_6972 : in STD_LOGIC;
    p_ZL14storage_matrix_27_load_reg_6977 : in STD_LOGIC;
    p_ZL14storage_matrix_35_load_reg_6982 : in STD_LOGIC;
    p_ZL14storage_matrix_43_load_reg_6987 : in STD_LOGIC;
    p_ZL14storage_matrix_51_load_reg_6992 : in STD_LOGIC;
    p_ZL14storage_matrix_59_load_reg_6997 : in STD_LOGIC;
    p_ZL14storage_matrix_195_load_reg_7082 : in STD_LOGIC;
    p_ZL14storage_matrix_203_load_reg_7087 : in STD_LOGIC;
    p_ZL14storage_matrix_211_load_reg_7092 : in STD_LOGIC;
    p_ZL14storage_matrix_219_load_reg_7097 : in STD_LOGIC;
    p_ZL14storage_matrix_227_load_reg_7102 : in STD_LOGIC;
    p_ZL14storage_matrix_235_load_reg_7107 : in STD_LOGIC;
    p_ZL14storage_matrix_243_load_reg_7112 : in STD_LOGIC;
    p_ZL14storage_matrix_251_load_reg_7117 : in STD_LOGIC;
    p_ZL14storage_matrix_131_load_reg_7042 : in STD_LOGIC;
    p_ZL14storage_matrix_139_load_reg_7047 : in STD_LOGIC;
    p_ZL14storage_matrix_147_load_reg_7052 : in STD_LOGIC;
    p_ZL14storage_matrix_155_load_reg_7057 : in STD_LOGIC;
    p_ZL14storage_matrix_163_load_reg_7062 : in STD_LOGIC;
    p_ZL14storage_matrix_171_load_reg_7067 : in STD_LOGIC;
    p_ZL14storage_matrix_179_load_reg_7072 : in STD_LOGIC;
    p_ZL14storage_matrix_187_load_reg_7077 : in STD_LOGIC;
    p_ZL14storage_matrix_65_load_reg_6682 : in STD_LOGIC;
    p_ZL14storage_matrix_73_load_reg_6687 : in STD_LOGIC;
    p_ZL14storage_matrix_81_load_reg_6692 : in STD_LOGIC;
    p_ZL14storage_matrix_89_load_reg_6697 : in STD_LOGIC;
    p_ZL14storage_matrix_97_load_reg_6702 : in STD_LOGIC;
    p_ZL14storage_matrix_105_load_reg_6707 : in STD_LOGIC;
    p_ZL14storage_matrix_113_load_reg_6712 : in STD_LOGIC;
    p_ZL14storage_matrix_121_load_reg_6717 : in STD_LOGIC;
    p_ZL14storage_matrix_1_load_reg_6642 : in STD_LOGIC;
    p_ZL14storage_matrix_9_load_reg_6647 : in STD_LOGIC;
    p_ZL14storage_matrix_17_load_reg_6652 : in STD_LOGIC;
    p_ZL14storage_matrix_25_load_reg_6657 : in STD_LOGIC;
    p_ZL14storage_matrix_33_load_reg_6662 : in STD_LOGIC;
    p_ZL14storage_matrix_41_load_reg_6667 : in STD_LOGIC;
    p_ZL14storage_matrix_49_load_reg_6672 : in STD_LOGIC;
    p_ZL14storage_matrix_57_load_reg_6677 : in STD_LOGIC;
    p_ZL14storage_matrix_193_load_reg_6762 : in STD_LOGIC;
    p_ZL14storage_matrix_201_load_reg_6767 : in STD_LOGIC;
    p_ZL14storage_matrix_209_load_reg_6772 : in STD_LOGIC;
    p_ZL14storage_matrix_217_load_reg_6777 : in STD_LOGIC;
    p_ZL14storage_matrix_225_load_reg_6782 : in STD_LOGIC;
    p_ZL14storage_matrix_233_load_reg_6787 : in STD_LOGIC;
    p_ZL14storage_matrix_241_load_reg_6792 : in STD_LOGIC;
    p_ZL14storage_matrix_249_load_reg_6797 : in STD_LOGIC;
    p_ZL14storage_matrix_129_load_reg_6722 : in STD_LOGIC;
    p_ZL14storage_matrix_137_load_reg_6727 : in STD_LOGIC;
    p_ZL14storage_matrix_145_load_reg_6732 : in STD_LOGIC;
    p_ZL14storage_matrix_153_load_reg_6737 : in STD_LOGIC;
    p_ZL14storage_matrix_161_load_reg_6742 : in STD_LOGIC;
    p_ZL14storage_matrix_169_load_reg_6747 : in STD_LOGIC;
    p_ZL14storage_matrix_177_load_reg_6752 : in STD_LOGIC;
    p_ZL14storage_matrix_185_load_reg_6757 : in STD_LOGIC;
    \bank_fu_576_reg[5]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_16 : entity is "spiking_binam_flow_control_loop_pipe_sequential_init";
end bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_16;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_16 is
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_3\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_3\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_1\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_2\ : STD_LOGIC;
  signal \bank_fu_576[5]_i_3_n_3\ : STD_LOGIC;
  signal \bank_fu_576[5]_i_4_n_3\ : STD_LOGIC;
  signal \bank_fu_576[5]_i_5_n_3\ : STD_LOGIC;
  signal \^bank_fu_576_reg[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tmp_1_reg_3093[0]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_3093[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_3093[0]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_3093[0]_i_13_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_3093[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_3093[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_3093[0]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_3093[0]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_3093_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_3093_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_3093_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_3093_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_3102[0]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_3102[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_3102[0]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_3102[0]_i_13_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_3102[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_3102[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_3102[0]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_3102[0]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_3102_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_3102_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_3102_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_3102_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_4_reg_3111[0]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_4_reg_3111[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_4_reg_3111[0]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_4_reg_3111[0]_i_13_n_3\ : STD_LOGIC;
  signal \tmp_4_reg_3111[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_4_reg_3111[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_4_reg_3111[0]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_4_reg_3111[0]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_4_reg_3111_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_4_reg_3111_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_4_reg_3111_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_4_reg_3111_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_3120[0]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_3120[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_3120[0]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_3120[0]_i_13_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_3120[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_3120[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_3120[0]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_3120[0]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_3120_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_3120_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_3120_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_3120_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_3129[0]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_3129[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_3129[0]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_3129[0]_i_13_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_3129[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_3129[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_3129[0]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_3129[0]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_3129_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_3129_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_3129_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_3129_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_8_reg_3138[0]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_8_reg_3138[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_8_reg_3138[0]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_8_reg_3138[0]_i_13_n_3\ : STD_LOGIC;
  signal \tmp_8_reg_3138[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_8_reg_3138[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_8_reg_3138[0]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_8_reg_3138[0]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_8_reg_3138_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_8_reg_3138_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_8_reg_3138_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_8_reg_3138_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_3147[0]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_3147[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_3147[0]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_3147[0]_i_13_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_3147[0]_i_14_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_3147[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_3147[0]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_3147[0]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_3147_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_3147_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_3147_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_3147_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_reg_3084[0]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_reg_3084[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_reg_3084[0]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_reg_3084[0]_i_13_n_3\ : STD_LOGIC;
  signal \tmp_reg_3084[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_reg_3084[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_reg_3084[0]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_reg_3084[0]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_reg_3084_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg_3084_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_reg_3084_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_reg_3084_reg[0]_i_5_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bank_fu_576[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \bank_fu_576[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \bank_fu_576[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \bank_fu_576[4]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bank_fu_576[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bank_fu_576[5]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \bank_fu_576[5]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \zext_ln54_reg_3072[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \zext_ln54_reg_3072[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \zext_ln54_reg_3072[4]_i_1\ : label is "soft_lutpair33";
begin
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  ap_loop_init_int_reg_1 <= \^ap_loop_init_int_reg_1\;
  ap_loop_init_int_reg_2 <= \^ap_loop_init_int_reg_2\;
  \bank_fu_576_reg[4]\(4 downto 0) <= \^bank_fu_576_reg[4]\(4 downto 0);
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8A88"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I3 => ap_done_cache,
      I4 => \threshold_V_2_reg_4036_reg[0]\,
      O => \^ap_cs_fsm_reg[5]\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F8"
    )
        port map (
      I0 => ap_NS_fsm114_out,
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^ap_cs_fsm_reg[5]\,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0000"
    )
        port map (
      I0 => \threshold_V_2_reg_4036_reg[0]\,
      I1 => ap_done_cache,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => Q(2),
      O => D(1)
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_3\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_3\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I1 => \bank_fu_576[5]_i_3_n_3\,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__1_n_3\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_3\,
      Q => ap_loop_init_int,
      R => '0'
    );
\bank_fu_576[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I2 => \zext_ln54_reg_3072_reg[0]\,
      O => \^ap_loop_init_int_reg_0\
    );
\bank_fu_576[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \zext_ln54_reg_3072_reg[1]\,
      I1 => ap_loop_init_int,
      I2 => \^ap_loop_init_int_reg_0\,
      O => add_ln54_fu_2370_p2(0)
    );
\bank_fu_576[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \bank_fu_576_reg[4]_0\,
      I1 => \zext_ln54_reg_3072_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \zext_ln54_reg_3072_reg[1]\,
      O => \bank_fu_576_reg[2]\
    );
\bank_fu_576[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \zext_ln54_reg_3072_reg[3]\,
      I1 => \bank_fu_576_reg[4]_0\,
      I2 => \zext_ln54_reg_3072_reg[1]\,
      I3 => ap_loop_init_int,
      I4 => \zext_ln54_reg_3072_reg[0]\,
      O => add_ln54_fu_2370_p2(1)
    );
\bank_fu_576[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA6AA"
    )
        port map (
      I0 => \^bank_fu_576_reg[4]\(4),
      I1 => \zext_ln54_reg_3072_reg[0]\,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => \bank_fu_576_reg[4]_0\,
      I4 => \^ap_loop_init_int_reg_1\,
      O => add_ln54_fu_2370_p2(2)
    );
\bank_fu_576[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I2 => \zext_ln54_reg_3072_reg[1]\,
      O => \^ap_loop_init_int_reg_2\
    );
\bank_fu_576[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I2 => \zext_ln54_reg_3072_reg[3]\,
      O => \^ap_loop_init_int_reg_1\
    );
\bank_fu_576[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I1 => \bank_fu_576[5]_i_3_n_3\,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg
    );
\bank_fu_576[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D222"
    )
        port map (
      I0 => \bank_fu_576_reg[5]\,
      I1 => ap_loop_init_int,
      I2 => \bank_fu_576[5]_i_4_n_3\,
      I3 => \zext_ln54_reg_3072_reg[4]\,
      O => add_ln54_fu_2370_p2(3)
    );
\bank_fu_576[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^bank_fu_576_reg[4]\(2),
      I1 => \^ap_loop_init_int_reg_1\,
      I2 => \zext_ln54_reg_3072_reg[1]\,
      I3 => \zext_ln54_reg_3072_reg[0]\,
      I4 => \zext_ln54_reg_3072_reg[4]\,
      I5 => \bank_fu_576[5]_i_5_n_3\,
      O => \bank_fu_576[5]_i_3_n_3\
    );
\bank_fu_576[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \zext_ln54_reg_3072_reg[3]\,
      I1 => \bank_fu_576_reg[4]_0\,
      I2 => \zext_ln54_reg_3072_reg[1]\,
      I3 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \zext_ln54_reg_3072_reg[0]\,
      O => \bank_fu_576[5]_i_4_n_3\
    );
\bank_fu_576[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I2 => \bank_fu_576_reg[5]\,
      O => \bank_fu_576[5]_i_5_n_3\
    );
grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => \bank_fu_576[5]_i_3_n_3\,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      O => \ap_CS_fsm_reg[4]\
    );
\threshold_V_2_reg_4036[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABABABAAABAAA"
    )
        port map (
      I0 => ap_NS_fsm114_out,
      I1 => \threshold_V_2_reg_4036_reg[0]\,
      I2 => Q(2),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I5 => ap_done_cache,
      O => E(0)
    );
\tmp_1_reg_3093[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_reg_3093_reg[0]_i_2_n_3\,
      I1 => \tmp_1_reg_3093_reg[0]_i_3_n_3\,
      I2 => \^bank_fu_576_reg[4]\(4),
      I3 => \tmp_1_reg_3093_reg[0]_i_4_n_3\,
      I4 => \^ap_loop_init_int_reg_1\,
      I5 => \tmp_1_reg_3093_reg[0]_i_5_n_3\,
      O => tmp_1_fu_2462_p34
    );
\tmp_1_reg_3093[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_1_load_reg_6642,
      I1 => p_ZL14storage_matrix_9_load_reg_6647,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_17_load_reg_6652,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_25_load_reg_6657,
      O => \tmp_1_reg_3093[0]_i_10_n_3\
    );
\tmp_1_reg_3093[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_33_load_reg_6662,
      I1 => p_ZL14storage_matrix_41_load_reg_6667,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_49_load_reg_6672,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_57_load_reg_6677,
      O => \tmp_1_reg_3093[0]_i_11_n_3\
    );
\tmp_1_reg_3093[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_65_load_reg_6682,
      I1 => p_ZL14storage_matrix_73_load_reg_6687,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_81_load_reg_6692,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_89_load_reg_6697,
      O => \tmp_1_reg_3093[0]_i_12_n_3\
    );
\tmp_1_reg_3093[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_97_load_reg_6702,
      I1 => p_ZL14storage_matrix_105_load_reg_6707,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_113_load_reg_6712,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_121_load_reg_6717,
      O => \tmp_1_reg_3093[0]_i_13_n_3\
    );
\tmp_1_reg_3093[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_129_load_reg_6722,
      I1 => p_ZL14storage_matrix_137_load_reg_6727,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_145_load_reg_6732,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_153_load_reg_6737,
      O => \tmp_1_reg_3093[0]_i_6_n_3\
    );
\tmp_1_reg_3093[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_161_load_reg_6742,
      I1 => p_ZL14storage_matrix_169_load_reg_6747,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_177_load_reg_6752,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_185_load_reg_6757,
      O => \tmp_1_reg_3093[0]_i_7_n_3\
    );
\tmp_1_reg_3093[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_193_load_reg_6762,
      I1 => p_ZL14storage_matrix_201_load_reg_6767,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_209_load_reg_6772,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_217_load_reg_6777,
      O => \tmp_1_reg_3093[0]_i_8_n_3\
    );
\tmp_1_reg_3093[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_225_load_reg_6782,
      I1 => p_ZL14storage_matrix_233_load_reg_6787,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_241_load_reg_6792,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_249_load_reg_6797,
      O => \tmp_1_reg_3093[0]_i_9_n_3\
    );
\tmp_1_reg_3093_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_1_reg_3093[0]_i_6_n_3\,
      I1 => \tmp_1_reg_3093[0]_i_7_n_3\,
      O => \tmp_1_reg_3093_reg[0]_i_2_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_1_reg_3093_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_1_reg_3093[0]_i_8_n_3\,
      I1 => \tmp_1_reg_3093[0]_i_9_n_3\,
      O => \tmp_1_reg_3093_reg[0]_i_3_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_1_reg_3093_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_1_reg_3093[0]_i_10_n_3\,
      I1 => \tmp_1_reg_3093[0]_i_11_n_3\,
      O => \tmp_1_reg_3093_reg[0]_i_4_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_1_reg_3093_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_1_reg_3093[0]_i_12_n_3\,
      I1 => \tmp_1_reg_3093[0]_i_13_n_3\,
      O => \tmp_1_reg_3093_reg[0]_i_5_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_3_reg_3102[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_3_reg_3102_reg[0]_i_2_n_3\,
      I1 => \tmp_3_reg_3102_reg[0]_i_3_n_3\,
      I2 => \^bank_fu_576_reg[4]\(4),
      I3 => \tmp_3_reg_3102_reg[0]_i_4_n_3\,
      I4 => \^ap_loop_init_int_reg_1\,
      I5 => \tmp_3_reg_3102_reg[0]_i_5_n_3\,
      O => tmp_3_fu_2532_p34
    );
\tmp_3_reg_3102[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_2_load_reg_6802,
      I1 => p_ZL14storage_matrix_10_load_reg_6807,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_18_load_reg_6812,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_26_load_reg_6817,
      O => \tmp_3_reg_3102[0]_i_10_n_3\
    );
\tmp_3_reg_3102[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_34_load_reg_6822,
      I1 => p_ZL14storage_matrix_42_load_reg_6827,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_50_load_reg_6832,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_58_load_reg_6837,
      O => \tmp_3_reg_3102[0]_i_11_n_3\
    );
\tmp_3_reg_3102[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_66_load_reg_6842,
      I1 => p_ZL14storage_matrix_74_load_reg_6847,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_82_load_reg_6852,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_90_load_reg_6857,
      O => \tmp_3_reg_3102[0]_i_12_n_3\
    );
\tmp_3_reg_3102[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_98_load_reg_6862,
      I1 => p_ZL14storage_matrix_106_load_reg_6867,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_114_load_reg_6872,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_122_load_reg_6877,
      O => \tmp_3_reg_3102[0]_i_13_n_3\
    );
\tmp_3_reg_3102[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_130_load_reg_6882,
      I1 => p_ZL14storage_matrix_138_load_reg_6887,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_146_load_reg_6892,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_154_load_reg_6897,
      O => \tmp_3_reg_3102[0]_i_6_n_3\
    );
\tmp_3_reg_3102[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_162_load_reg_6902,
      I1 => p_ZL14storage_matrix_170_load_reg_6907,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_178_load_reg_6912,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_186_load_reg_6917,
      O => \tmp_3_reg_3102[0]_i_7_n_3\
    );
\tmp_3_reg_3102[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_194_load_reg_6922,
      I1 => p_ZL14storage_matrix_202_load_reg_6927,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_210_load_reg_6932,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_218_load_reg_6937,
      O => \tmp_3_reg_3102[0]_i_8_n_3\
    );
\tmp_3_reg_3102[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_226_load_reg_6942,
      I1 => p_ZL14storage_matrix_234_load_reg_6947,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_242_load_reg_6952,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_250_load_reg_6957,
      O => \tmp_3_reg_3102[0]_i_9_n_3\
    );
\tmp_3_reg_3102_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_3_reg_3102[0]_i_6_n_3\,
      I1 => \tmp_3_reg_3102[0]_i_7_n_3\,
      O => \tmp_3_reg_3102_reg[0]_i_2_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_3_reg_3102_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_3_reg_3102[0]_i_8_n_3\,
      I1 => \tmp_3_reg_3102[0]_i_9_n_3\,
      O => \tmp_3_reg_3102_reg[0]_i_3_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_3_reg_3102_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_3_reg_3102[0]_i_10_n_3\,
      I1 => \tmp_3_reg_3102[0]_i_11_n_3\,
      O => \tmp_3_reg_3102_reg[0]_i_4_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_3_reg_3102_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_3_reg_3102[0]_i_12_n_3\,
      I1 => \tmp_3_reg_3102[0]_i_13_n_3\,
      O => \tmp_3_reg_3102_reg[0]_i_5_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_4_reg_3111[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_4_reg_3111_reg[0]_i_2_n_3\,
      I1 => \tmp_4_reg_3111_reg[0]_i_3_n_3\,
      I2 => \^bank_fu_576_reg[4]\(4),
      I3 => \tmp_4_reg_3111_reg[0]_i_4_n_3\,
      I4 => \^ap_loop_init_int_reg_1\,
      I5 => \tmp_4_reg_3111_reg[0]_i_5_n_3\,
      O => tmp_4_fu_2602_p34
    );
\tmp_4_reg_3111[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_3_load_reg_6962,
      I1 => p_ZL14storage_matrix_11_load_reg_6967,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_19_load_reg_6972,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_27_load_reg_6977,
      O => \tmp_4_reg_3111[0]_i_10_n_3\
    );
\tmp_4_reg_3111[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_35_load_reg_6982,
      I1 => p_ZL14storage_matrix_43_load_reg_6987,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_51_load_reg_6992,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_59_load_reg_6997,
      O => \tmp_4_reg_3111[0]_i_11_n_3\
    );
\tmp_4_reg_3111[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_67_load_reg_7002,
      I1 => p_ZL14storage_matrix_75_load_reg_7007,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_83_load_reg_7012,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_91_load_reg_7017,
      O => \tmp_4_reg_3111[0]_i_12_n_3\
    );
\tmp_4_reg_3111[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_99_load_reg_7022,
      I1 => p_ZL14storage_matrix_107_load_reg_7027,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_115_load_reg_7032,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_123_load_reg_7037,
      O => \tmp_4_reg_3111[0]_i_13_n_3\
    );
\tmp_4_reg_3111[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_131_load_reg_7042,
      I1 => p_ZL14storage_matrix_139_load_reg_7047,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_147_load_reg_7052,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_155_load_reg_7057,
      O => \tmp_4_reg_3111[0]_i_6_n_3\
    );
\tmp_4_reg_3111[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_163_load_reg_7062,
      I1 => p_ZL14storage_matrix_171_load_reg_7067,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_179_load_reg_7072,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_187_load_reg_7077,
      O => \tmp_4_reg_3111[0]_i_7_n_3\
    );
\tmp_4_reg_3111[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_195_load_reg_7082,
      I1 => p_ZL14storage_matrix_203_load_reg_7087,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_211_load_reg_7092,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_219_load_reg_7097,
      O => \tmp_4_reg_3111[0]_i_8_n_3\
    );
\tmp_4_reg_3111[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_227_load_reg_7102,
      I1 => p_ZL14storage_matrix_235_load_reg_7107,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_243_load_reg_7112,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_251_load_reg_7117,
      O => \tmp_4_reg_3111[0]_i_9_n_3\
    );
\tmp_4_reg_3111_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_4_reg_3111[0]_i_6_n_3\,
      I1 => \tmp_4_reg_3111[0]_i_7_n_3\,
      O => \tmp_4_reg_3111_reg[0]_i_2_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_4_reg_3111_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_4_reg_3111[0]_i_8_n_3\,
      I1 => \tmp_4_reg_3111[0]_i_9_n_3\,
      O => \tmp_4_reg_3111_reg[0]_i_3_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_4_reg_3111_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_4_reg_3111[0]_i_10_n_3\,
      I1 => \tmp_4_reg_3111[0]_i_11_n_3\,
      O => \tmp_4_reg_3111_reg[0]_i_4_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_4_reg_3111_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_4_reg_3111[0]_i_12_n_3\,
      I1 => \tmp_4_reg_3111[0]_i_13_n_3\,
      O => \tmp_4_reg_3111_reg[0]_i_5_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_5_reg_3120[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_3120_reg[0]_i_2_n_3\,
      I1 => \tmp_5_reg_3120_reg[0]_i_3_n_3\,
      I2 => \^bank_fu_576_reg[4]\(4),
      I3 => \tmp_5_reg_3120_reg[0]_i_4_n_3\,
      I4 => \^ap_loop_init_int_reg_1\,
      I5 => \tmp_5_reg_3120_reg[0]_i_5_n_3\,
      O => tmp_5_fu_2672_p34
    );
\tmp_5_reg_3120[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_4_load_reg_7122,
      I1 => p_ZL14storage_matrix_12_load_reg_7127,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_20_load_reg_7132,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_28_load_reg_7137,
      O => \tmp_5_reg_3120[0]_i_10_n_3\
    );
\tmp_5_reg_3120[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_36_load_reg_7142,
      I1 => p_ZL14storage_matrix_44_load_reg_7147,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_52_load_reg_7152,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_60_load_reg_7157,
      O => \tmp_5_reg_3120[0]_i_11_n_3\
    );
\tmp_5_reg_3120[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_68_load_reg_7162,
      I1 => p_ZL14storage_matrix_76_load_reg_7167,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_84_load_reg_7172,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_92_load_reg_7177,
      O => \tmp_5_reg_3120[0]_i_12_n_3\
    );
\tmp_5_reg_3120[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_100_load_reg_7182,
      I1 => p_ZL14storage_matrix_108_load_reg_7187,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_116_load_reg_7192,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_124_load_reg_7197,
      O => \tmp_5_reg_3120[0]_i_13_n_3\
    );
\tmp_5_reg_3120[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_132_load_reg_7202,
      I1 => p_ZL14storage_matrix_140_load_reg_7207,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_148_load_reg_7212,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_156_load_reg_7217,
      O => \tmp_5_reg_3120[0]_i_6_n_3\
    );
\tmp_5_reg_3120[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_164_load_reg_7222,
      I1 => p_ZL14storage_matrix_172_load_reg_7227,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_180_load_reg_7232,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_188_load_reg_7237,
      O => \tmp_5_reg_3120[0]_i_7_n_3\
    );
\tmp_5_reg_3120[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_196_load_reg_7242,
      I1 => p_ZL14storage_matrix_204_load_reg_7247,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_212_load_reg_7252,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_220_load_reg_7257,
      O => \tmp_5_reg_3120[0]_i_8_n_3\
    );
\tmp_5_reg_3120[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_228_load_reg_7262,
      I1 => p_ZL14storage_matrix_236_load_reg_7267,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_244_load_reg_7272,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_252_load_reg_7277,
      O => \tmp_5_reg_3120[0]_i_9_n_3\
    );
\tmp_5_reg_3120_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_3120[0]_i_6_n_3\,
      I1 => \tmp_5_reg_3120[0]_i_7_n_3\,
      O => \tmp_5_reg_3120_reg[0]_i_2_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_5_reg_3120_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_3120[0]_i_8_n_3\,
      I1 => \tmp_5_reg_3120[0]_i_9_n_3\,
      O => \tmp_5_reg_3120_reg[0]_i_3_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_5_reg_3120_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_3120[0]_i_10_n_3\,
      I1 => \tmp_5_reg_3120[0]_i_11_n_3\,
      O => \tmp_5_reg_3120_reg[0]_i_4_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_5_reg_3120_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_3120[0]_i_12_n_3\,
      I1 => \tmp_5_reg_3120[0]_i_13_n_3\,
      O => \tmp_5_reg_3120_reg[0]_i_5_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_7_reg_3129[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_7_reg_3129_reg[0]_i_2_n_3\,
      I1 => \tmp_7_reg_3129_reg[0]_i_3_n_3\,
      I2 => \^bank_fu_576_reg[4]\(4),
      I3 => \tmp_7_reg_3129_reg[0]_i_4_n_3\,
      I4 => \^ap_loop_init_int_reg_1\,
      I5 => \tmp_7_reg_3129_reg[0]_i_5_n_3\,
      O => tmp_7_fu_2742_p34
    );
\tmp_7_reg_3129[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_5_load_reg_7282,
      I1 => p_ZL14storage_matrix_13_load_reg_7287,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_21_load_reg_7292,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_29_load_reg_7297,
      O => \tmp_7_reg_3129[0]_i_10_n_3\
    );
\tmp_7_reg_3129[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_37_load_reg_7302,
      I1 => p_ZL14storage_matrix_45_load_reg_7307,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_53_load_reg_7312,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_61_load_reg_7317,
      O => \tmp_7_reg_3129[0]_i_11_n_3\
    );
\tmp_7_reg_3129[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_69_load_reg_7322,
      I1 => p_ZL14storage_matrix_77_load_reg_7327,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_85_load_reg_7332,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_93_load_reg_7337,
      O => \tmp_7_reg_3129[0]_i_12_n_3\
    );
\tmp_7_reg_3129[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_101_load_reg_7342,
      I1 => p_ZL14storage_matrix_109_load_reg_7347,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_117_load_reg_7352,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_125_load_reg_7357,
      O => \tmp_7_reg_3129[0]_i_13_n_3\
    );
\tmp_7_reg_3129[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_133_load_reg_7362,
      I1 => p_ZL14storage_matrix_141_load_reg_7367,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_149_load_reg_7372,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_157_load_reg_7377,
      O => \tmp_7_reg_3129[0]_i_6_n_3\
    );
\tmp_7_reg_3129[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_165_load_reg_7382,
      I1 => p_ZL14storage_matrix_173_load_reg_7387,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_181_load_reg_7392,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_189_load_reg_7397,
      O => \tmp_7_reg_3129[0]_i_7_n_3\
    );
\tmp_7_reg_3129[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_197_load_reg_7402,
      I1 => p_ZL14storage_matrix_205_load_reg_7407,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_213_load_reg_7412,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_221_load_reg_7417,
      O => \tmp_7_reg_3129[0]_i_8_n_3\
    );
\tmp_7_reg_3129[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_229_load_reg_7422,
      I1 => p_ZL14storage_matrix_237_load_reg_7427,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_245_load_reg_7432,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_253_load_reg_7437,
      O => \tmp_7_reg_3129[0]_i_9_n_3\
    );
\tmp_7_reg_3129_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_7_reg_3129[0]_i_6_n_3\,
      I1 => \tmp_7_reg_3129[0]_i_7_n_3\,
      O => \tmp_7_reg_3129_reg[0]_i_2_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_7_reg_3129_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_7_reg_3129[0]_i_8_n_3\,
      I1 => \tmp_7_reg_3129[0]_i_9_n_3\,
      O => \tmp_7_reg_3129_reg[0]_i_3_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_7_reg_3129_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_7_reg_3129[0]_i_10_n_3\,
      I1 => \tmp_7_reg_3129[0]_i_11_n_3\,
      O => \tmp_7_reg_3129_reg[0]_i_4_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_7_reg_3129_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_7_reg_3129[0]_i_12_n_3\,
      I1 => \tmp_7_reg_3129[0]_i_13_n_3\,
      O => \tmp_7_reg_3129_reg[0]_i_5_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_8_reg_3138[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_8_reg_3138_reg[0]_i_2_n_3\,
      I1 => \tmp_8_reg_3138_reg[0]_i_3_n_3\,
      I2 => \^bank_fu_576_reg[4]\(4),
      I3 => \tmp_8_reg_3138_reg[0]_i_4_n_3\,
      I4 => \^ap_loop_init_int_reg_1\,
      I5 => \tmp_8_reg_3138_reg[0]_i_5_n_3\,
      O => tmp_8_fu_2812_p34
    );
\tmp_8_reg_3138[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_6_load_reg_7442,
      I1 => p_ZL14storage_matrix_14_load_reg_7447,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_22_load_reg_7452,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_30_load_reg_7457,
      O => \tmp_8_reg_3138[0]_i_10_n_3\
    );
\tmp_8_reg_3138[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_38_load_reg_7462,
      I1 => p_ZL14storage_matrix_46_load_reg_7467,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_54_load_reg_7472,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_62_load_reg_7477,
      O => \tmp_8_reg_3138[0]_i_11_n_3\
    );
\tmp_8_reg_3138[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_70_load_reg_7482,
      I1 => p_ZL14storage_matrix_78_load_reg_7487,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_86_load_reg_7492,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_94_load_reg_7497,
      O => \tmp_8_reg_3138[0]_i_12_n_3\
    );
\tmp_8_reg_3138[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_102_load_reg_7502,
      I1 => p_ZL14storage_matrix_110_load_reg_7507,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_118_load_reg_7512,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_126_load_reg_7517,
      O => \tmp_8_reg_3138[0]_i_13_n_3\
    );
\tmp_8_reg_3138[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_134_load_reg_7522,
      I1 => p_ZL14storage_matrix_142_load_reg_7527,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_150_load_reg_7532,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_158_load_reg_7537,
      O => \tmp_8_reg_3138[0]_i_6_n_3\
    );
\tmp_8_reg_3138[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_166_load_reg_7542,
      I1 => p_ZL14storage_matrix_174_load_reg_7547,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_182_load_reg_7552,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_190_load_reg_7557,
      O => \tmp_8_reg_3138[0]_i_7_n_3\
    );
\tmp_8_reg_3138[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_198_load_reg_7562,
      I1 => p_ZL14storage_matrix_206_load_reg_7567,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_214_load_reg_7572,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_222_load_reg_7577,
      O => \tmp_8_reg_3138[0]_i_8_n_3\
    );
\tmp_8_reg_3138[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_230_load_reg_7582,
      I1 => p_ZL14storage_matrix_238_load_reg_7587,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_246_load_reg_7592,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_254_load_reg_7597,
      O => \tmp_8_reg_3138[0]_i_9_n_3\
    );
\tmp_8_reg_3138_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_8_reg_3138[0]_i_6_n_3\,
      I1 => \tmp_8_reg_3138[0]_i_7_n_3\,
      O => \tmp_8_reg_3138_reg[0]_i_2_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_8_reg_3138_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_8_reg_3138[0]_i_8_n_3\,
      I1 => \tmp_8_reg_3138[0]_i_9_n_3\,
      O => \tmp_8_reg_3138_reg[0]_i_3_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_8_reg_3138_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_8_reg_3138[0]_i_10_n_3\,
      I1 => \tmp_8_reg_3138[0]_i_11_n_3\,
      O => \tmp_8_reg_3138_reg[0]_i_4_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_8_reg_3138_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_8_reg_3138[0]_i_12_n_3\,
      I1 => \tmp_8_reg_3138[0]_i_13_n_3\,
      O => \tmp_8_reg_3138_reg[0]_i_5_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_9_reg_3147[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bank_fu_576[5]_i_3_n_3\,
      O => \bank_fu_576_reg[1]\(0)
    );
\tmp_9_reg_3147[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_231_load_reg_7742,
      I1 => p_ZL14storage_matrix_239_load_reg_7747,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_247_load_reg_7752,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_255_load_reg_7757,
      O => \tmp_9_reg_3147[0]_i_10_n_3\
    );
\tmp_9_reg_3147[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_7_load_reg_7602,
      I1 => p_ZL14storage_matrix_15_load_reg_7607,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_23_load_reg_7612,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_31_load_reg_7617,
      O => \tmp_9_reg_3147[0]_i_11_n_3\
    );
\tmp_9_reg_3147[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_39_load_reg_7622,
      I1 => p_ZL14storage_matrix_47_load_reg_7627,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_55_load_reg_7632,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_63_load_reg_7637,
      O => \tmp_9_reg_3147[0]_i_12_n_3\
    );
\tmp_9_reg_3147[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_71_load_reg_7642,
      I1 => p_ZL14storage_matrix_79_load_reg_7647,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_87_load_reg_7652,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_95_load_reg_7657,
      O => \tmp_9_reg_3147[0]_i_13_n_3\
    );
\tmp_9_reg_3147[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_103_load_reg_7662,
      I1 => p_ZL14storage_matrix_111_load_reg_7667,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_119_load_reg_7672,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_127_load_reg_7677,
      O => \tmp_9_reg_3147[0]_i_14_n_3\
    );
\tmp_9_reg_3147[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_9_reg_3147_reg[0]_i_3_n_3\,
      I1 => \tmp_9_reg_3147_reg[0]_i_4_n_3\,
      I2 => \^bank_fu_576_reg[4]\(4),
      I3 => \tmp_9_reg_3147_reg[0]_i_5_n_3\,
      I4 => \^ap_loop_init_int_reg_1\,
      I5 => \tmp_9_reg_3147_reg[0]_i_6_n_3\,
      O => tmp_9_fu_2882_p34
    );
\tmp_9_reg_3147[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_135_load_reg_7682,
      I1 => p_ZL14storage_matrix_143_load_reg_7687,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_151_load_reg_7692,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_159_load_reg_7697,
      O => \tmp_9_reg_3147[0]_i_7_n_3\
    );
\tmp_9_reg_3147[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_167_load_reg_7702,
      I1 => p_ZL14storage_matrix_175_load_reg_7707,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_183_load_reg_7712,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_191_load_reg_7717,
      O => \tmp_9_reg_3147[0]_i_8_n_3\
    );
\tmp_9_reg_3147[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_199_load_reg_7722,
      I1 => p_ZL14storage_matrix_207_load_reg_7727,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_215_load_reg_7732,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_223_load_reg_7737,
      O => \tmp_9_reg_3147[0]_i_9_n_3\
    );
\tmp_9_reg_3147_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_9_reg_3147[0]_i_7_n_3\,
      I1 => \tmp_9_reg_3147[0]_i_8_n_3\,
      O => \tmp_9_reg_3147_reg[0]_i_3_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_9_reg_3147_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_9_reg_3147[0]_i_9_n_3\,
      I1 => \tmp_9_reg_3147[0]_i_10_n_3\,
      O => \tmp_9_reg_3147_reg[0]_i_4_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_9_reg_3147_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_9_reg_3147[0]_i_11_n_3\,
      I1 => \tmp_9_reg_3147[0]_i_12_n_3\,
      O => \tmp_9_reg_3147_reg[0]_i_5_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_9_reg_3147_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_9_reg_3147[0]_i_13_n_3\,
      I1 => \tmp_9_reg_3147[0]_i_14_n_3\,
      O => \tmp_9_reg_3147_reg[0]_i_6_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_reg_3084[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_3084_reg[0]_i_2_n_3\,
      I1 => \tmp_reg_3084_reg[0]_i_3_n_3\,
      I2 => \^bank_fu_576_reg[4]\(4),
      I3 => \tmp_reg_3084_reg[0]_i_4_n_3\,
      I4 => \^ap_loop_init_int_reg_1\,
      I5 => \tmp_reg_3084_reg[0]_i_5_n_3\,
      O => tmp_fu_2392_p34
    );
\tmp_reg_3084[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_0_load_reg_6482,
      I1 => p_ZL14storage_matrix_8_load_reg_6487,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_16_load_reg_6492,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_24_load_reg_6497,
      O => \tmp_reg_3084[0]_i_10_n_3\
    );
\tmp_reg_3084[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_32_load_reg_6502,
      I1 => p_ZL14storage_matrix_40_load_reg_6507,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_48_load_reg_6512,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_56_load_reg_6517,
      O => \tmp_reg_3084[0]_i_11_n_3\
    );
\tmp_reg_3084[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_64_load_reg_6522,
      I1 => p_ZL14storage_matrix_72_load_reg_6527,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_80_load_reg_6532,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_88_load_reg_6537,
      O => \tmp_reg_3084[0]_i_12_n_3\
    );
\tmp_reg_3084[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_96_load_reg_6542,
      I1 => p_ZL14storage_matrix_104_load_reg_6547,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_112_load_reg_6552,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_120_load_reg_6557,
      O => \tmp_reg_3084[0]_i_13_n_3\
    );
\tmp_reg_3084[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_128_load_reg_6562,
      I1 => p_ZL14storage_matrix_136_load_reg_6567,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_144_load_reg_6572,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_152_load_reg_6577,
      O => \tmp_reg_3084[0]_i_6_n_3\
    );
\tmp_reg_3084[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_160_load_reg_6582,
      I1 => p_ZL14storage_matrix_168_load_reg_6587,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_176_load_reg_6592,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_184_load_reg_6597,
      O => \tmp_reg_3084[0]_i_7_n_3\
    );
\tmp_reg_3084[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_192_load_reg_6602,
      I1 => p_ZL14storage_matrix_200_load_reg_6607,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_208_load_reg_6612,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_216_load_reg_6617,
      O => \tmp_reg_3084[0]_i_8_n_3\
    );
\tmp_reg_3084[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZL14storage_matrix_224_load_reg_6622,
      I1 => p_ZL14storage_matrix_232_load_reg_6627,
      I2 => \^ap_loop_init_int_reg_2\,
      I3 => p_ZL14storage_matrix_240_load_reg_6632,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => p_ZL14storage_matrix_248_load_reg_6637,
      O => \tmp_reg_3084[0]_i_9_n_3\
    );
\tmp_reg_3084_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_3084[0]_i_6_n_3\,
      I1 => \tmp_reg_3084[0]_i_7_n_3\,
      O => \tmp_reg_3084_reg[0]_i_2_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_reg_3084_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_3084[0]_i_8_n_3\,
      I1 => \tmp_reg_3084[0]_i_9_n_3\,
      O => \tmp_reg_3084_reg[0]_i_3_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_reg_3084_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_3084[0]_i_10_n_3\,
      I1 => \tmp_reg_3084[0]_i_11_n_3\,
      O => \tmp_reg_3084_reg[0]_i_4_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\tmp_reg_3084_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_3084[0]_i_12_n_3\,
      I1 => \tmp_reg_3084[0]_i_13_n_3\,
      O => \tmp_reg_3084_reg[0]_i_5_n_3\,
      S => \^bank_fu_576_reg[4]\(2)
    );
\zext_ln54_reg_3072[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln54_reg_3072_reg[0]\,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^bank_fu_576_reg[4]\(0)
    );
\zext_ln54_reg_3072[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln54_reg_3072_reg[1]\,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^bank_fu_576_reg[4]\(1)
    );
\zext_ln54_reg_3072[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \bank_fu_576_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      O => \^bank_fu_576_reg[4]\(2)
    );
\zext_ln54_reg_3072[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln54_reg_3072_reg[3]\,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^bank_fu_576_reg[4]\(3)
    );
\zext_ln54_reg_3072[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln54_reg_3072_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      O => \^bank_fu_576_reg[4]\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ref_timer_V_1_addr_reg_312_reg[0]\ : out STD_LOGIC;
    \ref_timer_V_1_addr_reg_312_reg[1]\ : out STD_LOGIC;
    \ref_timer_V_1_addr_reg_312_reg[2]\ : out STD_LOGIC;
    \ref_timer_V_1_addr_reg_312_reg[3]\ : out STD_LOGIC;
    \ref_timer_V_1_addr_reg_312_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \i_fu_70_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln33_fu_4693_p2 : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_17 : entity is "spiking_binam_flow_control_loop_pipe_sequential_init";
end bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_17;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_17 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_ready : STD_LOGIC;
  signal \i_fu_70[8]_i_3_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i_fu_70[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \i_fu_70[5]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \i_fu_70[8]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i_fu_70[8]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_14 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_16 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_17 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_18 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_19 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_20 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_2__6\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_6_i_25 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_6_i_26 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_6_i_27 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_6_i_28 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_6_i_29 : label is "soft_lutpair20";
begin
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F222F22222222"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln33_fu_4693_p2,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_ready,
      I3 => ap_done_cache,
      I4 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_done_cache_reg_0(5),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_ready
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F400000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_done_cache_reg_0(5),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      I5 => Q(2),
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_done_cache_reg_0(5),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5FD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_done_cache_reg_0(5),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F444F4"
    )
        port map (
      I0 => icmp_ln33_fu_4693_p2,
      I1 => Q(0),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I3 => ap_done_cache_reg_0(5),
      I4 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_70[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => ap_done_cache_reg_0(5),
      I1 => ap_done_cache_reg_0(0),
      I2 => ap_loop_init_int,
      O => \i_fu_70_reg[7]\(0)
    );
\i_fu_70[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_done_cache_reg_0(5),
      I2 => ap_done_cache_reg_0(0),
      I3 => ap_done_cache_reg_0(1),
      O => \i_fu_70_reg[7]\(1)
    );
\i_fu_70[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01111000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_done_cache_reg_0(5),
      I2 => ap_done_cache_reg_0(1),
      I3 => ap_done_cache_reg_0(0),
      I4 => ap_done_cache_reg_0(2),
      O => \i_fu_70_reg[7]\(2)
    );
\i_fu_70[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => ap_done_cache_reg_0(1),
      I1 => ap_done_cache_reg_0(0),
      I2 => ap_done_cache_reg_0(2),
      I3 => \i_fu_70[8]_i_3_n_3\,
      I4 => ap_done_cache_reg_0(3),
      O => \i_fu_70_reg[7]\(3)
    );
\i_fu_70[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => ap_done_cache_reg_0(2),
      I1 => ap_done_cache_reg_0(0),
      I2 => ap_done_cache_reg_0(1),
      I3 => ap_done_cache_reg_0(3),
      I4 => \i_fu_70[8]_i_3_n_3\,
      I5 => ap_done_cache_reg_0(4),
      O => \i_fu_70_reg[7]\(4)
    );
\i_fu_70[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => ap_done_cache_reg_0(5),
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I2 => ap_loop_init_int,
      O => E(0)
    );
\i_fu_70[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ap_done_cache_reg_0(4),
      I1 => \i_fu_70[8]_i_3_n_3\,
      I2 => ap_done_cache_reg_0(3),
      I3 => ap_done_cache_reg_0(1),
      I4 => ap_done_cache_reg_0(0),
      I5 => ap_done_cache_reg_0(2),
      O => \i_fu_70_reg[7]\(5)
    );
\i_fu_70[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0(5),
      O => \i_fu_70[8]_i_3_n_3\
    );
ram_reg_0_31_0_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I2 => ap_done_cache_reg_0(5),
      I3 => Q(1),
      O => ap_loop_init_int_reg_0
    );
ram_reg_0_31_0_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(0),
      I1 => Q(3),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => ap_done_cache_reg_0(0),
      O => \ref_timer_V_1_addr_reg_312_reg[0]\
    );
ram_reg_0_31_0_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(1),
      I1 => Q(3),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => ap_done_cache_reg_0(1),
      O => \ref_timer_V_1_addr_reg_312_reg[1]\
    );
ram_reg_0_31_0_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(2),
      I1 => Q(3),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => ap_done_cache_reg_0(2),
      O => \ref_timer_V_1_addr_reg_312_reg[2]\
    );
ram_reg_0_31_0_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(3),
      I1 => Q(3),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => ap_done_cache_reg_0(3),
      O => \ref_timer_V_1_addr_reg_312_reg[3]\
    );
ram_reg_0_31_0_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(4),
      I1 => Q(3),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => ap_done_cache_reg_0(4),
      O => \ref_timer_V_1_addr_reg_312_reg[4]\
    );
\ram_reg_0_31_0_0_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80A0"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I3 => ap_done_cache_reg_0(5),
      O => \ap_CS_fsm_reg[2]\
    );
ram_reg_0_31_0_6_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0(4),
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(4)
    );
ram_reg_0_31_0_6_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0(3),
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(3)
    );
ram_reg_0_31_0_6_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0(2),
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(2)
    );
ram_reg_0_31_0_6_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0(1),
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(1)
    );
ram_reg_0_31_0_6_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0(0),
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(0)
    );
\threshold_V_reg_4024[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000808A808"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I3 => ap_done_cache_reg_0(5),
      I4 => ap_loop_init_int,
      I5 => Q(2),
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_mul_6ns_5ns_7_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_mul_6ns_5ns_7_1_1 : entity is "spiking_binam_mul_6ns_5ns_7_1_1";
end bd_0_hls_inst_0_spiking_binam_mul_6ns_5ns_7_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_mul_6ns_5ns_7_1_1 is
  signal \dout__0_carry_i_1_n_3\ : STD_LOGIC;
  signal \dout__0_carry_i_2_n_3\ : STD_LOGIC;
  signal \dout__0_carry_i_3_n_3\ : STD_LOGIC;
  signal \dout__0_carry_i_4_n_3\ : STD_LOGIC;
  signal \dout__0_carry_i_5_n_3\ : STD_LOGIC;
  signal \dout__0_carry_n_10\ : STD_LOGIC;
  signal \dout__0_carry_n_7\ : STD_LOGIC;
  signal \dout__0_carry_n_8\ : STD_LOGIC;
  signal \dout__0_carry_n_9\ : STD_LOGIC;
  signal \NLW_dout__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_dout__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
begin
\dout__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_dout__0_carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \dout__0_carry_n_7\,
      CO(2) => \dout__0_carry_n_8\,
      CO(1) => \dout__0_carry_n_9\,
      CO(0) => \dout__0_carry_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(7 downto 5) => \NLW_dout__0_carry_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => D(4 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \dout__0_carry_i_1_n_3\,
      S(3) => \dout__0_carry_i_2_n_3\,
      S(2) => \dout__0_carry_i_3_n_3\,
      S(1) => \dout__0_carry_i_4_n_3\,
      S(0) => \dout__0_carry_i_5_n_3\
    );
\dout__0_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABB9B96222AAAA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(3),
      O => \dout__0_carry_i_1_n_3\
    );
\dout__0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A666A5666566696"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(0),
      I5 => Q(1),
      O => \dout__0_carry_i_2_n_3\
    );
\dout__0_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A566696"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      O => \dout__0_carry_i_3_n_3\
    );
\dout__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => \dout__0_carry_i_4_n_3\
    );
\dout__0_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \dout__0_carry_i_5_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_0_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_0_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_0_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_0_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_0_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_0_ROM_AUTO_1R is
  signal \q0[0]_i_4_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400A04000000200"
    )
        port map (
      I0 => \q0_reg[0]_i_3_0\,
      I1 => \q0_reg[0]_i_3_1\,
      I2 => \q0_reg[0]_i_3_2\,
      I3 => \q0_reg[0]_i_3_3\,
      I4 => \q0_reg[0]_i_3_4\,
      I5 => \q0_reg[0]_i_3_5\,
      O => \q0[0]_i_4_n_3\
    );
\q0[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50050050E0020000"
    )
        port map (
      I0 => \q0_reg[0]_i_3_0\,
      I1 => \q0_reg[0]_i_3_2\,
      I2 => \q0_reg[0]_i_3_5\,
      I3 => \q0_reg[0]_i_3_1\,
      I4 => \q0_reg[0]_i_3_3\,
      I5 => \q0_reg[0]_i_3_4\,
      O => \q0[0]_i_5_n_3\
    );
\q0[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800800208E2A4484"
    )
        port map (
      I0 => \q0_reg[0]_i_3_0\,
      I1 => \q0_reg[0]_i_3_2\,
      I2 => \q0_reg[0]_i_3_1\,
      I3 => \q0_reg[0]_i_3_3\,
      I4 => \q0_reg[0]_i_3_4\,
      I5 => \q0_reg[0]_i_3_5\,
      O => \q0[0]_i_6_n_3\
    );
\q0[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000266008445026"
    )
        port map (
      I0 => \q0_reg[0]_i_3_0\,
      I1 => \q0_reg[0]_i_3_5\,
      I2 => \q0_reg[0]_i_3_1\,
      I3 => \q0_reg[0]_i_3_3\,
      I4 => \q0_reg[0]_i_3_2\,
      I5 => \q0_reg[0]_i_3_4\,
      O => \q0[0]_i_7_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1_n_3\,
      Q => p_ZL14storage_matrix_0_q0,
      R => '0'
    );
\q0_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2_n_3\,
      I1 => \q0_reg[0]_i_3_n_3\,
      O => \q0_reg[0]_i_1_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4_n_3\,
      I1 => \q0[0]_i_5_n_3\,
      O => \q0_reg[0]_i_2_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6_n_3\,
      I1 => \q0[0]_i_7_n_3\,
      O => \q0_reg[0]_i_3_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_100_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_100_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_100_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_100_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_100_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_100_ROM_AUTO_1R is
  signal \q0[0]_i_1__30_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__29_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__25_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__122_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \q0[0]_i_2__29_n_3\,
      I1 => Q(0),
      I2 => \q0[0]_i_3__25_n_3\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0[0]_i_4__122_n_3\,
      O => \q0[0]_i_1__30_n_3\
    );
\q0[0]_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000828000"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => Q(2),
      I2 => address0(1),
      I3 => address0(0),
      I4 => \q0_reg[0]_2\,
      I5 => Q(1),
      O => \q0[0]_i_2__29_n_3\
    );
\q0[0]_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300002004"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_2\,
      I2 => address0(0),
      I3 => address0(1),
      I4 => Q(2),
      I5 => \q0_reg[0]_1\,
      O => \q0[0]_i_3__25_n_3\
    );
\q0[0]_i_4__122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004008800000140"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_2\,
      I2 => address0(0),
      I3 => address0(1),
      I4 => Q(2),
      I5 => \q0_reg[0]_1\,
      O => \q0[0]_i_4__122_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_3\(0),
      D => \q0[0]_i_1__30_n_3\,
      Q => p_ZL14storage_matrix_100_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_101_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_101_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_i_2__132_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__132_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__132_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__132_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__132_4\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_101_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_101_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_101_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_101_ROM_AUTO_1R is
  signal \q0[0]_i_4__153_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__133_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__133_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__132_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__132_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__132_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__132_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000201500000008"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__132_4\,
      I2 => \q0_reg[0]_i_2__132_0\,
      I3 => \q0_reg[0]_i_2__132_2\,
      I4 => \q0_reg[0]_i_2__132_3\,
      I5 => \q0_reg[0]_i_2__132_1\,
      O => \q0[0]_i_4__153_n_3\
    );
\q0[0]_i_5__133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000000000800A00"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__132_4\,
      I2 => \q0_reg[0]_i_2__132_2\,
      I3 => \q0_reg[0]_i_2__132_3\,
      I4 => \q0_reg[0]_i_2__132_1\,
      I5 => \q0_reg[0]_i_2__132_0\,
      O => \q0[0]_i_5__133_n_3\
    );
\q0[0]_i_6__133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002002000008001"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__132_4\,
      I2 => \q0_reg[0]_i_2__132_2\,
      I3 => \q0_reg[0]_i_2__132_3\,
      I4 => \q0_reg[0]_i_2__132_1\,
      I5 => \q0_reg[0]_i_2__132_0\,
      O => \q0[0]_i_6__133_n_3\
    );
\q0[0]_i_7__132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D030400200202"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__132_0\,
      I2 => \q0_reg[0]_i_2__132_1\,
      I3 => \q0_reg[0]_i_2__132_2\,
      I4 => \q0_reg[0]_i_2__132_3\,
      I5 => \q0_reg[0]_i_2__132_4\,
      O => \q0[0]_i_7__132_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__132_n_3\,
      Q => p_ZL14storage_matrix_101_q0,
      R => '0'
    );
\q0_reg[0]_i_1__132\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__132_n_3\,
      I1 => \q0_reg[0]_i_3__132_n_3\,
      O => \q0_reg[0]_i_1__132_n_3\,
      S => Q(2)
    );
\q0_reg[0]_i_2__132\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__153_n_3\,
      I1 => \q0[0]_i_5__133_n_3\,
      O => \q0_reg[0]_i_2__132_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__132\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__133_n_3\,
      I1 => \q0[0]_i_7__132_n_3\,
      O => \q0_reg[0]_i_3__132_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_102_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_102_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__156_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_i_2__156_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__156_2\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_102_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_102_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_102_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_102_ROM_AUTO_1R is
  signal \q0[0]_i_4__184_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__157_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__157_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__156_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__156_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__156_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__156_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004020C01"
    )
        port map (
      I0 => \q0_reg[0]_i_2__156_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \q0_reg[0]_i_2__156_1\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_2__156_2\,
      O => \q0[0]_i_4__184_n_3\
    );
\q0[0]_i_5__157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0408000000205020"
    )
        port map (
      I0 => \q0_reg[0]_i_2__156_0\,
      I1 => \q0_reg[0]_i_2__156_2\,
      I2 => \q0_reg[0]_i_2__156_1\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \q0[0]_i_5__157_n_3\
    );
\q0[0]_i_6__157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060044080000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__156_0\,
      I1 => \q0_reg[0]_i_2__156_1\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => \q0_reg[0]_i_2__156_2\,
      O => \q0[0]_i_6__157_n_3\
    );
\q0[0]_i_7__156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800010001100"
    )
        port map (
      I0 => \q0_reg[0]_i_2__156_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_2__156_1\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => \q0_reg[0]_i_2__156_2\,
      O => \q0[0]_i_7__156_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__156_n_3\,
      Q => p_ZL14storage_matrix_102_q0,
      R => '0'
    );
\q0_reg[0]_i_1__156\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__156_n_3\,
      I1 => \q0_reg[0]_i_3__156_n_3\,
      O => \q0_reg[0]_i_1__156_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__156\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__184_n_3\,
      I1 => \q0[0]_i_5__157_n_3\,
      O => \q0_reg[0]_i_2__156_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__156\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__157_n_3\,
      I1 => \q0[0]_i_7__156_n_3\,
      O => \q0_reg[0]_i_3__156_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_103_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_103_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__180_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__180_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__180_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__180_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__180_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__180_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_103_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_103_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_103_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_103_ROM_AUTO_1R is
  signal \q0[0]_i_4__213_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__182_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__181_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__180_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__180_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__180_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__180_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000000000400"
    )
        port map (
      I0 => \q0_reg[0]_i_3__180_1\,
      I1 => \q0_reg[0]_i_3__180_0\,
      I2 => \q0_reg[0]_i_3__180_2\,
      I3 => \q0_reg[0]_i_3__180_3\,
      I4 => \q0_reg[0]_i_3__180_4\,
      I5 => \q0_reg[0]_i_3__180_5\,
      O => \q0[0]_i_4__213_n_3\
    );
\q0[0]_i_5__182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8100300820020002"
    )
        port map (
      I0 => \q0_reg[0]_i_3__180_0\,
      I1 => \q0_reg[0]_i_3__180_1\,
      I2 => \q0_reg[0]_i_3__180_2\,
      I3 => \q0_reg[0]_i_3__180_3\,
      I4 => \q0_reg[0]_i_3__180_4\,
      I5 => \q0_reg[0]_i_3__180_5\,
      O => \q0[0]_i_5__182_n_3\
    );
\q0[0]_i_6__181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002400200000005"
    )
        port map (
      I0 => \q0_reg[0]_i_3__180_0\,
      I1 => \q0_reg[0]_i_3__180_5\,
      I2 => \q0_reg[0]_i_3__180_2\,
      I3 => \q0_reg[0]_i_3__180_3\,
      I4 => \q0_reg[0]_i_3__180_4\,
      I5 => \q0_reg[0]_i_3__180_1\,
      O => \q0[0]_i_6__181_n_3\
    );
\q0[0]_i_7__180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008092000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__180_0\,
      I1 => \q0_reg[0]_i_3__180_1\,
      I2 => \q0_reg[0]_i_3__180_4\,
      I3 => \q0_reg[0]_i_3__180_3\,
      I4 => \q0_reg[0]_i_3__180_2\,
      I5 => \q0_reg[0]_i_3__180_5\,
      O => \q0[0]_i_7__180_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__180_n_3\,
      Q => p_ZL14storage_matrix_103_q0,
      R => '0'
    );
\q0_reg[0]_i_1__180\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__180_n_3\,
      I1 => \q0_reg[0]_i_3__180_n_3\,
      O => \q0_reg[0]_i_1__180_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__180\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__213_n_3\,
      I1 => \q0[0]_i_5__182_n_3\,
      O => \q0_reg[0]_i_2__180_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__180\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__181_n_3\,
      I1 => \q0[0]_i_7__180_n_3\,
      O => \q0_reg[0]_i_3__180_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_104_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_104_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__11_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__11_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__11_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__11_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__11_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__11_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_104_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_104_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_104_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_104_ROM_AUTO_1R is
  signal \q0[0]_i_4__11_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__11_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__11_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__11_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__11_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__11_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080000081200C23A"
    )
        port map (
      I0 => \q0_reg[0]_i_2__11_0\,
      I1 => \q0_reg[0]_i_2__11_3\,
      I2 => \q0_reg[0]_i_2__11_4\,
      I3 => \q0_reg[0]_i_2__11_2\,
      I4 => \q0_reg[0]_i_2__11_5\,
      I5 => \q0_reg[0]_i_2__11_1\,
      O => \q0[0]_i_4__11_n_3\
    );
\q0[0]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1020012040200020"
    )
        port map (
      I0 => \q0_reg[0]_i_2__11_0\,
      I1 => \q0_reg[0]_i_2__11_1\,
      I2 => \q0_reg[0]_i_2__11_4\,
      I3 => \q0_reg[0]_i_2__11_3\,
      I4 => \q0_reg[0]_i_2__11_2\,
      I5 => \q0_reg[0]_i_2__11_5\,
      O => \q0[0]_i_5__11_n_3\
    );
\q0[0]_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000400101003"
    )
        port map (
      I0 => \q0_reg[0]_i_2__11_0\,
      I1 => \q0_reg[0]_i_2__11_1\,
      I2 => \q0_reg[0]_i_2__11_5\,
      I3 => \q0_reg[0]_i_2__11_4\,
      I4 => \q0_reg[0]_i_2__11_3\,
      I5 => \q0_reg[0]_i_2__11_2\,
      O => \q0[0]_i_6__11_n_3\
    );
\q0[0]_i_7__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000201C020008"
    )
        port map (
      I0 => \q0_reg[0]_i_2__11_0\,
      I1 => \q0_reg[0]_i_2__11_1\,
      I2 => \q0_reg[0]_i_2__11_2\,
      I3 => \q0_reg[0]_i_2__11_3\,
      I4 => \q0_reg[0]_i_2__11_4\,
      I5 => \q0_reg[0]_i_2__11_5\,
      O => \q0[0]_i_7__11_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__11_n_3\,
      Q => p_ZL14storage_matrix_104_q0,
      R => '0'
    );
\q0_reg[0]_i_1__11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__11_n_3\,
      I1 => \q0_reg[0]_i_3__11_n_3\,
      O => \q0_reg[0]_i_1__11_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__11_n_3\,
      I1 => \q0[0]_i_5__11_n_3\,
      O => \q0_reg[0]_i_2__11_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__11_n_3\,
      I1 => \q0[0]_i_7__11_n_3\,
      O => \q0_reg[0]_i_3__11_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_105_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_105_q0 : out STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_105_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_105_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_105_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_105_ROM_AUTO_1R is
  signal \q0[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__3_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0000088"
    )
        port map (
      I0 => \q0[0]_i_2__4_n_3\,
      I1 => address0(1),
      I2 => \q0[0]_i_3__3_n_3\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_1\,
      O => \q0[0]_i_1__4_n_3\
    );
\q0[0]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11000024"
    )
        port map (
      I0 => address0(0),
      I1 => \q0_reg[0]_2\,
      I2 => address0(2),
      I3 => \q0_reg[0]_4\,
      I4 => \q0_reg[0]_3\,
      O => \q0[0]_i_2__4_n_3\
    );
\q0[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400200000000104"
    )
        port map (
      I0 => address0(0),
      I1 => \q0_reg[0]_2\,
      I2 => address0(1),
      I3 => \q0_reg[0]_3\,
      I4 => address0(2),
      I5 => \q0_reg[0]_4\,
      O => \q0[0]_i_3__3_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__4_n_3\,
      Q => p_ZL14storage_matrix_105_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_106_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_106_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_106_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_106_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_106_ROM_AUTO_1R is
  signal \q0[0]_i_1__14_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__14_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__12_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0008888"
    )
        port map (
      I0 => \q0[0]_i_2__14_n_3\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0[0]_i_3__12_n_3\,
      I3 => address0(0),
      I4 => \q0_reg[0]_2\,
      O => \q0[0]_i_1__14_n_3\
    );
\q0[0]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000900000400"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => address0(0),
      I2 => address0(1),
      I3 => address0(2),
      I4 => \q0_reg[0]_4\,
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_2__14_n_3\
    );
\q0[0]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100008900020"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => \q0_reg[0]_1\,
      I2 => address0(1),
      I3 => address0(2),
      I4 => \q0_reg[0]_4\,
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_3__12_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__14_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_107_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_107_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__89_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__89_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__89_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__89_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__89_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__89_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_107_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_107_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_107_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_107_ROM_AUTO_1R is
  signal \q0[0]_i_4__99_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__89_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__89_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__89_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__89_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__89_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__89_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400200000122100"
    )
        port map (
      I0 => \q0_reg[0]_i_3__89_0\,
      I1 => \q0_reg[0]_i_3__89_1\,
      I2 => \q0_reg[0]_i_3__89_3\,
      I3 => \q0_reg[0]_i_3__89_2\,
      I4 => \q0_reg[0]_i_3__89_4\,
      I5 => \q0_reg[0]_i_3__89_5\,
      O => \q0[0]_i_4__99_n_3\
    );
\q0[0]_i_5__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"220800000080400C"
    )
        port map (
      I0 => \q0_reg[0]_i_3__89_0\,
      I1 => \q0_reg[0]_i_3__89_5\,
      I2 => \q0_reg[0]_i_3__89_4\,
      I3 => \q0_reg[0]_i_3__89_3\,
      I4 => \q0_reg[0]_i_3__89_2\,
      I5 => \q0_reg[0]_i_3__89_1\,
      O => \q0[0]_i_5__89_n_3\
    );
\q0[0]_i_6__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000080100040"
    )
        port map (
      I0 => \q0_reg[0]_i_3__89_0\,
      I1 => \q0_reg[0]_i_3__89_1\,
      I2 => \q0_reg[0]_i_3__89_5\,
      I3 => \q0_reg[0]_i_3__89_2\,
      I4 => \q0_reg[0]_i_3__89_3\,
      I5 => \q0_reg[0]_i_3__89_4\,
      O => \q0[0]_i_6__89_n_3\
    );
\q0[0]_i_7__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1008214024000802"
    )
        port map (
      I0 => \q0_reg[0]_i_3__89_0\,
      I1 => \q0_reg[0]_i_3__89_1\,
      I2 => \q0_reg[0]_i_3__89_2\,
      I3 => \q0_reg[0]_i_3__89_3\,
      I4 => \q0_reg[0]_i_3__89_4\,
      I5 => \q0_reg[0]_i_3__89_5\,
      O => \q0[0]_i_7__89_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__89_n_3\,
      Q => p_ZL14storage_matrix_107_q0,
      R => '0'
    );
\q0_reg[0]_i_1__89\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__89_n_3\,
      I1 => \q0_reg[0]_i_3__89_n_3\,
      O => \q0_reg[0]_i_1__89_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__99_n_3\,
      I1 => \q0[0]_i_5__89_n_3\,
      O => \q0_reg[0]_i_2__89_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__89_n_3\,
      I1 => \q0[0]_i_7__89_n_3\,
      O => \q0_reg[0]_i_3__89_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_108_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_108_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_108_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_108_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_108_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_108_ROM_AUTO_1R is
  signal \q0[0]_i_1__31_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__30_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__26_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__123_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__108_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__108_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_5__108\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \q0[0]_i_6__108\ : label is "soft_lutpair64";
begin
\q0[0]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \q0[0]_i_2__30_n_3\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0[0]_i_3__26_n_3\,
      I3 => \q0_reg[0]_1\,
      I4 => \q0[0]_i_4__123_n_3\,
      O => \q0[0]_i_1__31_n_3\
    );
\q0[0]_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020010000000400"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => address0(0),
      I2 => \q0_reg[0]_3\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \q0[0]_i_2__30_n_3\
    );
\q0[0]_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2065004000100010"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => Q(2),
      I2 => address0(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \q0_reg[0]_3\,
      O => \q0[0]_i_3__26_n_3\
    );
\q0[0]_i_4__123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF80C08000800080"
    )
        port map (
      I0 => Q(2),
      I1 => \q0[0]_i_5__108_n_3\,
      I2 => \q0_reg[0]_0\,
      I3 => address0(0),
      I4 => \q0[0]_i_6__108_n_3\,
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_4__123_n_3\
    );
\q0[0]_i_5__108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \q0_reg[0]_3\,
      O => \q0[0]_i_5__108_n_3\
    );
\q0[0]_i_6__108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => \q0[0]_i_6__108_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_4\(0),
      D => \q0[0]_i_1__31_n_3\,
      Q => p_ZL14storage_matrix_108_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_109_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_109_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_i_2__133_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__133_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__133_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__133_3\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_109_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_109_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_109_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_109_ROM_AUTO_1R is
  signal \q0[0]_i_4__154_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__134_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__134_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__133_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__133_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__133_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__133_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400204000200000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__133_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__133_1\,
      I3 => \q0_reg[0]_i_2__133_2\,
      I4 => Q(2),
      I5 => \q0_reg[0]_i_2__133_3\,
      O => \q0[0]_i_4__154_n_3\
    );
\q0[0]_i_5__134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__133_3\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__133_2\,
      I3 => \q0_reg[0]_i_2__133_1\,
      I4 => Q(2),
      I5 => \q0_reg[0]_i_2__133_0\,
      O => \q0[0]_i_5__134_n_3\
    );
\q0[0]_i_6__134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000004000008"
    )
        port map (
      I0 => \q0_reg[0]_i_2__133_0\,
      I1 => Q(2),
      I2 => \q0_reg[0]_i_2__133_1\,
      I3 => \q0_reg[0]_i_2__133_2\,
      I4 => Q(1),
      I5 => \q0_reg[0]_i_2__133_3\,
      O => \q0[0]_i_6__134_n_3\
    );
\q0[0]_i_7__133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000480010002000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__133_0\,
      I1 => \q0_reg[0]_i_2__133_3\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_2__133_2\,
      I4 => \q0_reg[0]_i_2__133_1\,
      I5 => Q(2),
      O => \q0[0]_i_7__133_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__133_n_3\,
      Q => p_ZL14storage_matrix_109_q0,
      R => '0'
    );
\q0_reg[0]_i_1__133\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__133_n_3\,
      I1 => \q0_reg[0]_i_3__133_n_3\,
      O => \q0_reg[0]_i_1__133_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__133\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__154_n_3\,
      I1 => \q0[0]_i_5__134_n_3\,
      O => \q0_reg[0]_i_2__133_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__133\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__134_n_3\,
      I1 => \q0[0]_i_7__133_n_3\,
      O => \q0_reg[0]_i_3__133_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_10_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_10_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__53_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__53_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__53_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__53_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__53_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__53_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_10_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_10_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_10_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_10_ROM_AUTO_1R is
  signal \q0[0]_i_4__59_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__53_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__53_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__53_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__53_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__53_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__53_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8014001044101081"
    )
        port map (
      I0 => \q0_reg[0]_i_3__53_0\,
      I1 => \q0_reg[0]_i_3__53_1\,
      I2 => \q0_reg[0]_i_3__53_2\,
      I3 => \q0_reg[0]_i_3__53_3\,
      I4 => \q0_reg[0]_i_3__53_4\,
      I5 => \q0_reg[0]_i_3__53_5\,
      O => \q0[0]_i_4__59_n_3\
    );
\q0[0]_i_5__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1124848048C12500"
    )
        port map (
      I0 => \q0_reg[0]_i_3__53_0\,
      I1 => \q0_reg[0]_i_3__53_1\,
      I2 => \q0_reg[0]_i_3__53_2\,
      I3 => \q0_reg[0]_i_3__53_5\,
      I4 => \q0_reg[0]_i_3__53_4\,
      I5 => \q0_reg[0]_i_3__53_3\,
      O => \q0[0]_i_5__53_n_3\
    );
\q0[0]_i_6__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1800014004270026"
    )
        port map (
      I0 => \q0_reg[0]_i_3__53_0\,
      I1 => \q0_reg[0]_i_3__53_1\,
      I2 => \q0_reg[0]_i_3__53_2\,
      I3 => \q0_reg[0]_i_3__53_5\,
      I4 => \q0_reg[0]_i_3__53_3\,
      I5 => \q0_reg[0]_i_3__53_4\,
      O => \q0[0]_i_6__53_n_3\
    );
\q0[0]_i_7__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0046000000408111"
    )
        port map (
      I0 => \q0_reg[0]_i_3__53_0\,
      I1 => \q0_reg[0]_i_3__53_1\,
      I2 => \q0_reg[0]_i_3__53_3\,
      I3 => \q0_reg[0]_i_3__53_2\,
      I4 => \q0_reg[0]_i_3__53_4\,
      I5 => \q0_reg[0]_i_3__53_5\,
      O => \q0[0]_i_7__53_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__53_n_3\,
      Q => p_ZL14storage_matrix_10_q0,
      R => '0'
    );
\q0_reg[0]_i_1__53\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__53_n_3\,
      I1 => \q0_reg[0]_i_3__53_n_3\,
      O => \q0_reg[0]_i_1__53_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__59_n_3\,
      I1 => \q0[0]_i_5__53_n_3\,
      O => \q0_reg[0]_i_2__53_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__53_n_3\,
      I1 => \q0[0]_i_7__53_n_3\,
      O => \q0_reg[0]_i_3__53_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_110_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_110_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_3\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_110_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_110_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_110_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_110_ROM_AUTO_1R is
  signal \q0[0]_i_1__46_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__45_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__40_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__185_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__45_n_3\,
      I1 => \q0[0]_i_3__40_n_3\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0[0]_i_4__185_n_3\,
      I4 => \q0_reg[0]_1\,
      O => \q0[0]_i_1__46_n_3\
    );
\q0[0]_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008010000000000"
    )
        port map (
      I0 => Q(0),
      I1 => address0(0),
      I2 => \q0_reg[0]_3\,
      I3 => address0(1),
      I4 => \q0_reg[0]_4\,
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_2__45_n_3\
    );
\q0[0]_i_3__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020000000000000"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => Q(0),
      I2 => address0(0),
      I3 => \q0_reg[0]_3\,
      I4 => address0(1),
      I5 => \q0_reg[0]_4\,
      O => \q0[0]_i_3__40_n_3\
    );
\q0[0]_i_4__185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200004400000"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => Q(0),
      I2 => \q0_reg[0]_3\,
      I3 => address0(0),
      I4 => address0(1),
      I5 => \q0_reg[0]_4\,
      O => \q0[0]_i_4__185_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_5\(0),
      D => \q0[0]_i_1__46_n_3\,
      Q => p_ZL14storage_matrix_110_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_111_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_111_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_2__181_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__181_1\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__181_2\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_111_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_111_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_111_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_111_ROM_AUTO_1R is
  signal \q0[0]_i_4__214_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__183_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__182_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__181_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__181_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__181_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__181_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__214\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__181_2\,
      I1 => \q0_reg[0]_i_2__181_1\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_2__181_0\,
      I4 => Q(0),
      O => \q0[0]_i_4__214_n_3\
    );
\q0[0]_i_5__183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100200000000000"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__181_0\,
      I2 => \q0_reg[0]_i_2__181_1\,
      I3 => address0(0),
      I4 => Q(1),
      I5 => \q0_reg[0]_i_2__181_2\,
      O => \q0[0]_i_5__183_n_3\
    );
\q0[0]_i_6__182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000800040000"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__181_0\,
      I2 => \q0_reg[0]_i_2__181_1\,
      I3 => address0(0),
      I4 => Q(1),
      I5 => \q0_reg[0]_i_2__181_2\,
      O => \q0[0]_i_6__182_n_3\
    );
\q0[0]_i_7__181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000030150"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__181_2\,
      I2 => address0(0),
      I3 => \q0_reg[0]_i_2__181_1\,
      I4 => Q(1),
      I5 => \q0_reg[0]_i_2__181_0\,
      O => \q0[0]_i_7__181_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__181_n_3\,
      Q => p_ZL14storage_matrix_111_q0,
      R => '0'
    );
\q0_reg[0]_i_1__181\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__181_n_3\,
      I1 => \q0_reg[0]_i_3__181_n_3\,
      O => \q0_reg[0]_i_1__181_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__181\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__214_n_3\,
      I1 => \q0[0]_i_5__183_n_3\,
      O => \q0_reg[0]_i_2__181_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__181\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__182_n_3\,
      I1 => \q0[0]_i_7__181_n_3\,
      O => \q0_reg[0]_i_3__181_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_112_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_112_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__12_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__12_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__12_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__12_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__12_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__12_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_112_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_112_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_112_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_112_ROM_AUTO_1R is
  signal \q0[0]_i_4__12_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__12_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__12_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__12_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__12_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__12_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000940400800091"
    )
        port map (
      I0 => \q0_reg[0]_i_2__12_0\,
      I1 => \q0_reg[0]_i_2__12_1\,
      I2 => \q0_reg[0]_i_2__12_2\,
      I3 => \q0_reg[0]_i_2__12_3\,
      I4 => \q0_reg[0]_i_2__12_4\,
      I5 => \q0_reg[0]_i_2__12_5\,
      O => \q0[0]_i_4__12_n_3\
    );
\q0[0]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000044000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__12_3\,
      I1 => \q0_reg[0]_i_2__12_4\,
      I2 => \q0_reg[0]_i_2__12_2\,
      I3 => \q0_reg[0]_i_2__12_5\,
      I4 => \q0_reg[0]_i_2__12_1\,
      I5 => \q0_reg[0]_i_2__12_0\,
      O => \q0[0]_i_5__12_n_3\
    );
\q0[0]_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040080480"
    )
        port map (
      I0 => \q0_reg[0]_i_2__12_0\,
      I1 => \q0_reg[0]_i_2__12_3\,
      I2 => \q0_reg[0]_i_2__12_5\,
      I3 => \q0_reg[0]_i_2__12_2\,
      I4 => \q0_reg[0]_i_2__12_4\,
      I5 => \q0_reg[0]_i_2__12_1\,
      O => \q0[0]_i_6__12_n_3\
    );
\q0[0]_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007009040006000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__12_0\,
      I1 => \q0_reg[0]_i_2__12_1\,
      I2 => \q0_reg[0]_i_2__12_3\,
      I3 => \q0_reg[0]_i_2__12_2\,
      I4 => \q0_reg[0]_i_2__12_4\,
      I5 => \q0_reg[0]_i_2__12_5\,
      O => \q0[0]_i_7__12_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__12_n_3\,
      Q => p_ZL14storage_matrix_112_q0,
      R => '0'
    );
\q0_reg[0]_i_1__12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__12_n_3\,
      I1 => \q0_reg[0]_i_3__12_n_3\,
      O => \q0_reg[0]_i_1__12_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__12_n_3\,
      I1 => \q0[0]_i_5__12_n_3\,
      O => \q0_reg[0]_i_2__12_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__12_n_3\,
      I1 => \q0[0]_i_7__12_n_3\,
      O => \q0_reg[0]_i_3__12_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_113_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_113_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__39_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__39_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__39_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__39_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__39_4\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_113_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_113_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_113_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_113_ROM_AUTO_1R is
  signal \q0[0]_i_4__42_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__39_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__39_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__39_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__39_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__39_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__39_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005008410002"
    )
        port map (
      I0 => \q0_reg[0]_i_2__39_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_2__39_1\,
      I3 => \q0_reg[0]_i_2__39_2\,
      I4 => \q0_reg[0]_i_2__39_3\,
      I5 => \q0_reg[0]_i_2__39_4\,
      O => \q0[0]_i_4__42_n_3\
    );
\q0[0]_i_5__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A20040002100100"
    )
        port map (
      I0 => \q0_reg[0]_i_2__39_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_2__39_3\,
      I3 => \q0_reg[0]_i_2__39_2\,
      I4 => \q0_reg[0]_i_2__39_4\,
      I5 => \q0_reg[0]_i_2__39_1\,
      O => \q0[0]_i_5__39_n_3\
    );
\q0[0]_i_6__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080002800802001"
    )
        port map (
      I0 => \q0_reg[0]_i_2__39_0\,
      I1 => \q0_reg[0]_i_2__39_1\,
      I2 => \q0_reg[0]_i_2__39_2\,
      I3 => \q0_reg[0]_i_2__39_3\,
      I4 => \q0_reg[0]_i_2__39_4\,
      I5 => Q(0),
      O => \q0[0]_i_6__39_n_3\
    );
\q0[0]_i_7__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000002000000CC2"
    )
        port map (
      I0 => \q0_reg[0]_i_2__39_0\,
      I1 => \q0_reg[0]_i_2__39_1\,
      I2 => \q0_reg[0]_i_2__39_4\,
      I3 => \q0_reg[0]_i_2__39_2\,
      I4 => \q0_reg[0]_i_2__39_3\,
      I5 => Q(0),
      O => \q0[0]_i_7__39_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__39_n_3\,
      Q => p_ZL14storage_matrix_113_q0,
      R => '0'
    );
\q0_reg[0]_i_1__39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__39_n_3\,
      I1 => \q0_reg[0]_i_3__39_n_3\,
      O => \q0_reg[0]_i_1__39_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__42_n_3\,
      I1 => \q0[0]_i_5__39_n_3\,
      O => \q0_reg[0]_i_2__39_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__39_n_3\,
      I1 => \q0[0]_i_7__39_n_3\,
      O => \q0_reg[0]_i_3__39_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_114_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_114_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__61_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__61_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__61_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__61_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__61_4\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_114_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_114_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_114_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_114_ROM_AUTO_1R is
  signal \q0[0]_i_4__69_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__61_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__61_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__61_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__61_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__61_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__61_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000400000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__61_4\,
      I1 => \q0_reg[0]_i_2__61_3\,
      I2 => \q0_reg[0]_i_2__61_2\,
      I3 => \q0_reg[0]_i_2__61_1\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_2__61_0\,
      O => \q0[0]_i_4__69_n_3\
    );
\q0[0]_i_5__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480100000202000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__61_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_2__61_1\,
      I3 => \q0_reg[0]_i_2__61_3\,
      I4 => \q0_reg[0]_i_2__61_2\,
      I5 => \q0_reg[0]_i_2__61_4\,
      O => \q0[0]_i_5__61_n_3\
    );
\q0[0]_i_6__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080401580000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__61_0\,
      I1 => \q0_reg[0]_i_2__61_1\,
      I2 => Q(0),
      I3 => \q0_reg[0]_i_2__61_3\,
      I4 => \q0_reg[0]_i_2__61_2\,
      I5 => \q0_reg[0]_i_2__61_4\,
      O => \q0[0]_i_6__61_n_3\
    );
\q0[0]_i_7__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002014000200000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__61_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_2__61_1\,
      I3 => \q0_reg[0]_i_2__61_2\,
      I4 => \q0_reg[0]_i_2__61_3\,
      I5 => \q0_reg[0]_i_2__61_4\,
      O => \q0[0]_i_7__61_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__61_n_3\,
      Q => p_ZL14storage_matrix_114_q0,
      R => '0'
    );
\q0_reg[0]_i_1__61\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__61_n_3\,
      I1 => \q0_reg[0]_i_3__61_n_3\,
      O => \q0_reg[0]_i_1__61_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__69_n_3\,
      I1 => \q0[0]_i_5__61_n_3\,
      O => \q0_reg[0]_i_2__61_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__61_n_3\,
      I1 => \q0[0]_i_7__61_n_3\,
      O => \q0_reg[0]_i_3__61_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_115_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_115_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__90_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__90_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__90_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__90_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__90_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__90_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_115_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_115_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_115_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_115_ROM_AUTO_1R is
  signal \q0[0]_i_4__100_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__90_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__90_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__90_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__90_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__90_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__90_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__90_1\,
      I1 => \q0_reg[0]_i_2__90_3\,
      I2 => \q0_reg[0]_i_2__90_2\,
      I3 => \q0_reg[0]_i_2__90_4\,
      I4 => \q0_reg[0]_i_2__90_5\,
      I5 => \q0_reg[0]_i_2__90_0\,
      O => \q0[0]_i_4__100_n_3\
    );
\q0[0]_i_5__90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008004001"
    )
        port map (
      I0 => \q0_reg[0]_i_2__90_3\,
      I1 => \q0_reg[0]_i_2__90_2\,
      I2 => \q0_reg[0]_i_2__90_4\,
      I3 => \q0_reg[0]_i_2__90_5\,
      I4 => \q0_reg[0]_i_2__90_1\,
      I5 => \q0_reg[0]_i_2__90_0\,
      O => \q0[0]_i_5__90_n_3\
    );
\q0[0]_i_6__90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1090001002400022"
    )
        port map (
      I0 => \q0_reg[0]_i_2__90_0\,
      I1 => \q0_reg[0]_i_2__90_1\,
      I2 => \q0_reg[0]_i_2__90_2\,
      I3 => \q0_reg[0]_i_2__90_3\,
      I4 => \q0_reg[0]_i_2__90_4\,
      I5 => \q0_reg[0]_i_2__90_5\,
      O => \q0[0]_i_6__90_n_3\
    );
\q0[0]_i_7__90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000300"
    )
        port map (
      I0 => \q0_reg[0]_i_2__90_3\,
      I1 => \q0_reg[0]_i_2__90_0\,
      I2 => \q0_reg[0]_i_2__90_5\,
      I3 => \q0_reg[0]_i_2__90_2\,
      I4 => \q0_reg[0]_i_2__90_4\,
      I5 => \q0_reg[0]_i_2__90_1\,
      O => \q0[0]_i_7__90_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__90_n_3\,
      Q => p_ZL14storage_matrix_115_q0,
      R => '0'
    );
\q0_reg[0]_i_1__90\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__90_n_3\,
      I1 => \q0_reg[0]_i_3__90_n_3\,
      O => \q0_reg[0]_i_1__90_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__100_n_3\,
      I1 => \q0[0]_i_5__90_n_3\,
      O => \q0_reg[0]_i_2__90_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__90_n_3\,
      I1 => \q0[0]_i_7__90_n_3\,
      O => \q0_reg[0]_i_3__90_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_116_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_116_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_116_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_116_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_116_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_116_ROM_AUTO_1R is
  signal \q0[0]_i_1__32_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__31_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__27_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F02222"
    )
        port map (
      I0 => \q0[0]_i_2__31_n_3\,
      I1 => Q(2),
      I2 => \q0[0]_i_3__27_n_3\,
      I3 => \q0_reg[0]_0\,
      I4 => address0(0),
      O => \q0[0]_i_1__32_n_3\
    );
\q0[0]_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0851000E00080000"
    )
        port map (
      I0 => address0(1),
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => Q(1),
      I5 => Q(0),
      O => \q0[0]_i_2__31_n_3\
    );
\q0[0]_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000C0118440"
    )
        port map (
      I0 => address0(1),
      I1 => \q0_reg[0]_1\,
      I2 => Q(2),
      I3 => \q0_reg[0]_2\,
      I4 => Q(1),
      I5 => Q(0),
      O => \q0[0]_i_3__27_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_3\(0),
      D => \q0[0]_i_1__32_n_3\,
      Q => p_ZL14storage_matrix_116_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_117_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_117_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__134_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__134_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__134_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__134_3\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_117_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_117_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_117_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_117_ROM_AUTO_1R is
  signal \q0[0]_i_4__155_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__135_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__135_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__134_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__134_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__134_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__134_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000804000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__134_0\,
      I1 => \q0_reg[0]_i_3__134_1\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \q0_reg[0]_i_3__134_2\,
      I5 => \q0_reg[0]_i_3__134_3\,
      O => \q0[0]_i_4__155_n_3\
    );
\q0[0]_i_5__135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000041002002480"
    )
        port map (
      I0 => \q0_reg[0]_i_3__134_3\,
      I1 => \q0_reg[0]_i_3__134_2\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => \q0_reg[0]_i_3__134_1\,
      I5 => \q0_reg[0]_i_3__134_0\,
      O => \q0[0]_i_5__135_n_3\
    );
\q0[0]_i_6__135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C2081008"
    )
        port map (
      I0 => \q0_reg[0]_i_3__134_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__134_2\,
      I4 => \q0_reg[0]_i_3__134_1\,
      I5 => \q0_reg[0]_i_3__134_3\,
      O => \q0[0]_i_6__135_n_3\
    );
\q0[0]_i_7__134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000010000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__134_2\,
      I1 => \q0_reg[0]_i_3__134_0\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__134_1\,
      I4 => Q(2),
      I5 => \q0_reg[0]_i_3__134_3\,
      O => \q0[0]_i_7__134_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__134_n_3\,
      Q => p_ZL14storage_matrix_117_q0,
      R => '0'
    );
\q0_reg[0]_i_1__134\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__134_n_3\,
      I1 => \q0_reg[0]_i_3__134_n_3\,
      O => \q0_reg[0]_i_1__134_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__134\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__155_n_3\,
      I1 => \q0[0]_i_5__135_n_3\,
      O => \q0_reg[0]_i_2__134_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__134\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__135_n_3\,
      I1 => \q0[0]_i_7__134_n_3\,
      O => \q0_reg[0]_i_3__134_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_118_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_118_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__157_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__157_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__157_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__157_3\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_118_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_118_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_118_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_118_ROM_AUTO_1R is
  signal \q0[0]_i_4__186_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__158_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__158_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__157_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__157_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__157_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__157_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0081000000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__157_0\,
      I1 => \q0_reg[0]_i_3__157_1\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \q0_reg[0]_i_3__157_2\,
      I5 => \q0_reg[0]_i_3__157_3\,
      O => \q0[0]_i_4__186_n_3\
    );
\q0[0]_i_5__158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004800440"
    )
        port map (
      I0 => \q0_reg[0]_i_3__157_2\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__157_1\,
      I4 => \q0_reg[0]_i_3__157_3\,
      I5 => \q0_reg[0]_i_3__157_0\,
      O => \q0[0]_i_5__158_n_3\
    );
\q0[0]_i_6__158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000801"
    )
        port map (
      I0 => \q0_reg[0]_i_3__157_0\,
      I1 => \q0_reg[0]_i_3__157_1\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \q0_reg[0]_i_3__157_2\,
      I5 => \q0_reg[0]_i_3__157_3\,
      O => \q0[0]_i_6__158_n_3\
    );
\q0[0]_i_7__157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009000000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__157_0\,
      I1 => \q0_reg[0]_i_3__157_1\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \q0_reg[0]_i_3__157_2\,
      I5 => \q0_reg[0]_i_3__157_3\,
      O => \q0[0]_i_7__157_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__157_n_3\,
      Q => p_ZL14storage_matrix_118_q0,
      R => '0'
    );
\q0_reg[0]_i_1__157\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__157_n_3\,
      I1 => \q0_reg[0]_i_3__157_n_3\,
      O => \q0_reg[0]_i_1__157_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__157\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__186_n_3\,
      I1 => \q0[0]_i_5__158_n_3\,
      O => \q0_reg[0]_i_2__157_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__157\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__158_n_3\,
      I1 => \q0[0]_i_7__157_n_3\,
      O => \q0_reg[0]_i_3__157_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_119_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_119_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_3__182_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__182_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__182_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__182_3\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_119_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_119_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_119_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_119_ROM_AUTO_1R is
  signal \q0[0]_i_4__215_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__184_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__183_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__182_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__182_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__182_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__182_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020020"
    )
        port map (
      I0 => \q0_reg[0]_i_3__182_0\,
      I1 => \q0_reg[0]_i_3__182_1\,
      I2 => \q0_reg[0]_i_3__182_2\,
      I3 => \q0_reg[0]_i_3__182_3\,
      I4 => Q(1),
      I5 => Q(0),
      O => \q0[0]_i_4__215_n_3\
    );
\q0[0]_i_5__184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008400800000300"
    )
        port map (
      I0 => \q0_reg[0]_i_3__182_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_3__182_3\,
      I3 => \q0_reg[0]_i_3__182_2\,
      I4 => \q0_reg[0]_i_3__182_1\,
      I5 => Q(1),
      O => \q0[0]_i_5__184_n_3\
    );
\q0[0]_i_6__183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002001000010"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__182_3\,
      I2 => \q0_reg[0]_i_3__182_2\,
      I3 => \q0_reg[0]_i_3__182_1\,
      I4 => \q0_reg[0]_i_3__182_0\,
      I5 => Q(1),
      O => \q0[0]_i_6__183_n_3\
    );
\q0[0]_i_7__182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400200000000000"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__182_0\,
      I2 => \q0_reg[0]_i_3__182_1\,
      I3 => \q0_reg[0]_i_3__182_2\,
      I4 => \q0_reg[0]_i_3__182_3\,
      I5 => Q(1),
      O => \q0[0]_i_7__182_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__182_n_3\,
      Q => p_ZL14storage_matrix_119_q0,
      R => '0'
    );
\q0_reg[0]_i_1__182\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__182_n_3\,
      I1 => \q0_reg[0]_i_3__182_n_3\,
      O => \q0_reg[0]_i_1__182_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__182\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__215_n_3\,
      I1 => \q0[0]_i_5__184_n_3\,
      O => \q0_reg[0]_i_2__182_n_3\,
      S => address0(0)
    );
\q0_reg[0]_i_3__182\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__183_n_3\,
      I1 => \q0[0]_i_7__182_n_3\,
      O => \q0_reg[0]_i_3__182_n_3\,
      S => address0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_11_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_11_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__78_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__78_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__78_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__78_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__78_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_11_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_11_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_11_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_11_ROM_AUTO_1R is
  signal \q0[0]_i_4__87_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__78_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__78_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__78_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__78_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__78_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__78_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"610814A680008000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__78_0\,
      I1 => \q0_reg[0]_i_3__78_1\,
      I2 => \q0_reg[0]_i_3__78_2\,
      I3 => \q0_reg[0]_i_3__78_3\,
      I4 => \q0_reg[0]_i_3__78_4\,
      I5 => Q(0),
      O => \q0[0]_i_4__87_n_3\
    );
\q0[0]_i_5__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200882800000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__78_1\,
      I1 => \q0_reg[0]_i_3__78_3\,
      I2 => \q0_reg[0]_i_3__78_2\,
      I3 => \q0_reg[0]_i_3__78_4\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_3__78_0\,
      O => \q0[0]_i_5__78_n_3\
    );
\q0[0]_i_6__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000100000400"
    )
        port map (
      I0 => \q0_reg[0]_i_3__78_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_3__78_2\,
      I3 => \q0_reg[0]_i_3__78_3\,
      I4 => \q0_reg[0]_i_3__78_1\,
      I5 => \q0_reg[0]_i_3__78_4\,
      O => \q0[0]_i_6__78_n_3\
    );
\q0[0]_i_7__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000C04040050"
    )
        port map (
      I0 => \q0_reg[0]_i_3__78_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_3__78_2\,
      I3 => \q0_reg[0]_i_3__78_3\,
      I4 => \q0_reg[0]_i_3__78_1\,
      I5 => \q0_reg[0]_i_3__78_4\,
      O => \q0[0]_i_7__78_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__78_n_3\,
      Q => p_ZL14storage_matrix_11_q0,
      R => '0'
    );
\q0_reg[0]_i_1__78\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__78_n_3\,
      I1 => \q0_reg[0]_i_3__78_n_3\,
      O => \q0_reg[0]_i_1__78_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__87_n_3\,
      I1 => \q0[0]_i_5__78_n_3\,
      O => \q0_reg[0]_i_2__78_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__78_n_3\,
      I1 => \q0[0]_i_7__78_n_3\,
      O => \q0_reg[0]_i_3__78_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_120_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_120_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__13_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__13_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__13_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__13_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__13_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__13_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_120_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_120_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_120_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_120_ROM_AUTO_1R is
  signal \q0[0]_i_4__13_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__13_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__13_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__13_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__13_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__13_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8100000000008000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__13_0\,
      I1 => \q0_reg[0]_i_2__13_1\,
      I2 => \q0_reg[0]_i_2__13_3\,
      I3 => \q0_reg[0]_i_2__13_4\,
      I4 => \q0_reg[0]_i_2__13_5\,
      I5 => \q0_reg[0]_i_2__13_2\,
      O => \q0[0]_i_4__13_n_3\
    );
\q0[0]_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2289302000005408"
    )
        port map (
      I0 => \q0_reg[0]_i_2__13_0\,
      I1 => \q0_reg[0]_i_2__13_2\,
      I2 => \q0_reg[0]_i_2__13_1\,
      I3 => \q0_reg[0]_i_2__13_4\,
      I4 => \q0_reg[0]_i_2__13_3\,
      I5 => \q0_reg[0]_i_2__13_5\,
      O => \q0[0]_i_5__13_n_3\
    );
\q0[0]_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820080004080208"
    )
        port map (
      I0 => \q0_reg[0]_i_2__13_0\,
      I1 => \q0_reg[0]_i_2__13_1\,
      I2 => \q0_reg[0]_i_2__13_4\,
      I3 => \q0_reg[0]_i_2__13_3\,
      I4 => \q0_reg[0]_i_2__13_5\,
      I5 => \q0_reg[0]_i_2__13_2\,
      O => \q0[0]_i_6__13_n_3\
    );
\q0[0]_i_7__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080458040"
    )
        port map (
      I0 => \q0_reg[0]_i_2__13_0\,
      I1 => \q0_reg[0]_i_2__13_1\,
      I2 => \q0_reg[0]_i_2__13_2\,
      I3 => \q0_reg[0]_i_2__13_3\,
      I4 => \q0_reg[0]_i_2__13_4\,
      I5 => \q0_reg[0]_i_2__13_5\,
      O => \q0[0]_i_7__13_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__13_n_3\,
      Q => p_ZL14storage_matrix_120_q0,
      R => '0'
    );
\q0_reg[0]_i_1__13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__13_n_3\,
      I1 => \q0_reg[0]_i_3__13_n_3\,
      O => \q0_reg[0]_i_1__13_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__13_n_3\,
      I1 => \q0[0]_i_5__13_n_3\,
      O => \q0_reg[0]_i_2__13_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__13_n_3\,
      I1 => \q0[0]_i_7__13_n_3\,
      O => \q0_reg[0]_i_3__13_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_121_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_121_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__40_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__40_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__40_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__40_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__40_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__40_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_121_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_121_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_121_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_121_ROM_AUTO_1R is
  signal \q0[0]_i_4__43_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__40_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__40_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__40_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__40_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__40_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__40_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002080800000400"
    )
        port map (
      I0 => \q0_reg[0]_i_2__40_0\,
      I1 => \q0_reg[0]_i_2__40_2\,
      I2 => \q0_reg[0]_i_2__40_4\,
      I3 => \q0_reg[0]_i_2__40_3\,
      I4 => \q0_reg[0]_i_2__40_5\,
      I5 => \q0_reg[0]_i_2__40_1\,
      O => \q0[0]_i_4__43_n_3\
    );
\q0[0]_i_5__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"601089A000800000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__40_0\,
      I1 => \q0_reg[0]_i_2__40_1\,
      I2 => \q0_reg[0]_i_2__40_3\,
      I3 => \q0_reg[0]_i_2__40_4\,
      I4 => \q0_reg[0]_i_2__40_5\,
      I5 => \q0_reg[0]_i_2__40_2\,
      O => \q0[0]_i_5__40_n_3\
    );
\q0[0]_i_6__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200401202800001"
    )
        port map (
      I0 => \q0_reg[0]_i_2__40_0\,
      I1 => \q0_reg[0]_i_2__40_1\,
      I2 => \q0_reg[0]_i_2__40_2\,
      I3 => \q0_reg[0]_i_2__40_3\,
      I4 => \q0_reg[0]_i_2__40_4\,
      I5 => \q0_reg[0]_i_2__40_5\,
      O => \q0[0]_i_6__40_n_3\
    );
\q0[0]_i_7__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000083040"
    )
        port map (
      I0 => \q0_reg[0]_i_2__40_4\,
      I1 => \q0_reg[0]_i_2__40_0\,
      I2 => \q0_reg[0]_i_2__40_2\,
      I3 => \q0_reg[0]_i_2__40_3\,
      I4 => \q0_reg[0]_i_2__40_5\,
      I5 => \q0_reg[0]_i_2__40_1\,
      O => \q0[0]_i_7__40_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__40_n_3\,
      Q => p_ZL14storage_matrix_121_q0,
      R => '0'
    );
\q0_reg[0]_i_1__40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__40_n_3\,
      I1 => \q0_reg[0]_i_3__40_n_3\,
      O => \q0_reg[0]_i_1__40_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__43_n_3\,
      I1 => \q0[0]_i_5__40_n_3\,
      O => \q0_reg[0]_i_2__40_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__40_n_3\,
      I1 => \q0[0]_i_7__40_n_3\,
      O => \q0_reg[0]_i_3__40_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_122_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_122_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__62_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__62_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__62_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__62_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__62_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__62_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_122_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_122_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_122_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_122_ROM_AUTO_1R is
  signal \q0[0]_i_4__70_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__62_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__62_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__62_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__62_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__62_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__62_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4800000000004005"
    )
        port map (
      I0 => \q0_reg[0]_i_2__62_0\,
      I1 => \q0_reg[0]_i_2__62_1\,
      I2 => \q0_reg[0]_i_2__62_2\,
      I3 => \q0_reg[0]_i_2__62_3\,
      I4 => \q0_reg[0]_i_2__62_4\,
      I5 => \q0_reg[0]_i_2__62_5\,
      O => \q0[0]_i_4__70_n_3\
    );
\q0[0]_i_5__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100D000040020006"
    )
        port map (
      I0 => \q0_reg[0]_i_2__62_0\,
      I1 => \q0_reg[0]_i_2__62_2\,
      I2 => \q0_reg[0]_i_2__62_5\,
      I3 => \q0_reg[0]_i_2__62_1\,
      I4 => \q0_reg[0]_i_2__62_4\,
      I5 => \q0_reg[0]_i_2__62_3\,
      O => \q0[0]_i_5__62_n_3\
    );
\q0[0]_i_6__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40010008A6100000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__62_0\,
      I1 => \q0_reg[0]_i_2__62_2\,
      I2 => \q0_reg[0]_i_2__62_5\,
      I3 => \q0_reg[0]_i_2__62_1\,
      I4 => \q0_reg[0]_i_2__62_4\,
      I5 => \q0_reg[0]_i_2__62_3\,
      O => \q0[0]_i_6__62_n_3\
    );
\q0[0]_i_7__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004400000000810"
    )
        port map (
      I0 => \q0_reg[0]_i_2__62_0\,
      I1 => \q0_reg[0]_i_2__62_2\,
      I2 => \q0_reg[0]_i_2__62_3\,
      I3 => \q0_reg[0]_i_2__62_1\,
      I4 => \q0_reg[0]_i_2__62_4\,
      I5 => \q0_reg[0]_i_2__62_5\,
      O => \q0[0]_i_7__62_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__62_n_3\,
      Q => p_ZL14storage_matrix_122_q0,
      R => '0'
    );
\q0_reg[0]_i_1__62\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__62_n_3\,
      I1 => \q0_reg[0]_i_3__62_n_3\,
      O => \q0_reg[0]_i_1__62_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__70_n_3\,
      I1 => \q0[0]_i_5__62_n_3\,
      O => \q0_reg[0]_i_2__62_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__62_n_3\,
      I1 => \q0[0]_i_7__62_n_3\,
      O => \q0_reg[0]_i_3__62_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_123_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_123_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__91_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__91_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__91_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__91_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__91_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__91_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_123_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_123_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_123_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_123_ROM_AUTO_1R is
  signal \q0[0]_i_4__101_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__91_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__91_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__91_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__91_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__91_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__91_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001409000000080"
    )
        port map (
      I0 => \q0_reg[0]_i_2__91_0\,
      I1 => \q0_reg[0]_i_2__91_5\,
      I2 => \q0_reg[0]_i_2__91_1\,
      I3 => \q0_reg[0]_i_2__91_2\,
      I4 => \q0_reg[0]_i_2__91_4\,
      I5 => \q0_reg[0]_i_2__91_3\,
      O => \q0[0]_i_4__101_n_3\
    );
\q0[0]_i_5__91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000084001200000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__91_0\,
      I1 => \q0_reg[0]_i_2__91_5\,
      I2 => \q0_reg[0]_i_2__91_3\,
      I3 => \q0_reg[0]_i_2__91_4\,
      I4 => \q0_reg[0]_i_2__91_2\,
      I5 => \q0_reg[0]_i_2__91_1\,
      O => \q0[0]_i_5__91_n_3\
    );
\q0[0]_i_6__91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004081000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__91_0\,
      I1 => \q0_reg[0]_i_2__91_5\,
      I2 => \q0_reg[0]_i_2__91_3\,
      I3 => \q0_reg[0]_i_2__91_2\,
      I4 => \q0_reg[0]_i_2__91_4\,
      I5 => \q0_reg[0]_i_2__91_1\,
      O => \q0[0]_i_6__91_n_3\
    );
\q0[0]_i_7__91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080044620000002"
    )
        port map (
      I0 => \q0_reg[0]_i_2__91_0\,
      I1 => \q0_reg[0]_i_2__91_1\,
      I2 => \q0_reg[0]_i_2__91_2\,
      I3 => \q0_reg[0]_i_2__91_3\,
      I4 => \q0_reg[0]_i_2__91_4\,
      I5 => \q0_reg[0]_i_2__91_5\,
      O => \q0[0]_i_7__91_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__91_n_3\,
      Q => p_ZL14storage_matrix_123_q0,
      R => '0'
    );
\q0_reg[0]_i_1__91\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__91_n_3\,
      I1 => \q0_reg[0]_i_3__91_n_3\,
      O => \q0_reg[0]_i_1__91_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__101_n_3\,
      I1 => \q0[0]_i_5__91_n_3\,
      O => \q0_reg[0]_i_2__91_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__91_n_3\,
      I1 => \q0[0]_i_7__91_n_3\,
      O => \q0_reg[0]_i_3__91_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_124_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_124_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_i_2__108_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__108_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__108_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__108_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__108_4\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_124_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_124_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_124_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_124_ROM_AUTO_1R is
  signal \q0[0]_i_4__124_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__109_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__109_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__108_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__108_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__108_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__108_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000100000000604"
    )
        port map (
      I0 => \q0_reg[0]_i_2__108_0\,
      I1 => Q(2),
      I2 => \q0_reg[0]_i_2__108_4\,
      I3 => \q0_reg[0]_i_2__108_3\,
      I4 => \q0_reg[0]_i_2__108_2\,
      I5 => \q0_reg[0]_i_2__108_1\,
      O => \q0[0]_i_4__124_n_3\
    );
\q0[0]_i_5__109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000088000101B0"
    )
        port map (
      I0 => \q0_reg[0]_i_2__108_0\,
      I1 => \q0_reg[0]_i_2__108_1\,
      I2 => \q0_reg[0]_i_2__108_4\,
      I3 => \q0_reg[0]_i_2__108_3\,
      I4 => \q0_reg[0]_i_2__108_2\,
      I5 => Q(2),
      O => \q0[0]_i_5__109_n_3\
    );
\q0[0]_i_6__109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000010010008"
    )
        port map (
      I0 => \q0_reg[0]_i_2__108_0\,
      I1 => \q0_reg[0]_i_2__108_1\,
      I2 => \q0_reg[0]_i_2__108_2\,
      I3 => \q0_reg[0]_i_2__108_3\,
      I4 => \q0_reg[0]_i_2__108_4\,
      I5 => Q(2),
      O => \q0[0]_i_6__109_n_3\
    );
\q0[0]_i_7__108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800080E400000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__108_3\,
      I1 => \q0_reg[0]_i_2__108_2\,
      I2 => \q0_reg[0]_i_2__108_4\,
      I3 => \q0_reg[0]_i_2__108_1\,
      I4 => Q(2),
      I5 => \q0_reg[0]_i_2__108_0\,
      O => \q0[0]_i_7__108_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__108_n_3\,
      Q => p_ZL14storage_matrix_124_q0,
      R => '0'
    );
\q0_reg[0]_i_1__108\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__108_n_3\,
      I1 => \q0_reg[0]_i_3__108_n_3\,
      O => \q0_reg[0]_i_1__108_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__124_n_3\,
      I1 => \q0[0]_i_5__109_n_3\,
      O => \q0_reg[0]_i_2__108_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_3__108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__109_n_3\,
      I1 => \q0[0]_i_7__108_n_3\,
      O => \q0_reg[0]_i_3__108_n_3\,
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_125_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_125_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_i_3__135_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__135_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__135_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__135_3\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_125_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_125_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_125_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_125_ROM_AUTO_1R is
  signal \q0[0]_i_4__156_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__136_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__136_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__135_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__135_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__135_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__135_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01004010C0108000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__135_0\,
      I1 => \q0_reg[0]_i_3__135_1\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \q0_reg[0]_i_3__135_2\,
      I5 => \q0_reg[0]_i_3__135_3\,
      O => \q0[0]_i_4__156_n_3\
    );
\q0[0]_i_5__136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000600000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__135_0\,
      I1 => \q0_reg[0]_i_3__135_3\,
      I2 => \q0_reg[0]_i_3__135_2\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \q0_reg[0]_i_3__135_1\,
      O => \q0[0]_i_5__136_n_3\
    );
\q0[0]_i_6__136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000016"
    )
        port map (
      I0 => \q0_reg[0]_i_3__135_0\,
      I1 => \q0_reg[0]_i_3__135_1\,
      I2 => \q0_reg[0]_i_3__135_3\,
      I3 => \q0_reg[0]_i_3__135_2\,
      I4 => Q(3),
      I5 => Q(2),
      O => \q0[0]_i_6__136_n_3\
    );
\q0[0]_i_7__135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000080000008000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__135_1\,
      I1 => \q0_reg[0]_i_3__135_0\,
      I2 => \q0_reg[0]_i_3__135_3\,
      I3 => \q0_reg[0]_i_3__135_2\,
      I4 => Q(3),
      I5 => Q(2),
      O => \q0[0]_i_7__135_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__135_n_3\,
      Q => p_ZL14storage_matrix_125_q0,
      R => '0'
    );
\q0_reg[0]_i_1__135\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__135_n_3\,
      I1 => \q0_reg[0]_i_3__135_n_3\,
      O => \q0_reg[0]_i_1__135_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__135\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__156_n_3\,
      I1 => \q0[0]_i_5__136_n_3\,
      O => \q0_reg[0]_i_2__135_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_3__135\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__136_n_3\,
      I1 => \q0[0]_i_7__135_n_3\,
      O => \q0_reg[0]_i_3__135_n_3\,
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_126_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_126_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__158_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__158_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__158_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__158_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__158_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__158_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_126_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_126_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_126_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_126_ROM_AUTO_1R is
  signal \q0[0]_i_4__187_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__159_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__159_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__158_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__158_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__158_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__158_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010058002890418"
    )
        port map (
      I0 => \q0_reg[0]_i_2__158_0\,
      I1 => \q0_reg[0]_i_2__158_1\,
      I2 => \q0_reg[0]_i_2__158_2\,
      I3 => \q0_reg[0]_i_2__158_3\,
      I4 => \q0_reg[0]_i_2__158_4\,
      I5 => \q0_reg[0]_i_2__158_5\,
      O => \q0[0]_i_4__187_n_3\
    );
\q0[0]_i_5__159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040200800082"
    )
        port map (
      I0 => \q0_reg[0]_i_2__158_0\,
      I1 => \q0_reg[0]_i_2__158_2\,
      I2 => \q0_reg[0]_i_2__158_5\,
      I3 => \q0_reg[0]_i_2__158_4\,
      I4 => \q0_reg[0]_i_2__158_3\,
      I5 => \q0_reg[0]_i_2__158_1\,
      O => \q0[0]_i_5__159_n_3\
    );
\q0[0]_i_6__159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34000000040C0002"
    )
        port map (
      I0 => \q0_reg[0]_i_2__158_0\,
      I1 => \q0_reg[0]_i_2__158_1\,
      I2 => \q0_reg[0]_i_2__158_3\,
      I3 => \q0_reg[0]_i_2__158_5\,
      I4 => \q0_reg[0]_i_2__158_4\,
      I5 => \q0_reg[0]_i_2__158_2\,
      O => \q0[0]_i_6__159_n_3\
    );
\q0[0]_i_7__158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00000001002000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__158_0\,
      I1 => \q0_reg[0]_i_2__158_2\,
      I2 => \q0_reg[0]_i_2__158_5\,
      I3 => \q0_reg[0]_i_2__158_4\,
      I4 => \q0_reg[0]_i_2__158_3\,
      I5 => \q0_reg[0]_i_2__158_1\,
      O => \q0[0]_i_7__158_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__158_n_3\,
      Q => p_ZL14storage_matrix_126_q0,
      R => '0'
    );
\q0_reg[0]_i_1__158\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__158_n_3\,
      I1 => \q0_reg[0]_i_3__158_n_3\,
      O => \q0_reg[0]_i_1__158_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__158\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__187_n_3\,
      I1 => \q0[0]_i_5__159_n_3\,
      O => \q0_reg[0]_i_2__158_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__158\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__159_n_3\,
      I1 => \q0[0]_i_7__158_n_3\,
      O => \q0_reg[0]_i_3__158_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_127_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_127_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_i_3__183_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__183_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__183_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__183_3\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_127_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_127_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_127_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_127_ROM_AUTO_1R is
  signal \q0[0]_i_4__216_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__185_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__184_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__183_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__183_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__183_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__183_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050801000800020"
    )
        port map (
      I0 => \q0_reg[0]_i_3__183_0\,
      I1 => Q(2),
      I2 => \q0_reg[0]_i_3__183_2\,
      I3 => \q0_reg[0]_i_3__183_3\,
      I4 => Q(1),
      I5 => \q0_reg[0]_i_3__183_1\,
      O => \q0[0]_i_4__216_n_3\
    );
\q0[0]_i_5__185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1190000028000400"
    )
        port map (
      I0 => \q0_reg[0]_i_3__183_0\,
      I1 => \q0_reg[0]_i_3__183_1\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__183_2\,
      I4 => \q0_reg[0]_i_3__183_3\,
      I5 => Q(2),
      O => \q0[0]_i_5__185_n_3\
    );
\q0[0]_i_6__184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080212090110"
    )
        port map (
      I0 => \q0_reg[0]_i_3__183_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \q0_reg[0]_i_3__183_2\,
      I4 => \q0_reg[0]_i_3__183_3\,
      I5 => \q0_reg[0]_i_3__183_1\,
      O => \q0[0]_i_6__184_n_3\
    );
\q0[0]_i_7__183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300D0200C0000A0"
    )
        port map (
      I0 => \q0_reg[0]_i_3__183_0\,
      I1 => \q0_reg[0]_i_3__183_1\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__183_2\,
      I4 => \q0_reg[0]_i_3__183_3\,
      I5 => Q(2),
      O => \q0[0]_i_7__183_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__183_n_3\,
      Q => p_ZL14storage_matrix_127_q0,
      R => '0'
    );
\q0_reg[0]_i_1__183\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__183_n_3\,
      I1 => \q0_reg[0]_i_3__183_n_3\,
      O => \q0_reg[0]_i_1__183_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__183\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__216_n_3\,
      I1 => \q0[0]_i_5__185_n_3\,
      O => \q0_reg[0]_i_2__183_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__183\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__184_n_3\,
      I1 => \q0[0]_i_7__183_n_3\,
      O => \q0_reg[0]_i_3__183_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_128_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_128_q0 : out STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__14_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__14_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__14_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__14_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__14_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__14_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_128_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_128_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_128_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_128_ROM_AUTO_1R is
  signal \q0[0]_i_4__14_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__14_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__14_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__14_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__14_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__14_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__14_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400C4080000C0340"
    )
        port map (
      I0 => \q0_reg[0]_i_2__14_0\,
      I1 => \q0_reg[0]_i_2__14_1\,
      I2 => \q0_reg[0]_i_2__14_2\,
      I3 => \q0_reg[0]_i_2__14_3\,
      I4 => \q0_reg[0]_i_2__14_4\,
      I5 => \q0_reg[0]_i_2__14_5\,
      O => \q0[0]_i_4__14_n_3\
    );
\q0[0]_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00830C9000000110"
    )
        port map (
      I0 => \q0_reg[0]_i_2__14_0\,
      I1 => \q0_reg[0]_i_2__14_1\,
      I2 => \q0_reg[0]_i_2__14_5\,
      I3 => \q0_reg[0]_i_2__14_2\,
      I4 => \q0_reg[0]_i_2__14_3\,
      I5 => \q0_reg[0]_i_2__14_4\,
      O => \q0[0]_i_5__14_n_3\
    );
\q0[0]_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A400800100488A4"
    )
        port map (
      I0 => \q0_reg[0]_i_2__14_0\,
      I1 => \q0_reg[0]_i_2__14_1\,
      I2 => \q0_reg[0]_i_2__14_2\,
      I3 => \q0_reg[0]_i_2__14_3\,
      I4 => \q0_reg[0]_i_2__14_4\,
      I5 => \q0_reg[0]_i_2__14_5\,
      O => \q0[0]_i_6__14_n_3\
    );
\q0[0]_i_7__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04440040C000C403"
    )
        port map (
      I0 => \q0_reg[0]_i_2__14_4\,
      I1 => \q0_reg[0]_i_2__14_0\,
      I2 => \q0_reg[0]_i_2__14_5\,
      I3 => \q0_reg[0]_i_2__14_3\,
      I4 => \q0_reg[0]_i_2__14_2\,
      I5 => \q0_reg[0]_i_2__14_1\,
      O => \q0[0]_i_7__14_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__14_n_3\,
      Q => p_ZL14storage_matrix_128_q0,
      R => '0'
    );
\q0_reg[0]_i_1__14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__14_n_3\,
      I1 => \q0_reg[0]_i_3__14_n_3\,
      O => \q0_reg[0]_i_1__14_n_3\,
      S => address0(0)
    );
\q0_reg[0]_i_2__14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__14_n_3\,
      I1 => \q0[0]_i_5__14_n_3\,
      O => \q0_reg[0]_i_2__14_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__14_n_3\,
      I1 => \q0[0]_i_7__14_n_3\,
      O => \q0_reg[0]_i_3__14_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_129_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_129_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_i_2__41_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__41_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__41_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__41_3\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_129_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_129_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_129_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_129_ROM_AUTO_1R is
  signal \q0[0]_i_4__44_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__41_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__41_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__41_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__41_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__41_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__41_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090200484"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => \q0_reg[0]_i_2__41_1\,
      I3 => \q0_reg[0]_i_2__41_2\,
      I4 => \q0_reg[0]_i_2__41_3\,
      I5 => \q0_reg[0]_i_2__41_0\,
      O => \q0[0]_i_4__44_n_3\
    );
\q0[0]_i_5__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008202201000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__41_0\,
      I1 => \q0_reg[0]_i_2__41_1\,
      I2 => \q0_reg[0]_i_2__41_2\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => \q0_reg[0]_i_2__41_3\,
      O => \q0[0]_i_5__41_n_3\
    );
\q0[0]_i_6__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A808022880B"
    )
        port map (
      I0 => \q0_reg[0]_i_2__41_0\,
      I1 => \q0_reg[0]_i_2__41_1\,
      I2 => \q0_reg[0]_i_2__41_2\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => \q0_reg[0]_i_2__41_3\,
      O => \q0[0]_i_6__41_n_3\
    );
\q0[0]_i_7__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010004000800800"
    )
        port map (
      I0 => \q0_reg[0]_i_2__41_0\,
      I1 => Q(3),
      I2 => \q0_reg[0]_i_2__41_2\,
      I3 => Q(1),
      I4 => \q0_reg[0]_i_2__41_1\,
      I5 => \q0_reg[0]_i_2__41_3\,
      O => \q0[0]_i_7__41_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__41_n_3\,
      Q => p_ZL14storage_matrix_129_q0,
      R => '0'
    );
\q0_reg[0]_i_1__41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__41_n_3\,
      I1 => \q0_reg[0]_i_3__41_n_3\,
      O => \q0_reg[0]_i_1__41_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__44_n_3\,
      I1 => \q0[0]_i_5__41_n_3\,
      O => \q0_reg[0]_i_2__41_n_3\,
      S => Q(2)
    );
\q0_reg[0]_i_3__41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__41_n_3\,
      I1 => \q0[0]_i_7__41_n_3\,
      O => \q0_reg[0]_i_3__41_n_3\,
      S => Q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_12_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_12_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_12_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_12_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_12_ROM_AUTO_1R is
  signal \q0[0]_i_1__24_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__23_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__20_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \q0[0]_i_2__23_n_3\,
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0[0]_i_3__20_n_3\,
      I3 => \q0_reg[0]_2\,
      O => \q0[0]_i_1__24_n_3\
    );
\q0[0]_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020004000000"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => \q0_reg[0]_1\(1),
      I2 => address0(0),
      I3 => \q0_reg[0]_4\,
      I4 => address0(1),
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_2__23_n_3\
    );
\q0[0]_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014052000000002"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => address0(1),
      I2 => \q0_reg[0]_5\,
      I3 => \q0_reg[0]_4\,
      I4 => address0(0),
      I5 => \q0_reg[0]_3\,
      O => \q0[0]_i_3__20_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__24_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_130_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_130_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__63_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__63_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__63_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__63_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__63_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__63_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_130_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_130_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_130_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_130_ROM_AUTO_1R is
  signal \q0[0]_i_4__71_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__63_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__63_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__63_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__63_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__63_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__63_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__63_5\,
      I1 => \q0_reg[0]_i_2__63_4\,
      I2 => \q0_reg[0]_i_2__63_3\,
      I3 => \q0_reg[0]_i_2__63_2\,
      I4 => \q0_reg[0]_i_2__63_1\,
      I5 => \q0_reg[0]_i_2__63_0\,
      O => \q0[0]_i_4__71_n_3\
    );
\q0[0]_i_5__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020008000900"
    )
        port map (
      I0 => \q0_reg[0]_i_2__63_0\,
      I1 => \q0_reg[0]_i_2__63_1\,
      I2 => \q0_reg[0]_i_2__63_3\,
      I3 => \q0_reg[0]_i_2__63_2\,
      I4 => \q0_reg[0]_i_2__63_4\,
      I5 => \q0_reg[0]_i_2__63_5\,
      O => \q0[0]_i_5__63_n_3\
    );
\q0[0]_i_6__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001400002"
    )
        port map (
      I0 => \q0_reg[0]_i_2__63_1\,
      I1 => \q0_reg[0]_i_2__63_2\,
      I2 => \q0_reg[0]_i_2__63_3\,
      I3 => \q0_reg[0]_i_2__63_4\,
      I4 => \q0_reg[0]_i_2__63_5\,
      I5 => \q0_reg[0]_i_2__63_0\,
      O => \q0[0]_i_6__63_n_3\
    );
\q0[0]_i_7__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00000002000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__63_0\,
      I1 => \q0_reg[0]_i_2__63_1\,
      I2 => \q0_reg[0]_i_2__63_2\,
      I3 => \q0_reg[0]_i_2__63_3\,
      I4 => \q0_reg[0]_i_2__63_4\,
      I5 => \q0_reg[0]_i_2__63_5\,
      O => \q0[0]_i_7__63_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__63_n_3\,
      Q => p_ZL14storage_matrix_130_q0,
      R => '0'
    );
\q0_reg[0]_i_1__63\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__63_n_3\,
      I1 => \q0_reg[0]_i_3__63_n_3\,
      O => \q0_reg[0]_i_1__63_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__71_n_3\,
      I1 => \q0[0]_i_5__63_n_3\,
      O => \q0_reg[0]_i_2__63_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__63_n_3\,
      I1 => \q0[0]_i_7__63_n_3\,
      O => \q0_reg[0]_i_3__63_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_131_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_131_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_131_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_131_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_131_ROM_AUTO_1R is
  signal \q0[0]_i_1__18_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__17_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__15_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0022F022"
    )
        port map (
      I0 => \q0[0]_i_2__17_n_3\,
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0[0]_i_3__15_n_3\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_1\(1),
      O => \q0[0]_i_1__18_n_3\
    );
\q0[0]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008120200000"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_5\,
      I2 => address0(1),
      I3 => \q0_reg[0]_3\,
      I4 => address0(0),
      I5 => \q0_reg[0]_4\,
      O => \q0[0]_i_2__17_n_3\
    );
\q0[0]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009800080000000"
    )
        port map (
      I0 => \q0_reg[0]_1\(0),
      I1 => \q0_reg[0]_3\,
      I2 => address0(1),
      I3 => \q0_reg[0]_4\,
      I4 => address0(0),
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_3__15_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__18_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_132_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_132_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__109_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__109_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__109_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__109_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__109_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__109_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_132_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_132_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_132_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_132_ROM_AUTO_1R is
  signal \q0[0]_i_4__125_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__110_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__110_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__109_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__109_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__109_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__109_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000020302"
    )
        port map (
      I0 => \q0_reg[0]_i_3__109_0\,
      I1 => \q0_reg[0]_i_3__109_4\,
      I2 => \q0_reg[0]_i_3__109_2\,
      I3 => \q0_reg[0]_i_3__109_1\,
      I4 => \q0_reg[0]_i_3__109_3\,
      I5 => \q0_reg[0]_i_3__109_5\,
      O => \q0[0]_i_4__125_n_3\
    );
\q0[0]_i_5__110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0240051000A80000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__109_0\,
      I1 => \q0_reg[0]_i_3__109_1\,
      I2 => \q0_reg[0]_i_3__109_2\,
      I3 => \q0_reg[0]_i_3__109_3\,
      I4 => \q0_reg[0]_i_3__109_4\,
      I5 => \q0_reg[0]_i_3__109_5\,
      O => \q0[0]_i_5__110_n_3\
    );
\q0[0]_i_6__110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4002001A15101000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__109_0\,
      I1 => \q0_reg[0]_i_3__109_4\,
      I2 => \q0_reg[0]_i_3__109_5\,
      I3 => \q0_reg[0]_i_3__109_1\,
      I4 => \q0_reg[0]_i_3__109_2\,
      I5 => \q0_reg[0]_i_3__109_3\,
      O => \q0[0]_i_6__110_n_3\
    );
\q0[0]_i_7__109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800003021022"
    )
        port map (
      I0 => \q0_reg[0]_i_3__109_0\,
      I1 => \q0_reg[0]_i_3__109_4\,
      I2 => \q0_reg[0]_i_3__109_3\,
      I3 => \q0_reg[0]_i_3__109_2\,
      I4 => \q0_reg[0]_i_3__109_1\,
      I5 => \q0_reg[0]_i_3__109_5\,
      O => \q0[0]_i_7__109_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__109_n_3\,
      Q => p_ZL14storage_matrix_132_q0,
      R => '0'
    );
\q0_reg[0]_i_1__109\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__109_n_3\,
      I1 => \q0_reg[0]_i_3__109_n_3\,
      O => \q0_reg[0]_i_1__109_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__125_n_3\,
      I1 => \q0[0]_i_5__110_n_3\,
      O => \q0_reg[0]_i_2__109_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__110_n_3\,
      I1 => \q0[0]_i_7__109_n_3\,
      O => \q0_reg[0]_i_3__109_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_133_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_133_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__136_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__136_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__136_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__136_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__136_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__136_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_133_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_133_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_133_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_133_ROM_AUTO_1R is
  signal \q0[0]_i_4__157_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__137_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__137_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__136_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__136_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__136_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__136_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000422000080304"
    )
        port map (
      I0 => \q0_reg[0]_i_2__136_0\,
      I1 => \q0_reg[0]_i_2__136_1\,
      I2 => \q0_reg[0]_i_2__136_2\,
      I3 => \q0_reg[0]_i_2__136_3\,
      I4 => \q0_reg[0]_i_2__136_4\,
      I5 => \q0_reg[0]_i_2__136_5\,
      O => \q0[0]_i_4__157_n_3\
    );
\q0[0]_i_5__137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A000882"
    )
        port map (
      I0 => \q0_reg[0]_i_2__136_2\,
      I1 => \q0_reg[0]_i_2__136_3\,
      I2 => \q0_reg[0]_i_2__136_4\,
      I3 => \q0_reg[0]_i_2__136_5\,
      I4 => \q0_reg[0]_i_2__136_1\,
      I5 => \q0_reg[0]_i_2__136_0\,
      O => \q0[0]_i_5__137_n_3\
    );
\q0[0]_i_6__137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000024020000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__136_0\,
      I1 => \q0_reg[0]_i_2__136_5\,
      I2 => \q0_reg[0]_i_2__136_4\,
      I3 => \q0_reg[0]_i_2__136_3\,
      I4 => \q0_reg[0]_i_2__136_2\,
      I5 => \q0_reg[0]_i_2__136_1\,
      O => \q0[0]_i_6__137_n_3\
    );
\q0[0]_i_7__136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040008082002"
    )
        port map (
      I0 => \q0_reg[0]_i_2__136_0\,
      I1 => \q0_reg[0]_i_2__136_5\,
      I2 => \q0_reg[0]_i_2__136_4\,
      I3 => \q0_reg[0]_i_2__136_3\,
      I4 => \q0_reg[0]_i_2__136_2\,
      I5 => \q0_reg[0]_i_2__136_1\,
      O => \q0[0]_i_7__136_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__136_n_3\,
      Q => p_ZL14storage_matrix_133_q0,
      R => '0'
    );
\q0_reg[0]_i_1__136\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__136_n_3\,
      I1 => \q0_reg[0]_i_3__136_n_3\,
      O => \q0_reg[0]_i_1__136_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__136\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__157_n_3\,
      I1 => \q0[0]_i_5__137_n_3\,
      O => \q0_reg[0]_i_2__136_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__136\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__137_n_3\,
      I1 => \q0[0]_i_7__136_n_3\,
      O => \q0_reg[0]_i_3__136_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_134_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_134_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__159_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__159_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__159_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__159_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__159_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__159_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_134_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_134_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_134_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_134_ROM_AUTO_1R is
  signal \q0[0]_i_4__188_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__160_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__160_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__159_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__159_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__159_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__159_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020000001440"
    )
        port map (
      I0 => \q0_reg[0]_i_2__159_0\,
      I1 => \q0_reg[0]_i_2__159_5\,
      I2 => \q0_reg[0]_i_2__159_1\,
      I3 => \q0_reg[0]_i_2__159_2\,
      I4 => \q0_reg[0]_i_2__159_3\,
      I5 => \q0_reg[0]_i_2__159_4\,
      O => \q0[0]_i_4__188_n_3\
    );
\q0[0]_i_5__160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000B000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__159_3\,
      I1 => \q0_reg[0]_i_2__159_0\,
      I2 => \q0_reg[0]_i_2__159_4\,
      I3 => \q0_reg[0]_i_2__159_2\,
      I4 => \q0_reg[0]_i_2__159_1\,
      I5 => \q0_reg[0]_i_2__159_5\,
      O => \q0[0]_i_5__160_n_3\
    );
\q0[0]_i_6__160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000880010210010"
    )
        port map (
      I0 => \q0_reg[0]_i_2__159_0\,
      I1 => \q0_reg[0]_i_2__159_1\,
      I2 => \q0_reg[0]_i_2__159_2\,
      I3 => \q0_reg[0]_i_2__159_3\,
      I4 => \q0_reg[0]_i_2__159_4\,
      I5 => \q0_reg[0]_i_2__159_5\,
      O => \q0[0]_i_6__160_n_3\
    );
\q0[0]_i_7__159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000056040A020"
    )
        port map (
      I0 => \q0_reg[0]_i_2__159_0\,
      I1 => \q0_reg[0]_i_2__159_3\,
      I2 => \q0_reg[0]_i_2__159_5\,
      I3 => \q0_reg[0]_i_2__159_1\,
      I4 => \q0_reg[0]_i_2__159_2\,
      I5 => \q0_reg[0]_i_2__159_4\,
      O => \q0[0]_i_7__159_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__159_n_3\,
      Q => p_ZL14storage_matrix_134_q0,
      R => '0'
    );
\q0_reg[0]_i_1__159\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__159_n_3\,
      I1 => \q0_reg[0]_i_3__159_n_3\,
      O => \q0_reg[0]_i_1__159_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__159\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__188_n_3\,
      I1 => \q0[0]_i_5__160_n_3\,
      O => \q0_reg[0]_i_2__159_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__159\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__160_n_3\,
      I1 => \q0[0]_i_7__159_n_3\,
      O => \q0_reg[0]_i_3__159_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_135_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_135_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__184_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__184_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__184_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__184_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__184_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__184_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_135_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_135_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_135_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_135_ROM_AUTO_1R is
  signal \q0[0]_i_4__217_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__186_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__185_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__184_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__184_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__184_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__184_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400041480080A0"
    )
        port map (
      I0 => \q0_reg[0]_i_2__184_0\,
      I1 => \q0_reg[0]_i_2__184_1\,
      I2 => \q0_reg[0]_i_2__184_2\,
      I3 => \q0_reg[0]_i_2__184_3\,
      I4 => \q0_reg[0]_i_2__184_4\,
      I5 => \q0_reg[0]_i_2__184_5\,
      O => \q0[0]_i_4__217_n_3\
    );
\q0[0]_i_5__186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000500C002000040"
    )
        port map (
      I0 => \q0_reg[0]_i_2__184_0\,
      I1 => \q0_reg[0]_i_2__184_4\,
      I2 => \q0_reg[0]_i_2__184_1\,
      I3 => \q0_reg[0]_i_2__184_2\,
      I4 => \q0_reg[0]_i_2__184_3\,
      I5 => \q0_reg[0]_i_2__184_5\,
      O => \q0[0]_i_5__186_n_3\
    );
\q0[0]_i_6__185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015A0000000A000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__184_0\,
      I1 => \q0_reg[0]_i_2__184_2\,
      I2 => \q0_reg[0]_i_2__184_1\,
      I3 => \q0_reg[0]_i_2__184_4\,
      I4 => \q0_reg[0]_i_2__184_3\,
      I5 => \q0_reg[0]_i_2__184_5\,
      O => \q0[0]_i_6__185_n_3\
    );
\q0[0]_i_7__184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2100880010010105"
    )
        port map (
      I0 => \q0_reg[0]_i_2__184_0\,
      I1 => \q0_reg[0]_i_2__184_1\,
      I2 => \q0_reg[0]_i_2__184_5\,
      I3 => \q0_reg[0]_i_2__184_4\,
      I4 => \q0_reg[0]_i_2__184_2\,
      I5 => \q0_reg[0]_i_2__184_3\,
      O => \q0[0]_i_7__184_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__184_n_3\,
      Q => p_ZL14storage_matrix_135_q0,
      R => '0'
    );
\q0_reg[0]_i_1__184\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__184_n_3\,
      I1 => \q0_reg[0]_i_3__184_n_3\,
      O => \q0_reg[0]_i_1__184_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__184\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__217_n_3\,
      I1 => \q0[0]_i_5__186_n_3\,
      O => \q0_reg[0]_i_2__184_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__184\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__185_n_3\,
      I1 => \q0[0]_i_7__184_n_3\,
      O => \q0_reg[0]_i_3__184_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_136_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_136_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__15_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__15_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__15_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__15_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__15_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__15_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_136_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_136_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_136_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_136_ROM_AUTO_1R is
  signal \q0[0]_i_4__15_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__15_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__15_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__15_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__15_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__15_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__15_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100028400100808"
    )
        port map (
      I0 => \q0_reg[0]_i_2__15_0\,
      I1 => \q0_reg[0]_i_2__15_1\,
      I2 => \q0_reg[0]_i_2__15_5\,
      I3 => \q0_reg[0]_i_2__15_2\,
      I4 => \q0_reg[0]_i_2__15_3\,
      I5 => \q0_reg[0]_i_2__15_4\,
      O => \q0[0]_i_4__15_n_3\
    );
\q0[0]_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400001000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__15_5\,
      I1 => \q0_reg[0]_i_2__15_3\,
      I2 => \q0_reg[0]_i_2__15_2\,
      I3 => \q0_reg[0]_i_2__15_4\,
      I4 => \q0_reg[0]_i_2__15_1\,
      I5 => \q0_reg[0]_i_2__15_0\,
      O => \q0[0]_i_5__15_n_3\
    );
\q0[0]_i_6__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008024800511800"
    )
        port map (
      I0 => \q0_reg[0]_i_2__15_0\,
      I1 => \q0_reg[0]_i_2__15_1\,
      I2 => \q0_reg[0]_i_2__15_2\,
      I3 => \q0_reg[0]_i_2__15_3\,
      I4 => \q0_reg[0]_i_2__15_4\,
      I5 => \q0_reg[0]_i_2__15_5\,
      O => \q0[0]_i_6__15_n_3\
    );
\q0[0]_i_7__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080248400000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__15_3\,
      I1 => \q0_reg[0]_i_2__15_2\,
      I2 => \q0_reg[0]_i_2__15_5\,
      I3 => \q0_reg[0]_i_2__15_4\,
      I4 => \q0_reg[0]_i_2__15_1\,
      I5 => \q0_reg[0]_i_2__15_0\,
      O => \q0[0]_i_7__15_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__15_n_3\,
      Q => p_ZL14storage_matrix_136_q0,
      R => '0'
    );
\q0_reg[0]_i_1__15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__15_n_3\,
      I1 => \q0_reg[0]_i_3__15_n_3\,
      O => \q0_reg[0]_i_1__15_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__15_n_3\,
      I1 => \q0[0]_i_5__15_n_3\,
      O => \q0_reg[0]_i_2__15_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__15_n_3\,
      I1 => \q0[0]_i_7__15_n_3\,
      O => \q0_reg[0]_i_3__15_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_137_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_137_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_137_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_137_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_137_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_137_ROM_AUTO_1R is
  signal \q0[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__5_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__4_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__45_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__5_n_3\,
      I1 => \q0[0]_i_3__4_n_3\,
      I2 => Q(0),
      I3 => \q0[0]_i_4__45_n_3\,
      I4 => address0(1),
      O => \q0[0]_i_1__5_n_3\
    );
\q0[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400002000900"
    )
        port map (
      I0 => address0(0),
      I1 => Q(2),
      I2 => \q0_reg[0]_0\,
      I3 => Q(1),
      I4 => \q0_reg[0]_1\,
      I5 => Q(3),
      O => \q0[0]_i_2__5_n_3\
    );
\q0[0]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000200000"
    )
        port map (
      I0 => address0(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \q0_reg[0]_1\,
      I4 => \q0_reg[0]_0\,
      I5 => Q(2),
      O => \q0[0]_i_3__4_n_3\
    );
\q0[0]_i_4__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[0]_1\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => address0(0),
      O => \q0[0]_i_4__45_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0[0]_i_1__5_n_3\,
      Q => p_ZL14storage_matrix_137_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_138_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_138_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__64_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__64_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__64_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__64_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__64_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__64_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_138_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_138_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_138_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_138_ROM_AUTO_1R is
  signal \q0[0]_i_4__72_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__64_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__64_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__64_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__64_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__64_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__64_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000200000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__64_5\,
      I1 => \q0_reg[0]_i_2__64_0\,
      I2 => \q0_reg[0]_i_2__64_1\,
      I3 => \q0_reg[0]_i_2__64_2\,
      I4 => \q0_reg[0]_i_2__64_3\,
      I5 => \q0_reg[0]_i_2__64_4\,
      O => \q0[0]_i_4__72_n_3\
    );
\q0[0]_i_5__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040100100"
    )
        port map (
      I0 => \q0_reg[0]_i_2__64_0\,
      I1 => \q0_reg[0]_i_2__64_1\,
      I2 => \q0_reg[0]_i_2__64_2\,
      I3 => \q0_reg[0]_i_2__64_3\,
      I4 => \q0_reg[0]_i_2__64_4\,
      I5 => \q0_reg[0]_i_2__64_5\,
      O => \q0[0]_i_5__64_n_3\
    );
\q0[0]_i_6__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000001000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__64_5\,
      I1 => \q0_reg[0]_i_2__64_0\,
      I2 => \q0_reg[0]_i_2__64_1\,
      I3 => \q0_reg[0]_i_2__64_2\,
      I4 => \q0_reg[0]_i_2__64_3\,
      I5 => \q0_reg[0]_i_2__64_4\,
      O => \q0[0]_i_6__64_n_3\
    );
\q0[0]_i_7__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__64_4\,
      I1 => \q0_reg[0]_i_2__64_3\,
      I2 => \q0_reg[0]_i_2__64_2\,
      I3 => \q0_reg[0]_i_2__64_1\,
      I4 => \q0_reg[0]_i_2__64_0\,
      I5 => \q0_reg[0]_i_2__64_5\,
      O => \q0[0]_i_7__64_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__64_n_3\,
      Q => p_ZL14storage_matrix_138_q0,
      R => '0'
    );
\q0_reg[0]_i_1__64\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__64_n_3\,
      I1 => \q0_reg[0]_i_3__64_n_3\,
      O => \q0_reg[0]_i_1__64_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__72_n_3\,
      I1 => \q0[0]_i_5__64_n_3\,
      O => \q0_reg[0]_i_2__64_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__64_n_3\,
      I1 => \q0[0]_i_7__64_n_3\,
      O => \q0_reg[0]_i_3__64_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_139_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_139_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_139_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_139_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_139_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_139_ROM_AUTO_1R is
  signal \q0[0]_i_1__19_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__18_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__16_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__102_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \q0[0]_i_2__18_n_3\,
      I1 => \q0[0]_i_3__16_n_3\,
      I2 => Q(0),
      I3 => \q0[0]_i_4__102_n_3\,
      I4 => \q0_reg[0]_0\,
      O => \q0[0]_i_1__19_n_3\
    );
\q0[0]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_3\,
      I2 => address0(1),
      I3 => address0(0),
      I4 => \q0_reg[0]_1\,
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_2__18_n_3\
    );
\q0[0]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800008001220000"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_1\,
      I2 => address0(0),
      I3 => address0(1),
      I4 => \q0_reg[0]_3\,
      I5 => Q(1),
      O => \q0[0]_i_3__16_n_3\
    );
\q0[0]_i_4__102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003448000080"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => address0(1),
      I4 => address0(0),
      I5 => Q(1),
      O => \q0[0]_i_4__102_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_4\(0),
      D => \q0[0]_i_1__19_n_3\,
      Q => p_ZL14storage_matrix_139_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_13_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_13_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_i_3__124_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__124_1\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_13_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_13_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_13_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_13_ROM_AUTO_1R is
  signal \q0[0]_i_4__142_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__125_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__125_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__124_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__124_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__124_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__124_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400204000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => \q0_reg[0]_i_3__124_0\,
      I3 => Q(4),
      I4 => Q(5),
      I5 => \q0_reg[0]_i_3__124_1\,
      O => \q0[0]_i_4__142_n_3\
    );
\q0[0]_i_5__125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4200200800000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__124_0\,
      I1 => Q(5),
      I2 => Q(4),
      I3 => \q0_reg[0]_i_3__124_1\,
      I4 => Q(0),
      I5 => Q(3),
      O => \q0[0]_i_5__125_n_3\
    );
\q0[0]_i_6__125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__124_0\,
      I2 => Q(4),
      I3 => Q(5),
      I4 => \q0_reg[0]_i_3__124_1\,
      I5 => Q(3),
      O => \q0[0]_i_6__125_n_3\
    );
\q0[0]_i_7__124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000158000084"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => \q0_reg[0]_i_3__124_1\,
      I3 => Q(5),
      I4 => Q(4),
      I5 => \q0_reg[0]_i_3__124_0\,
      O => \q0[0]_i_7__124_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__124_n_3\,
      Q => p_ZL14storage_matrix_13_q0,
      R => '0'
    );
\q0_reg[0]_i_1__124\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__124_n_3\,
      I1 => \q0_reg[0]_i_3__124_n_3\,
      O => \q0_reg[0]_i_1__124_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_2__124\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__142_n_3\,
      I1 => \q0[0]_i_5__125_n_3\,
      O => \q0_reg[0]_i_2__124_n_3\,
      S => Q(2)
    );
\q0_reg[0]_i_3__124\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__125_n_3\,
      I1 => \q0[0]_i_7__124_n_3\,
      O => \q0_reg[0]_i_3__124_n_3\,
      S => Q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_140_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_140_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__110_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__110_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__110_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__110_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__110_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__110_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_140_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_140_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_140_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_140_ROM_AUTO_1R is
  signal \q0[0]_i_4__126_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__111_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__111_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__110_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__110_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__110_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__110_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008010004000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__110_5\,
      I1 => \q0_reg[0]_i_2__110_1\,
      I2 => \q0_reg[0]_i_2__110_3\,
      I3 => \q0_reg[0]_i_2__110_2\,
      I4 => \q0_reg[0]_i_2__110_4\,
      I5 => \q0_reg[0]_i_2__110_0\,
      O => \q0[0]_i_4__126_n_3\
    );
\q0[0]_i_5__111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202000020400"
    )
        port map (
      I0 => \q0_reg[0]_i_2__110_5\,
      I1 => \q0_reg[0]_i_2__110_4\,
      I2 => \q0_reg[0]_i_2__110_2\,
      I3 => \q0_reg[0]_i_2__110_3\,
      I4 => \q0_reg[0]_i_2__110_1\,
      I5 => \q0_reg[0]_i_2__110_0\,
      O => \q0[0]_i_5__111_n_3\
    );
\q0[0]_i_6__111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400000000200000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__110_5\,
      I1 => \q0_reg[0]_i_2__110_0\,
      I2 => \q0_reg[0]_i_2__110_1\,
      I3 => \q0_reg[0]_i_2__110_3\,
      I4 => \q0_reg[0]_i_2__110_2\,
      I5 => \q0_reg[0]_i_2__110_4\,
      O => \q0[0]_i_6__111_n_3\
    );
\q0[0]_i_7__110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008000000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__110_0\,
      I1 => \q0_reg[0]_i_2__110_1\,
      I2 => \q0_reg[0]_i_2__110_2\,
      I3 => \q0_reg[0]_i_2__110_3\,
      I4 => \q0_reg[0]_i_2__110_4\,
      I5 => \q0_reg[0]_i_2__110_5\,
      O => \q0[0]_i_7__110_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__110_n_3\,
      Q => p_ZL14storage_matrix_140_q0,
      R => '0'
    );
\q0_reg[0]_i_1__110\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__110_n_3\,
      I1 => \q0_reg[0]_i_3__110_n_3\,
      O => \q0_reg[0]_i_1__110_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__126_n_3\,
      I1 => \q0[0]_i_5__111_n_3\,
      O => \q0_reg[0]_i_2__110_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__111_n_3\,
      I1 => \q0[0]_i_7__110_n_3\,
      O => \q0_reg[0]_i_3__110_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_141_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_5\ : in STD_LOGIC;
    \q0_reg[0]_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_141_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_141_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_141_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_141_ROM_AUTO_1R is
  signal \q0[0]_i_1__38_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__37_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008A00000000"
    )
        port map (
      I0 => \q0[0]_i_2__37_n_3\,
      I1 => \q0_reg[0]_1\,
      I2 => address0(0),
      I3 => address0(1),
      I4 => \q0_reg[0]_2\,
      I5 => \q0_reg[0]_3\,
      O => \q0[0]_i_1__38_n_3\
    );
\q0[0]_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0000000000F2000"
    )
        port map (
      I0 => address0(0),
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_4\(0),
      I3 => \q0_reg[0]_1\,
      I4 => \q0_reg[0]_5\,
      I5 => \q0_reg[0]_6\,
      O => \q0[0]_i_2__37_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__38_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_142_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_142_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__160_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__160_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_2__160_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__160_3\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_142_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_142_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_142_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_142_ROM_AUTO_1R is
  signal \q0[0]_i_4__189_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__161_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__161_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__160_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__160_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__160_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__160_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050100800200002"
    )
        port map (
      I0 => \q0_reg[0]_i_2__160_0\,
      I1 => \q0_reg[0]_i_2__160_1\,
      I2 => Q(0),
      I3 => \q0_reg[0]_i_2__160_2\,
      I4 => Q(1),
      I5 => \q0_reg[0]_i_2__160_3\,
      O => \q0[0]_i_4__189_n_3\
    );
\q0[0]_i_5__161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3100204005000401"
    )
        port map (
      I0 => \q0_reg[0]_i_2__160_0\,
      I1 => \q0_reg[0]_i_2__160_1\,
      I2 => \q0_reg[0]_i_2__160_3\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \q0_reg[0]_i_2__160_2\,
      O => \q0[0]_i_5__161_n_3\
    );
\q0[0]_i_6__161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000400000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__160_0\,
      I1 => \q0_reg[0]_i_2__160_3\,
      I2 => \q0_reg[0]_i_2__160_2\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \q0_reg[0]_i_2__160_1\,
      O => \q0[0]_i_6__161_n_3\
    );
\q0[0]_i_7__160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088081000800060"
    )
        port map (
      I0 => \q0_reg[0]_i_2__160_0\,
      I1 => \q0_reg[0]_i_2__160_1\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \q0_reg[0]_i_2__160_2\,
      I5 => \q0_reg[0]_i_2__160_3\,
      O => \q0[0]_i_7__160_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__160_n_3\,
      Q => p_ZL14storage_matrix_142_q0,
      R => '0'
    );
\q0_reg[0]_i_1__160\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__160_n_3\,
      I1 => \q0_reg[0]_i_3__160_n_3\,
      O => \q0_reg[0]_i_1__160_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__160\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__189_n_3\,
      I1 => \q0[0]_i_5__161_n_3\,
      O => \q0_reg[0]_i_2__160_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__160\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__161_n_3\,
      I1 => \q0[0]_i_7__160_n_3\,
      O => \q0_reg[0]_i_3__160_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_143_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_143_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__185_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__185_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__185_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__185_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__185_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__185_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_143_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_143_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_143_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_143_ROM_AUTO_1R is
  signal \q0[0]_i_4__218_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__187_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__186_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__185_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__185_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__185_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__185_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0120300000140000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__185_0\,
      I1 => \q0_reg[0]_i_2__185_1\,
      I2 => \q0_reg[0]_i_2__185_5\,
      I3 => \q0_reg[0]_i_2__185_4\,
      I4 => \q0_reg[0]_i_2__185_2\,
      I5 => \q0_reg[0]_i_2__185_3\,
      O => \q0[0]_i_4__218_n_3\
    );
\q0[0]_i_5__187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8400000866189000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__185_0\,
      I1 => \q0_reg[0]_i_2__185_1\,
      I2 => \q0_reg[0]_i_2__185_4\,
      I3 => \q0_reg[0]_i_2__185_2\,
      I4 => \q0_reg[0]_i_2__185_3\,
      I5 => \q0_reg[0]_i_2__185_5\,
      O => \q0[0]_i_5__187_n_3\
    );
\q0[0]_i_6__186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045A08000000010"
    )
        port map (
      I0 => \q0_reg[0]_i_2__185_0\,
      I1 => \q0_reg[0]_i_2__185_3\,
      I2 => \q0_reg[0]_i_2__185_1\,
      I3 => \q0_reg[0]_i_2__185_2\,
      I4 => \q0_reg[0]_i_2__185_4\,
      I5 => \q0_reg[0]_i_2__185_5\,
      O => \q0[0]_i_6__186_n_3\
    );
\q0[0]_i_7__185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080018120150"
    )
        port map (
      I0 => \q0_reg[0]_i_2__185_0\,
      I1 => \q0_reg[0]_i_2__185_1\,
      I2 => \q0_reg[0]_i_2__185_2\,
      I3 => \q0_reg[0]_i_2__185_3\,
      I4 => \q0_reg[0]_i_2__185_4\,
      I5 => \q0_reg[0]_i_2__185_5\,
      O => \q0[0]_i_7__185_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__185_n_3\,
      Q => p_ZL14storage_matrix_143_q0,
      R => '0'
    );
\q0_reg[0]_i_1__185\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__185_n_3\,
      I1 => \q0_reg[0]_i_3__185_n_3\,
      O => \q0_reg[0]_i_1__185_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__185\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__218_n_3\,
      I1 => \q0[0]_i_5__187_n_3\,
      O => \q0_reg[0]_i_2__185_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__185\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__186_n_3\,
      I1 => \q0[0]_i_7__185_n_3\,
      O => \q0_reg[0]_i_3__185_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_144_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_144_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__16_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__16_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__16_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__16_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__16_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__16_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_144_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_144_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_144_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_144_ROM_AUTO_1R is
  signal \q0[0]_i_4__16_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__16_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__16_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__16_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__16_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__16_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__16_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500400020000082"
    )
        port map (
      I0 => \q0_reg[0]_i_3__16_0\,
      I1 => \q0_reg[0]_i_3__16_2\,
      I2 => \q0_reg[0]_i_3__16_1\,
      I3 => \q0_reg[0]_i_3__16_4\,
      I4 => \q0_reg[0]_i_3__16_5\,
      I5 => \q0_reg[0]_i_3__16_3\,
      O => \q0[0]_i_4__16_n_3\
    );
\q0[0]_i_5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080800008000142"
    )
        port map (
      I0 => \q0_reg[0]_i_3__16_0\,
      I1 => \q0_reg[0]_i_3__16_1\,
      I2 => \q0_reg[0]_i_3__16_3\,
      I3 => \q0_reg[0]_i_3__16_5\,
      I4 => \q0_reg[0]_i_3__16_4\,
      I5 => \q0_reg[0]_i_3__16_2\,
      O => \q0[0]_i_5__16_n_3\
    );
\q0[0]_i_6__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500040004893100"
    )
        port map (
      I0 => \q0_reg[0]_i_3__16_0\,
      I1 => \q0_reg[0]_i_3__16_1\,
      I2 => \q0_reg[0]_i_3__16_2\,
      I3 => \q0_reg[0]_i_3__16_3\,
      I4 => \q0_reg[0]_i_3__16_4\,
      I5 => \q0_reg[0]_i_3__16_5\,
      O => \q0[0]_i_6__16_n_3\
    );
\q0[0]_i_7__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0410C00000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__16_0\,
      I1 => \q0_reg[0]_i_3__16_3\,
      I2 => \q0_reg[0]_i_3__16_5\,
      I3 => \q0_reg[0]_i_3__16_4\,
      I4 => \q0_reg[0]_i_3__16_2\,
      I5 => \q0_reg[0]_i_3__16_1\,
      O => \q0[0]_i_7__16_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__16_n_3\,
      Q => p_ZL14storage_matrix_144_q0,
      R => '0'
    );
\q0_reg[0]_i_1__16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__16_n_3\,
      I1 => \q0_reg[0]_i_3__16_n_3\,
      O => \q0_reg[0]_i_1__16_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__16_n_3\,
      I1 => \q0[0]_i_5__16_n_3\,
      O => \q0_reg[0]_i_2__16_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__16_n_3\,
      I1 => \q0[0]_i_7__16_n_3\,
      O => \q0_reg[0]_i_3__16_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_145_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_145_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_i_3__42_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__42_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__42_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__42_3\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_145_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_145_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_145_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_145_ROM_AUTO_1R is
  signal \q0[0]_i_4__46_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__42_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__42_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__42_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__42_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__42_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__42_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0418281000028000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__42_0\,
      I1 => \q0_reg[0]_i_3__42_1\,
      I2 => Q(2),
      I3 => \q0_reg[0]_i_3__42_2\,
      I4 => \q0_reg[0]_i_3__42_3\,
      I5 => Q(1),
      O => \q0[0]_i_4__46_n_3\
    );
\q0[0]_i_5__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080040000C00104"
    )
        port map (
      I0 => \q0_reg[0]_i_3__42_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_3__42_3\,
      I3 => Q(2),
      I4 => \q0_reg[0]_i_3__42_1\,
      I5 => \q0_reg[0]_i_3__42_2\,
      O => \q0[0]_i_5__42_n_3\
    );
\q0[0]_i_6__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000030000040"
    )
        port map (
      I0 => \q0_reg[0]_i_3__42_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_3__42_3\,
      I3 => Q(2),
      I4 => \q0_reg[0]_i_3__42_1\,
      I5 => \q0_reg[0]_i_3__42_2\,
      O => \q0[0]_i_6__42_n_3\
    );
\q0[0]_i_7__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220000000010040"
    )
        port map (
      I0 => \q0_reg[0]_i_3__42_0\,
      I1 => \q0_reg[0]_i_3__42_3\,
      I2 => \q0_reg[0]_i_3__42_1\,
      I3 => Q(2),
      I4 => \q0_reg[0]_i_3__42_2\,
      I5 => Q(1),
      O => \q0[0]_i_7__42_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__42_n_3\,
      Q => p_ZL14storage_matrix_145_q0,
      R => '0'
    );
\q0_reg[0]_i_1__42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__42_n_3\,
      I1 => \q0_reg[0]_i_3__42_n_3\,
      O => \q0_reg[0]_i_1__42_n_3\,
      S => Q(3)
    );
\q0_reg[0]_i_2__42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__46_n_3\,
      I1 => \q0[0]_i_5__42_n_3\,
      O => \q0_reg[0]_i_2__42_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__42_n_3\,
      I1 => \q0[0]_i_7__42_n_3\,
      O => \q0_reg[0]_i_3__42_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_146_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_146_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__65_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__65_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__65_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__65_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__65_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__65_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_146_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_146_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_146_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_146_ROM_AUTO_1R is
  signal \q0[0]_i_4__73_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__65_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__65_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__65_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__65_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__65_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__65_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088040401000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__65_0\,
      I1 => \q0_reg[0]_i_3__65_1\,
      I2 => \q0_reg[0]_i_3__65_2\,
      I3 => \q0_reg[0]_i_3__65_3\,
      I4 => \q0_reg[0]_i_3__65_4\,
      I5 => \q0_reg[0]_i_3__65_5\,
      O => \q0[0]_i_4__73_n_3\
    );
\q0[0]_i_5__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2003400010020060"
    )
        port map (
      I0 => \q0_reg[0]_i_3__65_0\,
      I1 => \q0_reg[0]_i_3__65_1\,
      I2 => \q0_reg[0]_i_3__65_5\,
      I3 => \q0_reg[0]_i_3__65_3\,
      I4 => \q0_reg[0]_i_3__65_4\,
      I5 => \q0_reg[0]_i_3__65_2\,
      O => \q0[0]_i_5__65_n_3\
    );
\q0[0]_i_6__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001200440000014"
    )
        port map (
      I0 => \q0_reg[0]_i_3__65_0\,
      I1 => \q0_reg[0]_i_3__65_1\,
      I2 => \q0_reg[0]_i_3__65_5\,
      I3 => \q0_reg[0]_i_3__65_4\,
      I4 => \q0_reg[0]_i_3__65_3\,
      I5 => \q0_reg[0]_i_3__65_2\,
      O => \q0[0]_i_6__65_n_3\
    );
\q0[0]_i_7__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8005022200100000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__65_0\,
      I1 => \q0_reg[0]_i_3__65_3\,
      I2 => \q0_reg[0]_i_3__65_1\,
      I3 => \q0_reg[0]_i_3__65_4\,
      I4 => \q0_reg[0]_i_3__65_2\,
      I5 => \q0_reg[0]_i_3__65_5\,
      O => \q0[0]_i_7__65_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__65_n_3\,
      Q => p_ZL14storage_matrix_146_q0,
      R => '0'
    );
\q0_reg[0]_i_1__65\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__65_n_3\,
      I1 => \q0_reg[0]_i_3__65_n_3\,
      O => \q0_reg[0]_i_1__65_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__73_n_3\,
      I1 => \q0[0]_i_5__65_n_3\,
      O => \q0_reg[0]_i_2__65_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__65_n_3\,
      I1 => \q0[0]_i_7__65_n_3\,
      O => \q0_reg[0]_i_3__65_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_147_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_147_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_2__92_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__92_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__92_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__92_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__92_4\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_147_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_147_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_147_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_147_ROM_AUTO_1R is
  signal \q0[0]_i_4__103_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__92_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__92_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__92_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__92_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__92_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__92_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000001000200000"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__92_0\,
      I2 => \q0_reg[0]_i_2__92_1\,
      I3 => \q0_reg[0]_i_2__92_2\,
      I4 => \q0_reg[0]_i_2__92_3\,
      I5 => \q0_reg[0]_i_2__92_4\,
      O => \q0[0]_i_4__103_n_3\
    );
\q0[0]_i_5__92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A808000021002"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__92_3\,
      I2 => \q0_reg[0]_i_2__92_2\,
      I3 => \q0_reg[0]_i_2__92_1\,
      I4 => \q0_reg[0]_i_2__92_0\,
      I5 => \q0_reg[0]_i_2__92_4\,
      O => \q0[0]_i_5__92_n_3\
    );
\q0[0]_i_6__92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080800000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__92_0\,
      I1 => \q0_reg[0]_i_2__92_2\,
      I2 => \q0_reg[0]_i_2__92_1\,
      I3 => \q0_reg[0]_i_2__92_4\,
      I4 => \q0_reg[0]_i_2__92_3\,
      I5 => Q(0),
      O => \q0[0]_i_6__92_n_3\
    );
\q0[0]_i_7__92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020020000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__92_4\,
      I1 => \q0_reg[0]_i_2__92_2\,
      I2 => \q0_reg[0]_i_2__92_1\,
      I3 => \q0_reg[0]_i_2__92_0\,
      I4 => \q0_reg[0]_i_2__92_3\,
      I5 => Q(0),
      O => \q0[0]_i_7__92_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__92_n_3\,
      Q => p_ZL14storage_matrix_147_q0,
      R => '0'
    );
\q0_reg[0]_i_1__92\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__92_n_3\,
      I1 => \q0_reg[0]_i_3__92_n_3\,
      O => \q0_reg[0]_i_1__92_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__103_n_3\,
      I1 => \q0[0]_i_5__92_n_3\,
      O => \q0_reg[0]_i_2__92_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_3__92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__92_n_3\,
      I1 => \q0[0]_i_7__92_n_3\,
      O => \q0_reg[0]_i_3__92_n_3\,
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_148_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_148_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__111_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__111_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__111_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__111_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__111_4\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_148_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_148_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_148_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_148_ROM_AUTO_1R is
  signal \q0[0]_i_4__127_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__112_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__112_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__111_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__111_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__111_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__111_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080040000008080"
    )
        port map (
      I0 => \q0_reg[0]_i_3__111_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_3__111_1\,
      I3 => \q0_reg[0]_i_3__111_2\,
      I4 => \q0_reg[0]_i_3__111_3\,
      I5 => \q0_reg[0]_i_3__111_4\,
      O => \q0[0]_i_4__127_n_3\
    );
\q0[0]_i_5__112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2240000102200800"
    )
        port map (
      I0 => \q0_reg[0]_i_3__111_0\,
      I1 => \q0_reg[0]_i_3__111_3\,
      I2 => \q0_reg[0]_i_3__111_2\,
      I3 => \q0_reg[0]_i_3__111_1\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_3__111_4\,
      O => \q0[0]_i_5__112_n_3\
    );
\q0[0]_i_6__112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001002135040"
    )
        port map (
      I0 => \q0_reg[0]_i_3__111_0\,
      I1 => \q0_reg[0]_i_3__111_4\,
      I2 => Q(0),
      I3 => \q0_reg[0]_i_3__111_1\,
      I4 => \q0_reg[0]_i_3__111_2\,
      I5 => \q0_reg[0]_i_3__111_3\,
      O => \q0[0]_i_6__112_n_3\
    );
\q0[0]_i_7__111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400840"
    )
        port map (
      I0 => \q0_reg[0]_i_3__111_3\,
      I1 => \q0_reg[0]_i_3__111_2\,
      I2 => \q0_reg[0]_i_3__111_1\,
      I3 => \q0_reg[0]_i_3__111_4\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_3__111_0\,
      O => \q0[0]_i_7__111_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__111_n_3\,
      Q => p_ZL14storage_matrix_148_q0,
      R => '0'
    );
\q0_reg[0]_i_1__111\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__111_n_3\,
      I1 => \q0_reg[0]_i_3__111_n_3\,
      O => \q0_reg[0]_i_1__111_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__111\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__127_n_3\,
      I1 => \q0[0]_i_5__112_n_3\,
      O => \q0_reg[0]_i_2__111_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__111\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__112_n_3\,
      I1 => \q0[0]_i_7__111_n_3\,
      O => \q0_reg[0]_i_3__111_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_149_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_149_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_149_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_149_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_149_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_149_ROM_AUTO_1R is
  signal \q0[0]_i_1__39_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__38_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__33_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__158_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \q0[0]_i_2__38_n_3\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0[0]_i_3__33_n_3\,
      I3 => Q(0),
      I4 => \q0[0]_i_4__158_n_3\,
      O => \q0[0]_i_1__39_n_3\
    );
\q0[0]_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000010200804"
    )
        port map (
      I0 => \q0_reg[0]_4\,
      I1 => \q0_reg[0]_1\,
      I2 => address0(0),
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_3\,
      I5 => address0(1),
      O => \q0[0]_i_2__38_n_3\
    );
\q0[0]_i_3__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => address0(0),
      I2 => \q0_reg[0]_2\,
      I3 => \q0_reg[0]_3\,
      I4 => address0(1),
      I5 => \q0_reg[0]_4\,
      O => \q0[0]_i_3__33_n_3\
    );
\q0[0]_i_4__158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000002000"
    )
        port map (
      I0 => \q0_reg[0]_4\,
      I1 => address0(1),
      I2 => \q0_reg[0]_3\,
      I3 => \q0_reg[0]_2\,
      I4 => address0(0),
      I5 => \q0_reg[0]_1\,
      O => \q0[0]_i_4__158_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_5\(0),
      D => \q0[0]_i_1__39_n_3\,
      Q => p_ZL14storage_matrix_149_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_14_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_14_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__148_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__148_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__148_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__148_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__148_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__148_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_14_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_14_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_14_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_14_ROM_AUTO_1R is
  signal \q0[0]_i_4__173_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__149_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__149_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__148_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__148_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__148_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__148_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000308F00800000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__148_5\,
      I1 => \q0_reg[0]_i_3__148_2\,
      I2 => \q0_reg[0]_i_3__148_0\,
      I3 => \q0_reg[0]_i_3__148_3\,
      I4 => \q0_reg[0]_i_3__148_4\,
      I5 => \q0_reg[0]_i_3__148_1\,
      O => \q0[0]_i_4__173_n_3\
    );
\q0[0]_i_5__149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004130000010"
    )
        port map (
      I0 => \q0_reg[0]_i_3__148_0\,
      I1 => \q0_reg[0]_i_3__148_1\,
      I2 => \q0_reg[0]_i_3__148_2\,
      I3 => \q0_reg[0]_i_3__148_3\,
      I4 => \q0_reg[0]_i_3__148_4\,
      I5 => \q0_reg[0]_i_3__148_5\,
      O => \q0[0]_i_5__149_n_3\
    );
\q0[0]_i_6__149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2400005022000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__148_0\,
      I1 => \q0_reg[0]_i_3__148_1\,
      I2 => \q0_reg[0]_i_3__148_5\,
      I3 => \q0_reg[0]_i_3__148_4\,
      I4 => \q0_reg[0]_i_3__148_3\,
      I5 => \q0_reg[0]_i_3__148_2\,
      O => \q0[0]_i_6__149_n_3\
    );
\q0[0]_i_7__148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000108000000002"
    )
        port map (
      I0 => \q0_reg[0]_i_3__148_0\,
      I1 => \q0_reg[0]_i_3__148_1\,
      I2 => \q0_reg[0]_i_3__148_5\,
      I3 => \q0_reg[0]_i_3__148_4\,
      I4 => \q0_reg[0]_i_3__148_3\,
      I5 => \q0_reg[0]_i_3__148_2\,
      O => \q0[0]_i_7__148_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__148_n_3\,
      Q => p_ZL14storage_matrix_14_q0,
      R => '0'
    );
\q0_reg[0]_i_1__148\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__148_n_3\,
      I1 => \q0_reg[0]_i_3__148_n_3\,
      O => \q0_reg[0]_i_1__148_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__148\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__173_n_3\,
      I1 => \q0[0]_i_5__149_n_3\,
      O => \q0_reg[0]_i_2__148_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__148\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__149_n_3\,
      I1 => \q0[0]_i_7__148_n_3\,
      O => \q0_reg[0]_i_3__148_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_150_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_150_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__161_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__161_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__161_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__161_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__161_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__161_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_150_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_150_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_150_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_150_ROM_AUTO_1R is
  signal \q0[0]_i_4__190_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__162_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__162_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__161_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__161_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__161_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__161_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088004088"
    )
        port map (
      I0 => \q0_reg[0]_i_3__161_0\,
      I1 => \q0_reg[0]_i_3__161_4\,
      I2 => \q0_reg[0]_i_3__161_3\,
      I3 => \q0_reg[0]_i_3__161_2\,
      I4 => \q0_reg[0]_i_3__161_1\,
      I5 => \q0_reg[0]_i_3__161_5\,
      O => \q0[0]_i_4__190_n_3\
    );
\q0[0]_i_5__162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202288001842000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__161_0\,
      I1 => \q0_reg[0]_i_3__161_5\,
      I2 => \q0_reg[0]_i_3__161_1\,
      I3 => \q0_reg[0]_i_3__161_2\,
      I4 => \q0_reg[0]_i_3__161_3\,
      I5 => \q0_reg[0]_i_3__161_4\,
      O => \q0[0]_i_5__162_n_3\
    );
\q0[0]_i_6__162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008300000000200"
    )
        port map (
      I0 => \q0_reg[0]_i_3__161_0\,
      I1 => \q0_reg[0]_i_3__161_4\,
      I2 => \q0_reg[0]_i_3__161_3\,
      I3 => \q0_reg[0]_i_3__161_2\,
      I4 => \q0_reg[0]_i_3__161_1\,
      I5 => \q0_reg[0]_i_3__161_5\,
      O => \q0[0]_i_6__162_n_3\
    );
\q0[0]_i_7__161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000090011080"
    )
        port map (
      I0 => \q0_reg[0]_i_3__161_0\,
      I1 => \q0_reg[0]_i_3__161_1\,
      I2 => \q0_reg[0]_i_3__161_2\,
      I3 => \q0_reg[0]_i_3__161_3\,
      I4 => \q0_reg[0]_i_3__161_4\,
      I5 => \q0_reg[0]_i_3__161_5\,
      O => \q0[0]_i_7__161_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__161_n_3\,
      Q => p_ZL14storage_matrix_150_q0,
      R => '0'
    );
\q0_reg[0]_i_1__161\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__161_n_3\,
      I1 => \q0_reg[0]_i_3__161_n_3\,
      O => \q0_reg[0]_i_1__161_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__161\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__190_n_3\,
      I1 => \q0[0]_i_5__162_n_3\,
      O => \q0_reg[0]_i_2__161_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__161\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__162_n_3\,
      I1 => \q0[0]_i_7__161_n_3\,
      O => \q0_reg[0]_i_3__161_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_151_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_151_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_3__186_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__186_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__186_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__186_3\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_151_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_151_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_151_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_151_ROM_AUTO_1R is
  signal \q0[0]_i_4__219_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__188_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__187_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__186_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__186_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__186_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__186_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0120440010000091"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__186_3\,
      I2 => \q0_reg[0]_i_3__186_2\,
      I3 => \q0_reg[0]_i_3__186_0\,
      I4 => Q(1),
      I5 => \q0_reg[0]_i_3__186_1\,
      O => \q0[0]_i_4__219_n_3\
    );
\q0[0]_i_5__188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0408400000A88000"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__186_0\,
      I2 => \q0_reg[0]_i_3__186_1\,
      I3 => \q0_reg[0]_i_3__186_2\,
      I4 => Q(1),
      I5 => \q0_reg[0]_i_3__186_3\,
      O => \q0[0]_i_5__188_n_3\
    );
\q0[0]_i_6__187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000024082008"
    )
        port map (
      I0 => \q0_reg[0]_i_3__186_0\,
      I1 => \q0_reg[0]_i_3__186_2\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__186_3\,
      I4 => \q0_reg[0]_i_3__186_1\,
      I5 => Q(0),
      O => \q0[0]_i_6__187_n_3\
    );
\q0[0]_i_7__186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1800800206010000"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__186_3\,
      I2 => \q0_reg[0]_i_3__186_0\,
      I3 => Q(1),
      I4 => \q0_reg[0]_i_3__186_2\,
      I5 => \q0_reg[0]_i_3__186_1\,
      O => \q0[0]_i_7__186_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__186_n_3\,
      Q => p_ZL14storage_matrix_151_q0,
      R => '0'
    );
\q0_reg[0]_i_1__186\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__186_n_3\,
      I1 => \q0_reg[0]_i_3__186_n_3\,
      O => \q0_reg[0]_i_1__186_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__186\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__219_n_3\,
      I1 => \q0[0]_i_5__188_n_3\,
      O => \q0_reg[0]_i_2__186_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__186\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__187_n_3\,
      I1 => \q0[0]_i_7__186_n_3\,
      O => \q0_reg[0]_i_3__186_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_152_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_152_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_152_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_152_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_152_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_152_ROM_AUTO_1R is
  signal \q0[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__17_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \q0[0]_i_2__0_n_3\,
      I1 => \q0[0]_i_3__0_n_3\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0[0]_i_4__17_n_3\,
      I4 => \q0_reg[0]_1\,
      O => \q0[0]_i_1__0_n_3\
    );
\q0[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4215000000000100"
    )
        port map (
      I0 => \q0_reg[0]_5\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_4\,
      I3 => \q0_reg[0]_3\,
      I4 => address0(1),
      I5 => address0(0),
      O => \q0[0]_i_2__0_n_3\
    );
\q0[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000404800041"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_4\,
      I3 => address0(1),
      I4 => address0(0),
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_3__0_n_3\
    );
\q0[0]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000104020012000"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_4\,
      I3 => \q0_reg[0]_5\,
      I4 => address0(1),
      I5 => address0(0),
      O => \q0[0]_i_4__17_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__0_n_3\,
      Q => p_ZL14storage_matrix_152_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_153_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_153_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_i_3__43_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__43_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__43_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__43_3\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_153_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_153_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_153_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_153_ROM_AUTO_1R is
  signal \q0[0]_i_4__47_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__43_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__43_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__43_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__43_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__43_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__43_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040088084000001"
    )
        port map (
      I0 => \q0_reg[0]_i_3__43_0\,
      I1 => \q0_reg[0]_i_3__43_1\,
      I2 => \q0_reg[0]_i_3__43_2\,
      I3 => Q(2),
      I4 => \q0_reg[0]_i_3__43_3\,
      I5 => Q(3),
      O => \q0[0]_i_4__47_n_3\
    );
\q0[0]_i_5__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020400000000201"
    )
        port map (
      I0 => \q0_reg[0]_i_3__43_0\,
      I1 => \q0_reg[0]_i_3__43_1\,
      I2 => \q0_reg[0]_i_3__43_2\,
      I3 => Q(2),
      I4 => \q0_reg[0]_i_3__43_3\,
      I5 => Q(3),
      O => \q0[0]_i_5__43_n_3\
    );
\q0[0]_i_6__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001400000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \q0_reg[0]_i_3__43_3\,
      I2 => Q(2),
      I3 => \q0_reg[0]_i_3__43_2\,
      I4 => \q0_reg[0]_i_3__43_1\,
      I5 => \q0_reg[0]_i_3__43_0\,
      O => \q0[0]_i_6__43_n_3\
    );
\q0[0]_i_7__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000241000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__43_0\,
      I1 => \q0_reg[0]_i_3__43_1\,
      I2 => \q0_reg[0]_i_3__43_2\,
      I3 => \q0_reg[0]_i_3__43_3\,
      I4 => Q(2),
      I5 => Q(3),
      O => \q0[0]_i_7__43_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__43_n_3\,
      Q => p_ZL14storage_matrix_153_q0,
      R => '0'
    );
\q0_reg[0]_i_1__43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__43_n_3\,
      I1 => \q0_reg[0]_i_3__43_n_3\,
      O => \q0_reg[0]_i_1__43_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__47_n_3\,
      I1 => \q0[0]_i_5__43_n_3\,
      O => \q0_reg[0]_i_2__43_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_3__43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__43_n_3\,
      I1 => \q0[0]_i_7__43_n_3\,
      O => \q0_reg[0]_i_3__43_n_3\,
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_154_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_154_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__66_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__66_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__66_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__66_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__66_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__66_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_154_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_154_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_154_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_154_ROM_AUTO_1R is
  signal \q0[0]_i_4__74_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__66_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__66_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__66_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__66_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__66_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__66_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0302000204004011"
    )
        port map (
      I0 => \q0_reg[0]_i_3__66_0\,
      I1 => \q0_reg[0]_i_3__66_1\,
      I2 => \q0_reg[0]_i_3__66_2\,
      I3 => \q0_reg[0]_i_3__66_5\,
      I4 => \q0_reg[0]_i_3__66_3\,
      I5 => \q0_reg[0]_i_3__66_4\,
      O => \q0[0]_i_4__74_n_3\
    );
\q0[0]_i_5__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000010810001"
    )
        port map (
      I0 => \q0_reg[0]_i_3__66_0\,
      I1 => \q0_reg[0]_i_3__66_1\,
      I2 => \q0_reg[0]_i_3__66_2\,
      I3 => \q0_reg[0]_i_3__66_3\,
      I4 => \q0_reg[0]_i_3__66_4\,
      I5 => \q0_reg[0]_i_3__66_5\,
      O => \q0[0]_i_5__66_n_3\
    );
\q0[0]_i_6__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012000280050000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__66_0\,
      I1 => \q0_reg[0]_i_3__66_2\,
      I2 => \q0_reg[0]_i_3__66_1\,
      I3 => \q0_reg[0]_i_3__66_3\,
      I4 => \q0_reg[0]_i_3__66_4\,
      I5 => \q0_reg[0]_i_3__66_5\,
      O => \q0[0]_i_6__66_n_3\
    );
\q0[0]_i_7__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800840400000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__66_4\,
      I1 => \q0_reg[0]_i_3__66_3\,
      I2 => \q0_reg[0]_i_3__66_2\,
      I3 => \q0_reg[0]_i_3__66_5\,
      I4 => \q0_reg[0]_i_3__66_1\,
      I5 => \q0_reg[0]_i_3__66_0\,
      O => \q0[0]_i_7__66_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__66_n_3\,
      Q => p_ZL14storage_matrix_154_q0,
      R => '0'
    );
\q0_reg[0]_i_1__66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__66_n_3\,
      I1 => \q0_reg[0]_i_3__66_n_3\,
      O => \q0_reg[0]_i_1__66_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__74_n_3\,
      I1 => \q0[0]_i_5__66_n_3\,
      O => \q0_reg[0]_i_2__66_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__66_n_3\,
      I1 => \q0[0]_i_7__66_n_3\,
      O => \q0_reg[0]_i_3__66_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_155_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_155_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_155_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_155_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_155_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_155_ROM_AUTO_1R is
  signal \q0[0]_i_1__20_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__19_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__17_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__104_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \q0[0]_i_2__19_n_3\,
      I1 => \q0[0]_i_3__17_n_3\,
      I2 => Q(0),
      I3 => \q0[0]_i_4__104_n_3\,
      I4 => \q0_reg[0]_0\,
      O => \q0[0]_i_1__20_n_3\
    );
\q0[0]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0081000000000000"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => address0(1),
      I2 => \q0_reg[0]_3\,
      I3 => address0(0),
      I4 => Q(1),
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_2__19_n_3\
    );
\q0[0]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004200000"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => Q(1),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => address0(1),
      I5 => address0(0),
      O => \q0[0]_i_3__17_n_3\
    );
\q0[0]_i_4__104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400004000000300"
    )
        port map (
      I0 => address0(0),
      I1 => Q(1),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_3\,
      I5 => address0(1),
      O => \q0[0]_i_4__104_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_4\(0),
      D => \q0[0]_i_1__20_n_3\,
      Q => p_ZL14storage_matrix_155_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_156_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_156_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__112_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__112_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__112_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__112_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__112_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__112_5\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_156_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_156_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_156_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_156_ROM_AUTO_1R is
  signal \q0[0]_i_4__128_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__113_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__113_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__112_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__112_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__112_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__112_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0408100000200000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__112_0\,
      I1 => \q0_reg[0]_i_2__112_5\,
      I2 => \q0_reg[0]_i_2__112_4\,
      I3 => \q0_reg[0]_i_2__112_3\,
      I4 => \q0_reg[0]_i_2__112_2\,
      I5 => \q0_reg[0]_i_2__112_1\,
      O => \q0[0]_i_4__128_n_3\
    );
\q0[0]_i_5__113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004080000200000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__112_0\,
      I1 => \q0_reg[0]_i_2__112_1\,
      I2 => \q0_reg[0]_i_2__112_2\,
      I3 => \q0_reg[0]_i_2__112_3\,
      I4 => \q0_reg[0]_i_2__112_4\,
      I5 => \q0_reg[0]_i_2__112_5\,
      O => \q0[0]_i_5__113_n_3\
    );
\q0[0]_i_6__113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040200000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__112_0\,
      I1 => \q0_reg[0]_i_2__112_1\,
      I2 => \q0_reg[0]_i_2__112_2\,
      I3 => \q0_reg[0]_i_2__112_3\,
      I4 => \q0_reg[0]_i_2__112_4\,
      I5 => \q0_reg[0]_i_2__112_5\,
      O => \q0[0]_i_6__113_n_3\
    );
\q0[0]_i_7__112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600000002000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__112_0\,
      I1 => \q0_reg[0]_i_2__112_1\,
      I2 => \q0_reg[0]_i_2__112_2\,
      I3 => \q0_reg[0]_i_2__112_3\,
      I4 => \q0_reg[0]_i_2__112_4\,
      I5 => \q0_reg[0]_i_2__112_5\,
      O => \q0[0]_i_7__112_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__112_n_3\,
      Q => p_ZL14storage_matrix_156_q0,
      R => '0'
    );
\q0_reg[0]_i_1__112\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__112_n_3\,
      I1 => \q0_reg[0]_i_3__112_n_3\,
      O => \q0_reg[0]_i_1__112_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__112\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__128_n_3\,
      I1 => \q0[0]_i_5__113_n_3\,
      O => \q0_reg[0]_i_2__112_n_3\,
      S => address0(0)
    );
\q0_reg[0]_i_3__112\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__113_n_3\,
      I1 => \q0[0]_i_7__112_n_3\,
      O => \q0_reg[0]_i_3__112_n_3\,
      S => address0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_157_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_157_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__137_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__137_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__137_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__137_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__137_4\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_157_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_157_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_157_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_157_ROM_AUTO_1R is
  signal \q0[0]_i_4__159_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__138_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__138_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__137_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__137_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__137_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__137_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0280000000040001"
    )
        port map (
      I0 => \q0_reg[0]_i_3__137_0\,
      I1 => \q0_reg[0]_i_3__137_1\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__137_2\,
      I4 => \q0_reg[0]_i_3__137_3\,
      I5 => \q0_reg[0]_i_3__137_4\,
      O => \q0[0]_i_4__159_n_3\
    );
\q0[0]_i_5__138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040010000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__137_4\,
      I1 => \q0_reg[0]_i_3__137_3\,
      I2 => \q0_reg[0]_i_3__137_2\,
      I3 => Q(1),
      I4 => \q0_reg[0]_i_3__137_1\,
      I5 => \q0_reg[0]_i_3__137_0\,
      O => \q0[0]_i_5__138_n_3\
    );
\q0[0]_i_6__138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040408000000100"
    )
        port map (
      I0 => \q0_reg[0]_i_3__137_0\,
      I1 => \q0_reg[0]_i_3__137_4\,
      I2 => \q0_reg[0]_i_3__137_1\,
      I3 => \q0_reg[0]_i_3__137_2\,
      I4 => Q(1),
      I5 => \q0_reg[0]_i_3__137_3\,
      O => \q0[0]_i_6__138_n_3\
    );
\q0[0]_i_7__137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010240004800"
    )
        port map (
      I0 => \q0_reg[0]_i_3__137_0\,
      I1 => \q0_reg[0]_i_3__137_4\,
      I2 => \q0_reg[0]_i_3__137_1\,
      I3 => Q(1),
      I4 => \q0_reg[0]_i_3__137_2\,
      I5 => \q0_reg[0]_i_3__137_3\,
      O => \q0[0]_i_7__137_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__137_n_3\,
      Q => p_ZL14storage_matrix_157_q0,
      R => '0'
    );
\q0_reg[0]_i_1__137\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__137_n_3\,
      I1 => \q0_reg[0]_i_3__137_n_3\,
      O => \q0_reg[0]_i_1__137_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__137\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__159_n_3\,
      I1 => \q0[0]_i_5__138_n_3\,
      O => \q0_reg[0]_i_2__137_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__137\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__138_n_3\,
      I1 => \q0[0]_i_7__137_n_3\,
      O => \q0_reg[0]_i_3__137_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_158_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_158_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__162_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__162_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__162_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__162_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__162_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__162_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_158_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_158_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_158_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_158_ROM_AUTO_1R is
  signal \q0[0]_i_4__191_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__163_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__163_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__162_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__162_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__162_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__162_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000810110A000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__162_0\,
      I1 => \q0_reg[0]_i_3__162_5\,
      I2 => \q0_reg[0]_i_3__162_3\,
      I3 => \q0_reg[0]_i_3__162_4\,
      I4 => \q0_reg[0]_i_3__162_2\,
      I5 => \q0_reg[0]_i_3__162_1\,
      O => \q0[0]_i_4__191_n_3\
    );
\q0[0]_i_5__163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000D00240000802"
    )
        port map (
      I0 => \q0_reg[0]_i_3__162_0\,
      I1 => \q0_reg[0]_i_3__162_1\,
      I2 => \q0_reg[0]_i_3__162_4\,
      I3 => \q0_reg[0]_i_3__162_2\,
      I4 => \q0_reg[0]_i_3__162_3\,
      I5 => \q0_reg[0]_i_3__162_5\,
      O => \q0[0]_i_5__163_n_3\
    );
\q0[0]_i_6__163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000804000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__162_0\,
      I1 => \q0_reg[0]_i_3__162_5\,
      I2 => \q0_reg[0]_i_3__162_2\,
      I3 => \q0_reg[0]_i_3__162_3\,
      I4 => \q0_reg[0]_i_3__162_4\,
      I5 => \q0_reg[0]_i_3__162_1\,
      O => \q0[0]_i_6__163_n_3\
    );
\q0[0]_i_7__162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080860001011400"
    )
        port map (
      I0 => \q0_reg[0]_i_3__162_0\,
      I1 => \q0_reg[0]_i_3__162_1\,
      I2 => \q0_reg[0]_i_3__162_2\,
      I3 => \q0_reg[0]_i_3__162_3\,
      I4 => \q0_reg[0]_i_3__162_4\,
      I5 => \q0_reg[0]_i_3__162_5\,
      O => \q0[0]_i_7__162_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__162_n_3\,
      Q => p_ZL14storage_matrix_158_q0,
      R => '0'
    );
\q0_reg[0]_i_1__162\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__162_n_3\,
      I1 => \q0_reg[0]_i_3__162_n_3\,
      O => \q0_reg[0]_i_1__162_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__162\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__191_n_3\,
      I1 => \q0[0]_i_5__163_n_3\,
      O => \q0_reg[0]_i_2__162_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__162\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__163_n_3\,
      I1 => \q0[0]_i_7__162_n_3\,
      O => \q0_reg[0]_i_3__162_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_159_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_159_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__187_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__187_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__187_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__187_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__187_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__187_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_159_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_159_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_159_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_159_ROM_AUTO_1R is
  signal \q0[0]_i_4__220_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__189_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__188_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__187_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__187_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__187_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__187_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000540000000A000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__187_5\,
      I1 => \q0_reg[0]_i_3__187_0\,
      I2 => \q0_reg[0]_i_3__187_4\,
      I3 => \q0_reg[0]_i_3__187_3\,
      I4 => \q0_reg[0]_i_3__187_1\,
      I5 => \q0_reg[0]_i_3__187_2\,
      O => \q0[0]_i_4__220_n_3\
    );
\q0[0]_i_5__189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004086200A"
    )
        port map (
      I0 => \q0_reg[0]_i_3__187_0\,
      I1 => \q0_reg[0]_i_3__187_1\,
      I2 => \q0_reg[0]_i_3__187_2\,
      I3 => \q0_reg[0]_i_3__187_3\,
      I4 => \q0_reg[0]_i_3__187_4\,
      I5 => \q0_reg[0]_i_3__187_5\,
      O => \q0[0]_i_5__189_n_3\
    );
\q0[0]_i_6__188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200004040100"
    )
        port map (
      I0 => \q0_reg[0]_i_3__187_5\,
      I1 => \q0_reg[0]_i_3__187_4\,
      I2 => \q0_reg[0]_i_3__187_2\,
      I3 => \q0_reg[0]_i_3__187_1\,
      I4 => \q0_reg[0]_i_3__187_3\,
      I5 => \q0_reg[0]_i_3__187_0\,
      O => \q0[0]_i_6__188_n_3\
    );
\q0[0]_i_7__187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800040000000200"
    )
        port map (
      I0 => \q0_reg[0]_i_3__187_5\,
      I1 => \q0_reg[0]_i_3__187_0\,
      I2 => \q0_reg[0]_i_3__187_3\,
      I3 => \q0_reg[0]_i_3__187_1\,
      I4 => \q0_reg[0]_i_3__187_2\,
      I5 => \q0_reg[0]_i_3__187_4\,
      O => \q0[0]_i_7__187_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__187_n_3\,
      Q => p_ZL14storage_matrix_159_q0,
      R => '0'
    );
\q0_reg[0]_i_1__187\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__187_n_3\,
      I1 => \q0_reg[0]_i_3__187_n_3\,
      O => \q0_reg[0]_i_1__187_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__187\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__220_n_3\,
      I1 => \q0[0]_i_5__189_n_3\,
      O => \q0_reg[0]_i_2__187_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__187\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__188_n_3\,
      I1 => \q0[0]_i_7__187_n_3\,
      O => \q0_reg[0]_i_3__187_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_15_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_15_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]_i_3__173_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_15_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_15_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_15_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_15_ROM_AUTO_1R is
  signal \q0[0]_i_4__205_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__175_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__174_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__173_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__173_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__173_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__173_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900240000000004"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_3__173_0\,
      I2 => Q(4),
      I3 => Q(6),
      I4 => Q(5),
      I5 => Q(2),
      O => \q0[0]_i_4__205_n_3\
    );
\q0[0]_i_5__175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010410202204C00"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_3__173_0\,
      I2 => Q(6),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(2),
      O => \q0[0]_i_5__175_n_3\
    );
\q0[0]_i_6__174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000002008640"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(6),
      I5 => \q0_reg[0]_i_3__173_0\,
      O => \q0[0]_i_6__174_n_3\
    );
\q0[0]_i_7__173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050850080840000"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_3__173_0\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(4),
      I5 => Q(2),
      O => \q0[0]_i_7__173_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__173_n_3\,
      Q => p_ZL14storage_matrix_15_q0,
      R => '0'
    );
\q0_reg[0]_i_1__173\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__173_n_3\,
      I1 => \q0_reg[0]_i_3__173_n_3\,
      O => \q0_reg[0]_i_1__173_n_3\,
      S => Q(3)
    );
\q0_reg[0]_i_2__173\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__205_n_3\,
      I1 => \q0[0]_i_5__175_n_3\,
      O => \q0_reg[0]_i_2__173_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__173\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__174_n_3\,
      I1 => \q0[0]_i_7__173_n_3\,
      O => \q0_reg[0]_i_3__173_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_160_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_160_q0 : out STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_160_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_160_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_160_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_160_ROM_AUTO_1R is
  signal \q0[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__1_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__18_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \q0[0]_i_2__1_n_3\,
      I1 => address0(0),
      I2 => \q0_reg[0]_0\,
      I3 => \q0[0]_i_3__1_n_3\,
      I4 => \q0_reg[0]_1\,
      I5 => \q0[0]_i_4__18_n_3\,
      O => \q0[0]_i_1__1_n_3\
    );
\q0[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000024040410"
    )
        port map (
      I0 => \q0_reg[0]_4\,
      I1 => address0(1),
      I2 => \q0_reg[0]_3\,
      I3 => \q0_reg[0]_5\,
      I4 => \q0_reg[0]_2\,
      I5 => \q0_reg[0]_1\,
      O => \q0[0]_i_2__1_n_3\
    );
\q0[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014008000001400"
    )
        port map (
      I0 => \q0_reg[0]_4\,
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_5\,
      I3 => address0(0),
      I4 => address0(1),
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_3__1_n_3\
    );
\q0[0]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022002001100000"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_4\,
      I3 => address0(1),
      I4 => address0(0),
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_4__18_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__1_n_3\,
      Q => p_ZL14storage_matrix_160_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_161_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_161_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_161_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_161_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_161_ROM_AUTO_1R is
  signal \q0[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__6_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__5_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222220000FC00"
    )
        port map (
      I0 => \q0[0]_i_2__6_n_3\,
      I1 => address0(0),
      I2 => \q0_reg[0]_1\(3),
      I3 => address0(1),
      I4 => \q0[0]_i_3__5_n_3\,
      I5 => \q0_reg[0]_1\(0),
      O => \q0[0]_i_1__6_n_3\
    );
\q0[0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \q0_reg[0]_1\(3),
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_1\(1),
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_1\(2),
      I5 => address0(1),
      O => \q0[0]_i_2__6_n_3\
    );
\q0[0]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF3CFF3F7FFFFFFF"
    )
        port map (
      I0 => address0(0),
      I1 => \q0_reg[0]_1\(1),
      I2 => \q0_reg[0]_2\,
      I3 => \q0_reg[0]_1\(3),
      I4 => \q0_reg[0]_3\,
      I5 => \q0_reg[0]_1\(2),
      O => \q0[0]_i_3__5_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__6_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_162_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_162_q0 : out STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__67_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__67_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__67_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__67_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__67_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__67_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_162_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_162_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_162_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_162_ROM_AUTO_1R is
  signal \q0[0]_i_4__75_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__67_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__67_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__67_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__67_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__67_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__67_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3002000002080000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__67_0\,
      I1 => \q0_reg[0]_i_3__67_2\,
      I2 => \q0_reg[0]_i_3__67_5\,
      I3 => \q0_reg[0]_i_3__67_3\,
      I4 => \q0_reg[0]_i_3__67_4\,
      I5 => \q0_reg[0]_i_3__67_1\,
      O => \q0[0]_i_4__75_n_3\
    );
\q0[0]_i_5__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0081004040220113"
    )
        port map (
      I0 => \q0_reg[0]_i_3__67_0\,
      I1 => \q0_reg[0]_i_3__67_1\,
      I2 => \q0_reg[0]_i_3__67_2\,
      I3 => \q0_reg[0]_i_3__67_3\,
      I4 => \q0_reg[0]_i_3__67_4\,
      I5 => \q0_reg[0]_i_3__67_5\,
      O => \q0[0]_i_5__67_n_3\
    );
\q0[0]_i_6__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000021908050"
    )
        port map (
      I0 => \q0_reg[0]_i_3__67_0\,
      I1 => \q0_reg[0]_i_3__67_1\,
      I2 => \q0_reg[0]_i_3__67_3\,
      I3 => \q0_reg[0]_i_3__67_4\,
      I4 => \q0_reg[0]_i_3__67_5\,
      I5 => \q0_reg[0]_i_3__67_2\,
      O => \q0[0]_i_6__67_n_3\
    );
\q0[0]_i_7__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08400A0844040021"
    )
        port map (
      I0 => \q0_reg[0]_i_3__67_0\,
      I1 => \q0_reg[0]_i_3__67_1\,
      I2 => \q0_reg[0]_i_3__67_4\,
      I3 => \q0_reg[0]_i_3__67_3\,
      I4 => \q0_reg[0]_i_3__67_5\,
      I5 => \q0_reg[0]_i_3__67_2\,
      O => \q0[0]_i_7__67_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__67_n_3\,
      Q => p_ZL14storage_matrix_162_q0,
      R => '0'
    );
\q0_reg[0]_i_1__67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__67_n_3\,
      I1 => \q0_reg[0]_i_3__67_n_3\,
      O => \q0_reg[0]_i_1__67_n_3\,
      S => address0(0)
    );
\q0_reg[0]_i_2__67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__75_n_3\,
      I1 => \q0[0]_i_5__67_n_3\,
      O => \q0_reg[0]_i_2__67_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__67_n_3\,
      I1 => \q0[0]_i_7__67_n_3\,
      O => \q0_reg[0]_i_3__67_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_163_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_163_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__93_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__93_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__93_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__93_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__93_4\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_163_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_163_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_163_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_163_ROM_AUTO_1R is
  signal \q0[0]_i_4__105_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__93_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__93_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__93_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__93_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__93_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__93_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004800080010"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_3__93_0\,
      I2 => \q0_reg[0]_i_3__93_3\,
      I3 => \q0_reg[0]_i_3__93_2\,
      I4 => \q0_reg[0]_i_3__93_1\,
      I5 => \q0_reg[0]_i_3__93_4\,
      O => \q0[0]_i_4__105_n_3\
    );
\q0[0]_i_5__93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001090000800400"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_3__93_0\,
      I2 => \q0_reg[0]_i_3__93_1\,
      I3 => \q0_reg[0]_i_3__93_2\,
      I4 => \q0_reg[0]_i_3__93_3\,
      I5 => \q0_reg[0]_i_3__93_4\,
      O => \q0[0]_i_5__93_n_3\
    );
\q0[0]_i_6__93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1002000200000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__93_3\,
      I1 => \q0_reg[0]_i_3__93_2\,
      I2 => \q0_reg[0]_i_3__93_1\,
      I3 => \q0_reg[0]_i_3__93_0\,
      I4 => \q0_reg[0]_i_3__93_4\,
      I5 => Q(1),
      O => \q0[0]_i_6__93_n_3\
    );
\q0[0]_i_7__93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000201"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_3__93_0\,
      I2 => \q0_reg[0]_i_3__93_3\,
      I3 => \q0_reg[0]_i_3__93_2\,
      I4 => \q0_reg[0]_i_3__93_1\,
      I5 => \q0_reg[0]_i_3__93_4\,
      O => \q0[0]_i_7__93_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__93_n_3\,
      Q => p_ZL14storage_matrix_163_q0,
      R => '0'
    );
\q0_reg[0]_i_1__93\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__93_n_3\,
      I1 => \q0_reg[0]_i_3__93_n_3\,
      O => \q0_reg[0]_i_1__93_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__105_n_3\,
      I1 => \q0[0]_i_5__93_n_3\,
      O => \q0_reg[0]_i_2__93_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__93_n_3\,
      I1 => \q0[0]_i_7__93_n_3\,
      O => \q0_reg[0]_i_3__93_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_164_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_164_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__113_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__113_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__113_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__113_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__113_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__113_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_164_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_164_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_164_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_164_ROM_AUTO_1R is
  signal \q0[0]_i_4__129_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__114_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__114_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__113_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__113_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__113_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__113_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000001000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__113_0\,
      I1 => \q0_reg[0]_i_2__113_5\,
      I2 => \q0_reg[0]_i_2__113_4\,
      I3 => \q0_reg[0]_i_2__113_3\,
      I4 => \q0_reg[0]_i_2__113_2\,
      I5 => \q0_reg[0]_i_2__113_1\,
      O => \q0[0]_i_4__129_n_3\
    );
\q0[0]_i_5__114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002012180"
    )
        port map (
      I0 => \q0_reg[0]_i_2__113_2\,
      I1 => \q0_reg[0]_i_2__113_3\,
      I2 => \q0_reg[0]_i_2__113_4\,
      I3 => \q0_reg[0]_i_2__113_5\,
      I4 => \q0_reg[0]_i_2__113_1\,
      I5 => \q0_reg[0]_i_2__113_0\,
      O => \q0[0]_i_5__114_n_3\
    );
\q0[0]_i_6__114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000400000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__113_0\,
      I1 => \q0_reg[0]_i_2__113_5\,
      I2 => \q0_reg[0]_i_2__113_4\,
      I3 => \q0_reg[0]_i_2__113_3\,
      I4 => \q0_reg[0]_i_2__113_2\,
      I5 => \q0_reg[0]_i_2__113_1\,
      O => \q0[0]_i_6__114_n_3\
    );
\q0[0]_i_7__113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010400008000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__113_0\,
      I1 => \q0_reg[0]_i_2__113_1\,
      I2 => \q0_reg[0]_i_2__113_2\,
      I3 => \q0_reg[0]_i_2__113_3\,
      I4 => \q0_reg[0]_i_2__113_4\,
      I5 => \q0_reg[0]_i_2__113_5\,
      O => \q0[0]_i_7__113_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__113_n_3\,
      Q => p_ZL14storage_matrix_164_q0,
      R => '0'
    );
\q0_reg[0]_i_1__113\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__113_n_3\,
      I1 => \q0_reg[0]_i_3__113_n_3\,
      O => \q0_reg[0]_i_1__113_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__113\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__129_n_3\,
      I1 => \q0[0]_i_5__114_n_3\,
      O => \q0_reg[0]_i_2__113_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__113\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__114_n_3\,
      I1 => \q0[0]_i_7__113_n_3\,
      O => \q0_reg[0]_i_3__113_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_165_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_165_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__138_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__138_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_i_2__138_2\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_165_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_165_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_165_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_165_ROM_AUTO_1R is
  signal \q0[0]_i_4__160_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__139_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__139_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__138_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__138_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__138_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__138_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040400040"
    )
        port map (
      I0 => Q(2),
      I1 => \q0_reg[0]_i_2__138_2\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_2__138_0\,
      I4 => \q0_reg[0]_i_2__138_1\,
      I5 => Q(0),
      O => \q0[0]_i_4__160_n_3\
    );
\q0[0]_i_5__139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__138_0\,
      I1 => \q0_reg[0]_i_2__138_1\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_2__138_2\,
      I4 => Q(2),
      I5 => Q(0),
      O => \q0[0]_i_5__139_n_3\
    );
\q0[0]_i_6__139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000200028C01802"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__138_0\,
      I2 => \q0_reg[0]_i_2__138_1\,
      I3 => Q(1),
      I4 => \q0_reg[0]_i_2__138_2\,
      I5 => Q(2),
      O => \q0[0]_i_6__139_n_3\
    );
\q0[0]_i_7__138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000100"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \q0_reg[0]_i_2__138_2\,
      I3 => Q(1),
      I4 => \q0_reg[0]_i_2__138_1\,
      I5 => \q0_reg[0]_i_2__138_0\,
      O => \q0[0]_i_7__138_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__138_n_3\,
      Q => p_ZL14storage_matrix_165_q0,
      R => '0'
    );
\q0_reg[0]_i_1__138\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__138_n_3\,
      I1 => \q0_reg[0]_i_3__138_n_3\,
      O => \q0_reg[0]_i_1__138_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__138\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__160_n_3\,
      I1 => \q0[0]_i_5__139_n_3\,
      O => \q0_reg[0]_i_2__138_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__138\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__139_n_3\,
      I1 => \q0[0]_i_7__138_n_3\,
      O => \q0_reg[0]_i_3__138_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_166_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_166_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_166_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_166_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_166_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_166_ROM_AUTO_1R is
  signal \q0[0]_i_1__47_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__46_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__41_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__192_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \q0[0]_i_2__46_n_3\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0[0]_i_3__41_n_3\,
      I4 => \q0_reg[0]_2\,
      I5 => \q0[0]_i_4__192_n_3\,
      O => \q0[0]_i_1__47_n_3\
    );
\q0[0]_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002D100010400022"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_4\,
      I3 => address0(0),
      I4 => address0(1),
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_2__46_n_3\
    );
\q0[0]_i_3__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000004410"
    )
        port map (
      I0 => \q0_reg[0]_4\,
      I1 => \q0_reg[0]_3\,
      I2 => address0(0),
      I3 => \q0_reg[0]_5\,
      I4 => \q0_reg[0]_0\,
      I5 => address0(1),
      O => \q0[0]_i_3__41_n_3\
    );
\q0[0]_i_4__192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8002820208000008"
    )
        port map (
      I0 => \q0_reg[0]_4\,
      I1 => address0(1),
      I2 => address0(0),
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[0]_3\,
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_4__192_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__47_n_3\,
      Q => p_ZL14storage_matrix_166_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_167_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_167_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__188_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_3__188_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__188_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__188_3\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_167_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_167_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_167_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_167_ROM_AUTO_1R is
  signal \q0[0]_i_4__221_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__190_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__189_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__188_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__188_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__188_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__188_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008000000420400"
    )
        port map (
      I0 => \q0_reg[0]_i_3__188_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__188_2\,
      I4 => \q0_reg[0]_i_3__188_1\,
      I5 => \q0_reg[0]_i_3__188_3\,
      O => \q0[0]_i_4__221_n_3\
    );
\q0[0]_i_5__190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000024000A80"
    )
        port map (
      I0 => \q0_reg[0]_i_3__188_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_3__188_2\,
      I3 => \q0_reg[0]_i_3__188_1\,
      I4 => Q(1),
      I5 => \q0_reg[0]_i_3__188_3\,
      O => \q0[0]_i_5__190_n_3\
    );
\q0[0]_i_6__189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000800080600001"
    )
        port map (
      I0 => \q0_reg[0]_i_3__188_0\,
      I1 => \q0_reg[0]_i_3__188_3\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__188_1\,
      I4 => \q0_reg[0]_i_3__188_2\,
      I5 => Q(0),
      O => \q0[0]_i_6__189_n_3\
    );
\q0[0]_i_7__188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004880AC00000002"
    )
        port map (
      I0 => \q0_reg[0]_i_3__188_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_3__188_1\,
      I3 => \q0_reg[0]_i_3__188_2\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_3__188_3\,
      O => \q0[0]_i_7__188_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__188_n_3\,
      Q => p_ZL14storage_matrix_167_q0,
      R => '0'
    );
\q0_reg[0]_i_1__188\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__188_n_3\,
      I1 => \q0_reg[0]_i_3__188_n_3\,
      O => \q0_reg[0]_i_1__188_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__188\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__221_n_3\,
      I1 => \q0[0]_i_5__190_n_3\,
      O => \q0_reg[0]_i_2__188_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__188\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__189_n_3\,
      I1 => \q0[0]_i_7__188_n_3\,
      O => \q0_reg[0]_i_3__188_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_168_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_168_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__17_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__17_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__17_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__17_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__17_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__17_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_168_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_168_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_168_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_168_ROM_AUTO_1R is
  signal \q0[0]_i_4__19_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__17_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__17_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__17_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__17_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__17_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__17_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2050120041000040"
    )
        port map (
      I0 => \q0_reg[0]_i_3__17_0\,
      I1 => \q0_reg[0]_i_3__17_1\,
      I2 => \q0_reg[0]_i_3__17_2\,
      I3 => \q0_reg[0]_i_3__17_3\,
      I4 => \q0_reg[0]_i_3__17_4\,
      I5 => \q0_reg[0]_i_3__17_5\,
      O => \q0[0]_i_4__19_n_3\
    );
\q0[0]_i_5__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"064C000100022002"
    )
        port map (
      I0 => \q0_reg[0]_i_3__17_0\,
      I1 => \q0_reg[0]_i_3__17_5\,
      I2 => \q0_reg[0]_i_3__17_4\,
      I3 => \q0_reg[0]_i_3__17_3\,
      I4 => \q0_reg[0]_i_3__17_2\,
      I5 => \q0_reg[0]_i_3__17_1\,
      O => \q0[0]_i_5__17_n_3\
    );
\q0[0]_i_6__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100008020400000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__17_0\,
      I1 => \q0_reg[0]_i_3__17_1\,
      I2 => \q0_reg[0]_i_3__17_5\,
      I3 => \q0_reg[0]_i_3__17_4\,
      I4 => \q0_reg[0]_i_3__17_3\,
      I5 => \q0_reg[0]_i_3__17_2\,
      O => \q0[0]_i_6__17_n_3\
    );
\q0[0]_i_7__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6004000000010010"
    )
        port map (
      I0 => \q0_reg[0]_i_3__17_0\,
      I1 => \q0_reg[0]_i_3__17_1\,
      I2 => \q0_reg[0]_i_3__17_2\,
      I3 => \q0_reg[0]_i_3__17_4\,
      I4 => \q0_reg[0]_i_3__17_3\,
      I5 => \q0_reg[0]_i_3__17_5\,
      O => \q0[0]_i_7__17_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__17_n_3\,
      Q => p_ZL14storage_matrix_168_q0,
      R => '0'
    );
\q0_reg[0]_i_1__17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__17_n_3\,
      I1 => \q0_reg[0]_i_3__17_n_3\,
      O => \q0_reg[0]_i_1__17_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__19_n_3\,
      I1 => \q0[0]_i_5__17_n_3\,
      O => \q0_reg[0]_i_2__17_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__17_n_3\,
      I1 => \q0[0]_i_7__17_n_3\,
      O => \q0_reg[0]_i_3__17_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_169_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_169_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__44_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__44_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__44_2\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_169_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_169_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_169_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_169_ROM_AUTO_1R is
  signal \q0[0]_i_4__48_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__44_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__44_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__44_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__44_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__44_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__44_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000001808200"
    )
        port map (
      I0 => \q0_reg[0]_i_2__44_0\,
      I1 => \q0_reg[0]_i_2__44_1\,
      I2 => \q0_reg[0]_i_2__44_2\,
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(0),
      O => \q0[0]_i_4__48_n_3\
    );
\q0[0]_i_5__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000002245202020"
    )
        port map (
      I0 => \q0_reg[0]_i_2__44_0\,
      I1 => \q0_reg[0]_i_2__44_1\,
      I2 => Q(0),
      I3 => \q0_reg[0]_i_2__44_2\,
      I4 => Q(2),
      I5 => Q(3),
      O => \q0[0]_i_5__44_n_3\
    );
\q0[0]_i_6__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006000020"
    )
        port map (
      I0 => \q0_reg[0]_i_2__44_1\,
      I1 => Q(2),
      I2 => \q0_reg[0]_i_2__44_2\,
      I3 => Q(3),
      I4 => Q(0),
      I5 => \q0_reg[0]_i_2__44_0\,
      O => \q0[0]_i_6__44_n_3\
    );
\q0[0]_i_7__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004001000"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__44_1\,
      I2 => \q0_reg[0]_i_2__44_2\,
      I3 => Q(2),
      I4 => Q(3),
      I5 => \q0_reg[0]_i_2__44_0\,
      O => \q0[0]_i_7__44_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__44_n_3\,
      Q => p_ZL14storage_matrix_169_q0,
      R => '0'
    );
\q0_reg[0]_i_1__44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__44_n_3\,
      I1 => \q0_reg[0]_i_3__44_n_3\,
      O => \q0_reg[0]_i_1__44_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_2__44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__48_n_3\,
      I1 => \q0[0]_i_5__44_n_3\,
      O => \q0_reg[0]_i_2__44_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__44_n_3\,
      I1 => \q0[0]_i_7__44_n_3\,
      O => \q0_reg[0]_i_3__44_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_16_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_16_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__1_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__1_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__1_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__1_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__1_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__1_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_16_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_16_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_16_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_16_ROM_AUTO_1R is
  signal \q0[0]_i_4__1_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__1_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__1_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__1_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__1_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C8001008000008"
    )
        port map (
      I0 => \q0_reg[0]_i_2__1_0\,
      I1 => \q0_reg[0]_i_2__1_5\,
      I2 => \q0_reg[0]_i_2__1_3\,
      I3 => \q0_reg[0]_i_2__1_4\,
      I4 => \q0_reg[0]_i_2__1_2\,
      I5 => \q0_reg[0]_i_2__1_1\,
      O => \q0[0]_i_4__1_n_3\
    );
\q0[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8400000080020010"
    )
        port map (
      I0 => \q0_reg[0]_i_2__1_0\,
      I1 => \q0_reg[0]_i_2__1_1\,
      I2 => \q0_reg[0]_i_2__1_5\,
      I3 => \q0_reg[0]_i_2__1_3\,
      I4 => \q0_reg[0]_i_2__1_4\,
      I5 => \q0_reg[0]_i_2__1_2\,
      O => \q0[0]_i_5__1_n_3\
    );
\q0[0]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000041001100025"
    )
        port map (
      I0 => \q0_reg[0]_i_2__1_0\,
      I1 => \q0_reg[0]_i_2__1_1\,
      I2 => \q0_reg[0]_i_2__1_2\,
      I3 => \q0_reg[0]_i_2__1_3\,
      I4 => \q0_reg[0]_i_2__1_4\,
      I5 => \q0_reg[0]_i_2__1_5\,
      O => \q0[0]_i_6__1_n_3\
    );
\q0[0]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800018040002004"
    )
        port map (
      I0 => \q0_reg[0]_i_2__1_0\,
      I1 => \q0_reg[0]_i_2__1_1\,
      I2 => \q0_reg[0]_i_2__1_5\,
      I3 => \q0_reg[0]_i_2__1_3\,
      I4 => \q0_reg[0]_i_2__1_4\,
      I5 => \q0_reg[0]_i_2__1_2\,
      O => \q0[0]_i_7__1_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__1_n_3\,
      Q => p_ZL14storage_matrix_16_q0,
      R => '0'
    );
\q0_reg[0]_i_1__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__1_n_3\,
      I1 => \q0_reg[0]_i_3__1_n_3\,
      O => \q0_reg[0]_i_1__1_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__1_n_3\,
      I1 => \q0[0]_i_5__1_n_3\,
      O => \q0_reg[0]_i_2__1_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__1_n_3\,
      I1 => \q0[0]_i_7__1_n_3\,
      O => \q0_reg[0]_i_3__1_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_170_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_170_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__68_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__68_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__68_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__68_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__68_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__68_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_170_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_170_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_170_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_170_ROM_AUTO_1R is
  signal \q0[0]_i_4__76_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__68_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__68_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__68_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__68_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__68_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__68_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800800218810500"
    )
        port map (
      I0 => \q0_reg[0]_i_2__68_0\,
      I1 => \q0_reg[0]_i_2__68_1\,
      I2 => \q0_reg[0]_i_2__68_5\,
      I3 => \q0_reg[0]_i_2__68_3\,
      I4 => \q0_reg[0]_i_2__68_4\,
      I5 => \q0_reg[0]_i_2__68_2\,
      O => \q0[0]_i_4__76_n_3\
    );
\q0[0]_i_5__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080030000000004"
    )
        port map (
      I0 => \q0_reg[0]_i_2__68_4\,
      I1 => \q0_reg[0]_i_2__68_0\,
      I2 => \q0_reg[0]_i_2__68_5\,
      I3 => \q0_reg[0]_i_2__68_3\,
      I4 => \q0_reg[0]_i_2__68_2\,
      I5 => \q0_reg[0]_i_2__68_1\,
      O => \q0[0]_i_5__68_n_3\
    );
\q0[0]_i_6__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200894C00400000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__68_0\,
      I1 => \q0_reg[0]_i_2__68_1\,
      I2 => \q0_reg[0]_i_2__68_2\,
      I3 => \q0_reg[0]_i_2__68_3\,
      I4 => \q0_reg[0]_i_2__68_4\,
      I5 => \q0_reg[0]_i_2__68_5\,
      O => \q0[0]_i_6__68_n_3\
    );
\q0[0]_i_7__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000024002000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__68_5\,
      I1 => \q0_reg[0]_i_2__68_3\,
      I2 => \q0_reg[0]_i_2__68_4\,
      I3 => \q0_reg[0]_i_2__68_2\,
      I4 => \q0_reg[0]_i_2__68_1\,
      I5 => \q0_reg[0]_i_2__68_0\,
      O => \q0[0]_i_7__68_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__68_n_3\,
      Q => p_ZL14storage_matrix_170_q0,
      R => '0'
    );
\q0_reg[0]_i_1__68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__68_n_3\,
      I1 => \q0_reg[0]_i_3__68_n_3\,
      O => \q0_reg[0]_i_1__68_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__76_n_3\,
      I1 => \q0[0]_i_5__68_n_3\,
      O => \q0_reg[0]_i_2__68_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__68_n_3\,
      I1 => \q0[0]_i_7__68_n_3\,
      O => \q0_reg[0]_i_3__68_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_171_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_171_q0 : out STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_3__94_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__94_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__94_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__94_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__94_4\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_171_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_171_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_171_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_171_ROM_AUTO_1R is
  signal \q0[0]_i_4__106_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__94_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__94_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__94_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__94_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__94_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__94_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008400402000800"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_3__94_1\,
      I2 => \q0_reg[0]_i_3__94_2\,
      I3 => \q0_reg[0]_i_3__94_0\,
      I4 => \q0_reg[0]_i_3__94_3\,
      I5 => \q0_reg[0]_i_3__94_4\,
      O => \q0[0]_i_4__106_n_3\
    );
\q0[0]_i_5__94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000045111"
    )
        port map (
      I0 => \q0_reg[0]_i_3__94_0\,
      I1 => \q0_reg[0]_i_3__94_1\,
      I2 => \q0_reg[0]_i_3__94_2\,
      I3 => \q0_reg[0]_i_3__94_3\,
      I4 => \q0_reg[0]_i_3__94_4\,
      I5 => Q(1),
      O => \q0[0]_i_5__94_n_3\
    );
\q0[0]_i_6__94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02004080005D0000"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_3__94_0\,
      I2 => \q0_reg[0]_i_3__94_4\,
      I3 => \q0_reg[0]_i_3__94_3\,
      I4 => \q0_reg[0]_i_3__94_2\,
      I5 => \q0_reg[0]_i_3__94_1\,
      O => \q0[0]_i_6__94_n_3\
    );
\q0[0]_i_7__94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088000000051000"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_3__94_2\,
      I2 => \q0_reg[0]_i_3__94_4\,
      I3 => \q0_reg[0]_i_3__94_3\,
      I4 => \q0_reg[0]_i_3__94_0\,
      I5 => \q0_reg[0]_i_3__94_1\,
      O => \q0[0]_i_7__94_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__94_n_3\,
      Q => p_ZL14storage_matrix_171_q0,
      R => '0'
    );
\q0_reg[0]_i_1__94\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__94_n_3\,
      I1 => \q0_reg[0]_i_3__94_n_3\,
      O => \q0_reg[0]_i_1__94_n_3\,
      S => address0(0)
    );
\q0_reg[0]_i_2__94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__106_n_3\,
      I1 => \q0[0]_i_5__94_n_3\,
      O => \q0_reg[0]_i_2__94_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__94_n_3\,
      I1 => \q0[0]_i_7__94_n_3\,
      O => \q0_reg[0]_i_3__94_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_172_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_172_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__114_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__114_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__114_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__114_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__114_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__114_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_172_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_172_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_172_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_172_ROM_AUTO_1R is
  signal \q0[0]_i_4__130_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__115_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__115_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__114_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__114_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__114_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__114_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8180044002000010"
    )
        port map (
      I0 => \q0_reg[0]_i_2__114_0\,
      I1 => \q0_reg[0]_i_2__114_5\,
      I2 => \q0_reg[0]_i_2__114_4\,
      I3 => \q0_reg[0]_i_2__114_2\,
      I4 => \q0_reg[0]_i_2__114_1\,
      I5 => \q0_reg[0]_i_2__114_3\,
      O => \q0[0]_i_4__130_n_3\
    );
\q0[0]_i_5__115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000A01400000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__114_0\,
      I1 => \q0_reg[0]_i_2__114_5\,
      I2 => \q0_reg[0]_i_2__114_3\,
      I3 => \q0_reg[0]_i_2__114_1\,
      I4 => \q0_reg[0]_i_2__114_2\,
      I5 => \q0_reg[0]_i_2__114_4\,
      O => \q0[0]_i_5__115_n_3\
    );
\q0[0]_i_6__115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0102000008040004"
    )
        port map (
      I0 => \q0_reg[0]_i_2__114_0\,
      I1 => \q0_reg[0]_i_2__114_5\,
      I2 => \q0_reg[0]_i_2__114_3\,
      I3 => \q0_reg[0]_i_2__114_1\,
      I4 => \q0_reg[0]_i_2__114_2\,
      I5 => \q0_reg[0]_i_2__114_4\,
      O => \q0[0]_i_6__115_n_3\
    );
\q0[0]_i_7__114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A22000080C031110"
    )
        port map (
      I0 => \q0_reg[0]_i_2__114_0\,
      I1 => \q0_reg[0]_i_2__114_1\,
      I2 => \q0_reg[0]_i_2__114_2\,
      I3 => \q0_reg[0]_i_2__114_3\,
      I4 => \q0_reg[0]_i_2__114_4\,
      I5 => \q0_reg[0]_i_2__114_5\,
      O => \q0[0]_i_7__114_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__114_n_3\,
      Q => p_ZL14storage_matrix_172_q0,
      R => '0'
    );
\q0_reg[0]_i_1__114\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__114_n_3\,
      I1 => \q0_reg[0]_i_3__114_n_3\,
      O => \q0_reg[0]_i_1__114_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__114\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__130_n_3\,
      I1 => \q0[0]_i_5__115_n_3\,
      O => \q0_reg[0]_i_2__114_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__114\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__115_n_3\,
      I1 => \q0[0]_i_7__114_n_3\,
      O => \q0_reg[0]_i_3__114_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_173_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_173_q0 : out STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_173_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_173_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_173_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_173_ROM_AUTO_1R is
  signal \q0[0]_i_1__40_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__39_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__34_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__161_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \q0[0]_i_2__39_n_3\,
      I1 => \q0[0]_i_3__34_n_3\,
      I2 => address0(1),
      I3 => \q0[0]_i_4__161_n_3\,
      I4 => Q(0),
      O => \q0[0]_i_1__40_n_3\
    );
\q0[0]_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8100040008000080"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_2\,
      I3 => \q0_reg[0]_4\,
      I4 => \q0_reg[0]_3\,
      I5 => address0(0),
      O => \q0[0]_i_2__39_n_3\
    );
\q0[0]_i_3__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010800000000"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_4\,
      I3 => address0(0),
      I4 => \q0_reg[0]_1\,
      I5 => \q0_reg[0]_0\,
      O => \q0[0]_i_3__34_n_3\
    );
\q0[0]_i_4__161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00500000000000"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_2\,
      I3 => \q0_reg[0]_3\,
      I4 => \q0_reg[0]_4\,
      I5 => address0(0),
      O => \q0[0]_i_4__161_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_5\(0),
      D => \q0[0]_i_1__40_n_3\,
      Q => p_ZL14storage_matrix_173_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_174_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_174_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__163_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__163_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__163_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__163_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__163_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__163_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_174_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_174_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_174_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_174_ROM_AUTO_1R is
  signal \q0[0]_i_4__193_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__164_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__164_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__163_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__163_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__163_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__163_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020100008002280"
    )
        port map (
      I0 => \q0_reg[0]_i_2__163_0\,
      I1 => \q0_reg[0]_i_2__163_5\,
      I2 => \q0_reg[0]_i_2__163_3\,
      I3 => \q0_reg[0]_i_2__163_4\,
      I4 => \q0_reg[0]_i_2__163_2\,
      I5 => \q0_reg[0]_i_2__163_1\,
      O => \q0[0]_i_4__193_n_3\
    );
\q0[0]_i_5__164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080800000000300"
    )
        port map (
      I0 => \q0_reg[0]_i_2__163_2\,
      I1 => \q0_reg[0]_i_2__163_0\,
      I2 => \q0_reg[0]_i_2__163_5\,
      I3 => \q0_reg[0]_i_2__163_3\,
      I4 => \q0_reg[0]_i_2__163_4\,
      I5 => \q0_reg[0]_i_2__163_1\,
      O => \q0[0]_i_5__164_n_3\
    );
\q0[0]_i_6__164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001002000002000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__163_0\,
      I1 => \q0_reg[0]_i_2__163_5\,
      I2 => \q0_reg[0]_i_2__163_3\,
      I3 => \q0_reg[0]_i_2__163_4\,
      I4 => \q0_reg[0]_i_2__163_2\,
      I5 => \q0_reg[0]_i_2__163_1\,
      O => \q0[0]_i_6__164_n_3\
    );
\q0[0]_i_7__163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800010800044004"
    )
        port map (
      I0 => \q0_reg[0]_i_2__163_0\,
      I1 => \q0_reg[0]_i_2__163_1\,
      I2 => \q0_reg[0]_i_2__163_2\,
      I3 => \q0_reg[0]_i_2__163_3\,
      I4 => \q0_reg[0]_i_2__163_4\,
      I5 => \q0_reg[0]_i_2__163_5\,
      O => \q0[0]_i_7__163_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__163_n_3\,
      Q => p_ZL14storage_matrix_174_q0,
      R => '0'
    );
\q0_reg[0]_i_1__163\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__163_n_3\,
      I1 => \q0_reg[0]_i_3__163_n_3\,
      O => \q0_reg[0]_i_1__163_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__163\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__193_n_3\,
      I1 => \q0[0]_i_5__164_n_3\,
      O => \q0_reg[0]_i_2__163_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__163\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__164_n_3\,
      I1 => \q0[0]_i_7__163_n_3\,
      O => \q0_reg[0]_i_3__163_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_175_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_175_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__189_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_3__189_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__189_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__189_3\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_175_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_175_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_175_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_175_ROM_AUTO_1R is
  signal \q0[0]_i_4__222_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__191_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__190_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__189_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__189_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__189_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__189_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000001000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__189_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_3__189_1\,
      I3 => Q(1),
      I4 => \q0_reg[0]_i_3__189_2\,
      I5 => \q0_reg[0]_i_3__189_3\,
      O => \q0[0]_i_4__222_n_3\
    );
\q0[0]_i_5__191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000030008"
    )
        port map (
      I0 => \q0_reg[0]_i_3__189_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_3__189_1\,
      I3 => Q(1),
      I4 => \q0_reg[0]_i_3__189_2\,
      I5 => \q0_reg[0]_i_3__189_3\,
      O => \q0[0]_i_5__191_n_3\
    );
\q0[0]_i_6__190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000122000002"
    )
        port map (
      I0 => \q0_reg[0]_i_3__189_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_3__189_1\,
      I3 => Q(1),
      I4 => \q0_reg[0]_i_3__189_2\,
      I5 => \q0_reg[0]_i_3__189_3\,
      O => \q0[0]_i_6__190_n_3\
    );
\q0[0]_i_7__189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080001"
    )
        port map (
      I0 => \q0_reg[0]_i_3__189_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_3__189_1\,
      I3 => Q(1),
      I4 => \q0_reg[0]_i_3__189_2\,
      I5 => \q0_reg[0]_i_3__189_3\,
      O => \q0[0]_i_7__189_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__189_n_3\,
      Q => p_ZL14storage_matrix_175_q0,
      R => '0'
    );
\q0_reg[0]_i_1__189\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__189_n_3\,
      I1 => \q0_reg[0]_i_3__189_n_3\,
      O => \q0_reg[0]_i_1__189_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__189\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__222_n_3\,
      I1 => \q0[0]_i_5__191_n_3\,
      O => \q0_reg[0]_i_2__189_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__189\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__190_n_3\,
      I1 => \q0[0]_i_7__189_n_3\,
      O => \q0_reg[0]_i_3__189_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_176_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_176_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__18_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__18_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__18_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__18_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__18_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__18_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_176_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_176_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_176_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_176_ROM_AUTO_1R is
  signal \q0[0]_i_4__20_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__18_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__18_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__18_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__18_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__18_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__18_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004100000000080"
    )
        port map (
      I0 => \q0_reg[0]_i_2__18_5\,
      I1 => \q0_reg[0]_i_2__18_4\,
      I2 => \q0_reg[0]_i_2__18_0\,
      I3 => \q0_reg[0]_i_2__18_1\,
      I4 => \q0_reg[0]_i_2__18_2\,
      I5 => \q0_reg[0]_i_2__18_3\,
      O => \q0[0]_i_4__20_n_3\
    );
\q0[0]_i_5__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000028000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__18_4\,
      I1 => \q0_reg[0]_i_2__18_3\,
      I2 => \q0_reg[0]_i_2__18_2\,
      I3 => \q0_reg[0]_i_2__18_1\,
      I4 => \q0_reg[0]_i_2__18_0\,
      I5 => \q0_reg[0]_i_2__18_5\,
      O => \q0[0]_i_5__18_n_3\
    );
\q0[0]_i_6__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000089101"
    )
        port map (
      I0 => \q0_reg[0]_i_2__18_0\,
      I1 => \q0_reg[0]_i_2__18_1\,
      I2 => \q0_reg[0]_i_2__18_2\,
      I3 => \q0_reg[0]_i_2__18_3\,
      I4 => \q0_reg[0]_i_2__18_4\,
      I5 => \q0_reg[0]_i_2__18_5\,
      O => \q0[0]_i_6__18_n_3\
    );
\q0[0]_i_7__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000002"
    )
        port map (
      I0 => \q0_reg[0]_i_2__18_5\,
      I1 => \q0_reg[0]_i_2__18_3\,
      I2 => \q0_reg[0]_i_2__18_2\,
      I3 => \q0_reg[0]_i_2__18_1\,
      I4 => \q0_reg[0]_i_2__18_0\,
      I5 => \q0_reg[0]_i_2__18_4\,
      O => \q0[0]_i_7__18_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__18_n_3\,
      Q => p_ZL14storage_matrix_176_q0,
      R => '0'
    );
\q0_reg[0]_i_1__18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__18_n_3\,
      I1 => \q0_reg[0]_i_3__18_n_3\,
      O => \q0_reg[0]_i_1__18_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__20_n_3\,
      I1 => \q0[0]_i_5__18_n_3\,
      O => \q0_reg[0]_i_2__18_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__18_n_3\,
      I1 => \q0[0]_i_7__18_n_3\,
      O => \q0_reg[0]_i_3__18_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_177_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_177_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_177_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_177_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_177_ROM_AUTO_1R is
  signal \q0[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__7_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000881"
    )
        port map (
      I0 => \q0_reg[0]_1\(3),
      I1 => address0(1),
      I2 => \q0_reg[0]_2\,
      I3 => \q0_reg[0]_3\,
      I4 => \q0[0]_i_2__7_n_3\,
      O => \q0[0]_i_1__7_n_3\
    );
\q0[0]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEEFFFBFFBEFFF"
    )
        port map (
      I0 => address0(0),
      I1 => \q0_reg[0]_1\(2),
      I2 => \q0_reg[0]_3\,
      I3 => \q0_reg[0]_1\(1),
      I4 => \q0_reg[0]_1\(0),
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_2__7_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__7_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_178_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_178_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_178_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_178_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_178_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_178_ROM_AUTO_1R is
  signal \q0[0]_i_1__15_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__56_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__13_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__77_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C0AFC0"
    )
        port map (
      I0 => \q0[0]_i_2__56_n_3\,
      I1 => \q0[0]_i_3__13_n_3\,
      I2 => \q0_reg[0]_4\,
      I3 => \q0_reg[0]_5\,
      I4 => \q0[0]_i_4__77_n_3\,
      O => \q0[0]_i_1__15_n_3\
    );
\q0[0]_i_2__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001480000000"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => address0(0),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => address0(1),
      I5 => \q0_reg[0]_3\,
      O => \q0[0]_i_2__56_n_3\
    );
\q0[0]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0104800020000010"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => address0(1),
      I2 => \q0_reg[0]_3\,
      I3 => \q0_reg[0]_0\,
      I4 => address0(0),
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_3__13_n_3\
    );
\q0[0]_i_4__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF69BFFFEFDFFF"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_0\,
      I2 => address0(1),
      I3 => address0(0),
      I4 => \q0_reg[0]_2\,
      I5 => \q0_reg[0]_3\,
      O => \q0[0]_i_4__77_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__15_n_3\,
      Q => p_ZL14storage_matrix_178_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_179_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_179_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_179_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_179_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_179_ROM_AUTO_1R is
  signal \q0[0]_i_1__21_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__20_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__18_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088008F00880088"
    )
        port map (
      I0 => \q0[0]_i_2__20_n_3\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_2\,
      I3 => \q0_reg[0]_3\(1),
      I4 => address0(0),
      I5 => \q0[0]_i_3__18_n_3\,
      O => \q0[0]_i_1__21_n_3\
    );
\q0[0]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000800000"
    )
        port map (
      I0 => address0(0),
      I1 => address0(1),
      I2 => \q0_reg[0]_3\(0),
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_5\,
      I5 => \q0_reg[0]_4\,
      O => \q0[0]_i_2__20_n_3\
    );
\q0[0]_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \q0_reg[0]_3\(0),
      I1 => \q0_reg[0]_4\,
      I2 => \q0_reg[0]_5\,
      I3 => \q0_reg[0]_1\,
      I4 => address0(1),
      O => \q0[0]_i_3__18_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__21_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_17_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_17_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__29_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__29_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__29_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__29_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__29_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__29_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_17_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_17_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_17_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_17_ROM_AUTO_1R is
  signal \q0[0]_i_4__32_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__29_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__29_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__29_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__29_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__29_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__29_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8600000000C02090"
    )
        port map (
      I0 => \q0_reg[0]_i_3__29_0\,
      I1 => \q0_reg[0]_i_3__29_1\,
      I2 => \q0_reg[0]_i_3__29_3\,
      I3 => \q0_reg[0]_i_3__29_4\,
      I4 => \q0_reg[0]_i_3__29_2\,
      I5 => \q0_reg[0]_i_3__29_5\,
      O => \q0[0]_i_4__32_n_3\
    );
\q0[0]_i_5__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020800002"
    )
        port map (
      I0 => \q0_reg[0]_i_3__29_1\,
      I1 => \q0_reg[0]_i_3__29_5\,
      I2 => \q0_reg[0]_i_3__29_3\,
      I3 => \q0_reg[0]_i_3__29_4\,
      I4 => \q0_reg[0]_i_3__29_2\,
      I5 => \q0_reg[0]_i_3__29_0\,
      O => \q0[0]_i_5__29_n_3\
    );
\q0[0]_i_6__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001412401"
    )
        port map (
      I0 => \q0_reg[0]_i_3__29_0\,
      I1 => \q0_reg[0]_i_3__29_1\,
      I2 => \q0_reg[0]_i_3__29_2\,
      I3 => \q0_reg[0]_i_3__29_3\,
      I4 => \q0_reg[0]_i_3__29_4\,
      I5 => \q0_reg[0]_i_3__29_5\,
      O => \q0[0]_i_6__29_n_3\
    );
\q0[0]_i_7__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800104200008000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__29_0\,
      I1 => \q0_reg[0]_i_3__29_1\,
      I2 => \q0_reg[0]_i_3__29_3\,
      I3 => \q0_reg[0]_i_3__29_4\,
      I4 => \q0_reg[0]_i_3__29_2\,
      I5 => \q0_reg[0]_i_3__29_5\,
      O => \q0[0]_i_7__29_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__29_n_3\,
      Q => p_ZL14storage_matrix_17_q0,
      R => '0'
    );
\q0_reg[0]_i_1__29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__29_n_3\,
      I1 => \q0_reg[0]_i_3__29_n_3\,
      O => \q0_reg[0]_i_1__29_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__32_n_3\,
      I1 => \q0[0]_i_5__29_n_3\,
      O => \q0_reg[0]_i_2__29_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__29_n_3\,
      I1 => \q0[0]_i_7__29_n_3\,
      O => \q0_reg[0]_i_3__29_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_180_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_180_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__115_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__115_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__115_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__115_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__115_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__115_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_180_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_180_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_180_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_180_ROM_AUTO_1R is
  signal \q0[0]_i_4__131_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__116_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__116_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__115_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__115_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__115_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__115_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8002050C28020000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__115_0\,
      I1 => \q0_reg[0]_i_2__115_1\,
      I2 => \q0_reg[0]_i_2__115_5\,
      I3 => \q0_reg[0]_i_2__115_3\,
      I4 => \q0_reg[0]_i_2__115_4\,
      I5 => \q0_reg[0]_i_2__115_2\,
      O => \q0[0]_i_4__131_n_3\
    );
\q0[0]_i_5__116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000608000020"
    )
        port map (
      I0 => \q0_reg[0]_i_2__115_0\,
      I1 => \q0_reg[0]_i_2__115_1\,
      I2 => \q0_reg[0]_i_2__115_5\,
      I3 => \q0_reg[0]_i_2__115_3\,
      I4 => \q0_reg[0]_i_2__115_4\,
      I5 => \q0_reg[0]_i_2__115_2\,
      O => \q0[0]_i_5__116_n_3\
    );
\q0[0]_i_6__116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2820800211800065"
    )
        port map (
      I0 => \q0_reg[0]_i_2__115_0\,
      I1 => \q0_reg[0]_i_2__115_1\,
      I2 => \q0_reg[0]_i_2__115_2\,
      I3 => \q0_reg[0]_i_2__115_3\,
      I4 => \q0_reg[0]_i_2__115_4\,
      I5 => \q0_reg[0]_i_2__115_5\,
      O => \q0[0]_i_6__116_n_3\
    );
\q0[0]_i_7__115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000001000000200"
    )
        port map (
      I0 => \q0_reg[0]_i_2__115_0\,
      I1 => \q0_reg[0]_i_2__115_5\,
      I2 => \q0_reg[0]_i_2__115_3\,
      I3 => \q0_reg[0]_i_2__115_4\,
      I4 => \q0_reg[0]_i_2__115_2\,
      I5 => \q0_reg[0]_i_2__115_1\,
      O => \q0[0]_i_7__115_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__115_n_3\,
      Q => p_ZL14storage_matrix_180_q0,
      R => '0'
    );
\q0_reg[0]_i_1__115\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__115_n_3\,
      I1 => \q0_reg[0]_i_3__115_n_3\,
      O => \q0_reg[0]_i_1__115_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__115\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__131_n_3\,
      I1 => \q0[0]_i_5__116_n_3\,
      O => \q0_reg[0]_i_2__115_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__115\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__116_n_3\,
      I1 => \q0[0]_i_7__115_n_3\,
      O => \q0_reg[0]_i_3__115_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_181_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_181_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__139_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__139_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__139_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__139_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__139_4\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_181_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_181_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_181_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_181_ROM_AUTO_1R is
  signal \q0[0]_i_4__162_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__140_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__140_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__139_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__139_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__139_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__139_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880002004800062"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__139_0\,
      I2 => \q0_reg[0]_i_2__139_1\,
      I3 => \q0_reg[0]_i_2__139_2\,
      I4 => \q0_reg[0]_i_2__139_3\,
      I5 => \q0_reg[0]_i_2__139_4\,
      O => \q0[0]_i_4__162_n_3\
    );
\q0[0]_i_5__140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003000004"
    )
        port map (
      I0 => \q0_reg[0]_i_2__139_3\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_2__139_0\,
      I3 => \q0_reg[0]_i_2__139_1\,
      I4 => \q0_reg[0]_i_2__139_2\,
      I5 => \q0_reg[0]_i_2__139_4\,
      O => \q0[0]_i_5__140_n_3\
    );
\q0[0]_i_6__140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080020A042E000"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__139_0\,
      I2 => \q0_reg[0]_i_2__139_1\,
      I3 => \q0_reg[0]_i_2__139_2\,
      I4 => \q0_reg[0]_i_2__139_3\,
      I5 => \q0_reg[0]_i_2__139_4\,
      O => \q0[0]_i_6__140_n_3\
    );
\q0[0]_i_7__139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005080000620040"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__139_3\,
      I2 => \q0_reg[0]_i_2__139_4\,
      I3 => \q0_reg[0]_i_2__139_1\,
      I4 => \q0_reg[0]_i_2__139_2\,
      I5 => \q0_reg[0]_i_2__139_0\,
      O => \q0[0]_i_7__139_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__139_n_3\,
      Q => p_ZL14storage_matrix_181_q0,
      R => '0'
    );
\q0_reg[0]_i_1__139\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__139_n_3\,
      I1 => \q0_reg[0]_i_3__139_n_3\,
      O => \q0_reg[0]_i_1__139_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__139\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__162_n_3\,
      I1 => \q0[0]_i_5__140_n_3\,
      O => \q0_reg[0]_i_2__139_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__139\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__140_n_3\,
      I1 => \q0[0]_i_7__139_n_3\,
      O => \q0_reg[0]_i_3__139_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_182_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_182_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__164_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__164_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__164_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__164_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__164_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__164_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_182_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_182_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_182_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_182_ROM_AUTO_1R is
  signal \q0[0]_i_4__194_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__165_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__165_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__164_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__164_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__164_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__164_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000800000001000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__164_0\,
      I1 => \q0_reg[0]_i_2__164_5\,
      I2 => \q0_reg[0]_i_2__164_4\,
      I3 => \q0_reg[0]_i_2__164_3\,
      I4 => \q0_reg[0]_i_2__164_2\,
      I5 => \q0_reg[0]_i_2__164_1\,
      O => \q0[0]_i_4__194_n_3\
    );
\q0[0]_i_5__165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0008408A000500"
    )
        port map (
      I0 => \q0_reg[0]_i_2__164_0\,
      I1 => \q0_reg[0]_i_2__164_5\,
      I2 => \q0_reg[0]_i_2__164_4\,
      I3 => \q0_reg[0]_i_2__164_2\,
      I4 => \q0_reg[0]_i_2__164_3\,
      I5 => \q0_reg[0]_i_2__164_1\,
      O => \q0[0]_i_5__165_n_3\
    );
\q0[0]_i_6__165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080000000108"
    )
        port map (
      I0 => \q0_reg[0]_i_2__164_0\,
      I1 => \q0_reg[0]_i_2__164_1\,
      I2 => \q0_reg[0]_i_2__164_3\,
      I3 => \q0_reg[0]_i_2__164_2\,
      I4 => \q0_reg[0]_i_2__164_4\,
      I5 => \q0_reg[0]_i_2__164_5\,
      O => \q0[0]_i_6__165_n_3\
    );
\q0[0]_i_7__164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001002000028002"
    )
        port map (
      I0 => \q0_reg[0]_i_2__164_0\,
      I1 => \q0_reg[0]_i_2__164_1\,
      I2 => \q0_reg[0]_i_2__164_2\,
      I3 => \q0_reg[0]_i_2__164_3\,
      I4 => \q0_reg[0]_i_2__164_4\,
      I5 => \q0_reg[0]_i_2__164_5\,
      O => \q0[0]_i_7__164_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__164_n_3\,
      Q => p_ZL14storage_matrix_182_q0,
      R => '0'
    );
\q0_reg[0]_i_1__164\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__164_n_3\,
      I1 => \q0_reg[0]_i_3__164_n_3\,
      O => \q0_reg[0]_i_1__164_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__164\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__194_n_3\,
      I1 => \q0[0]_i_5__165_n_3\,
      O => \q0_reg[0]_i_2__164_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__164\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__165_n_3\,
      I1 => \q0[0]_i_7__164_n_3\,
      O => \q0_reg[0]_i_3__164_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_183_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    \q0_reg[0]_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_183_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_183_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_183_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_183_ROM_AUTO_1R is
  signal \q0[0]_i_1__54_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__53_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__47_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__223_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0[0]_i_2__53_n_3\,
      I2 => \q0_reg[0]_2\,
      I3 => \q0[0]_i_3__47_n_3\,
      I4 => \q0[0]_i_4__223_n_3\,
      O => \q0[0]_i_1__54_n_3\
    );
\q0[0]_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF77FFFFF7CFFFF"
    )
        port map (
      I0 => \q0_reg[0]_4\,
      I1 => \q0_reg[0]_5\,
      I2 => address0(0),
      I3 => address0(1),
      I4 => \q0_reg[0]_3\,
      I5 => \q0_reg[0]_6\,
      O => \q0[0]_i_2__53_n_3\
    );
\q0[0]_i_3__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => address0(1),
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_6\,
      O => \q0[0]_i_3__47_n_3\
    );
\q0[0]_i_4__223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFEFFFFBFFEF"
    )
        port map (
      I0 => address0(0),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_3\,
      I3 => \q0_reg[0]_4\,
      I4 => \q0_reg[0]_5\,
      I5 => address0(1),
      O => \q0[0]_i_4__223_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__54_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_184_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_184_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__19_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__19_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__19_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__19_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__19_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__19_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_184_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_184_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_184_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_184_ROM_AUTO_1R is
  signal \q0[0]_i_4__21_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__19_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__19_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__19_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__19_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__19_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__19_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000401000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__19_0\,
      I1 => \q0_reg[0]_i_3__19_1\,
      I2 => \q0_reg[0]_i_3__19_2\,
      I3 => \q0_reg[0]_i_3__19_3\,
      I4 => \q0_reg[0]_i_3__19_4\,
      I5 => \q0_reg[0]_i_3__19_5\,
      O => \q0[0]_i_4__21_n_3\
    );
\q0[0]_i_5__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004080"
    )
        port map (
      I0 => \q0_reg[0]_i_3__19_2\,
      I1 => \q0_reg[0]_i_3__19_4\,
      I2 => \q0_reg[0]_i_3__19_3\,
      I3 => \q0_reg[0]_i_3__19_5\,
      I4 => \q0_reg[0]_i_3__19_0\,
      O => \q0[0]_i_5__19_n_3\
    );
\q0[0]_i_6__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000014010000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__19_1\,
      I1 => \q0_reg[0]_i_3__19_3\,
      I2 => \q0_reg[0]_i_3__19_4\,
      I3 => \q0_reg[0]_i_3__19_2\,
      I4 => \q0_reg[0]_i_3__19_5\,
      I5 => \q0_reg[0]_i_3__19_0\,
      O => \q0[0]_i_6__19_n_3\
    );
\q0[0]_i_7__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008008000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__19_5\,
      I1 => \q0_reg[0]_i_3__19_3\,
      I2 => \q0_reg[0]_i_3__19_4\,
      I3 => \q0_reg[0]_i_3__19_2\,
      I4 => \q0_reg[0]_i_3__19_1\,
      I5 => \q0_reg[0]_i_3__19_0\,
      O => \q0[0]_i_7__19_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__19_n_3\,
      Q => p_ZL14storage_matrix_184_q0,
      R => '0'
    );
\q0_reg[0]_i_1__19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__19_n_3\,
      I1 => \q0_reg[0]_i_3__19_n_3\,
      O => \q0_reg[0]_i_1__19_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__21_n_3\,
      I1 => \q0[0]_i_5__19_n_3\,
      O => \q0_reg[0]_i_2__19_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__19_n_3\,
      I1 => \q0[0]_i_7__19_n_3\,
      O => \q0_reg[0]_i_3__19_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_185_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_185_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__45_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__45_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__45_2\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_185_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_185_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_185_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_185_ROM_AUTO_1R is
  signal \q0[0]_i_4__49_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__45_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__45_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__45_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__45_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__45_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__45_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080820010000023"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__45_0\,
      I2 => Q(3),
      I3 => \q0_reg[0]_i_2__45_1\,
      I4 => \q0_reg[0]_i_2__45_2\,
      I5 => Q(2),
      O => \q0[0]_i_4__49_n_3\
    );
\q0[0]_i_5__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002000A100"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__45_2\,
      I2 => \q0_reg[0]_i_2__45_1\,
      I3 => Q(3),
      I4 => \q0_reg[0]_i_2__45_0\,
      I5 => Q(2),
      O => \q0[0]_i_5__45_n_3\
    );
\q0[0]_i_6__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200010C1000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \q0_reg[0]_i_2__45_2\,
      I3 => \q0_reg[0]_i_2__45_1\,
      I4 => Q(3),
      I5 => \q0_reg[0]_i_2__45_0\,
      O => \q0[0]_i_6__45_n_3\
    );
\q0[0]_i_7__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000014004080000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \q0_reg[0]_i_2__45_0\,
      I3 => Q(3),
      I4 => \q0_reg[0]_i_2__45_1\,
      I5 => \q0_reg[0]_i_2__45_2\,
      O => \q0[0]_i_7__45_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__45_n_3\,
      Q => p_ZL14storage_matrix_185_q0,
      R => '0'
    );
\q0_reg[0]_i_1__45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__45_n_3\,
      I1 => \q0_reg[0]_i_3__45_n_3\,
      O => \q0_reg[0]_i_1__45_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_2__45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__49_n_3\,
      I1 => \q0[0]_i_5__45_n_3\,
      O => \q0_reg[0]_i_2__45_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__45_n_3\,
      I1 => \q0[0]_i_7__45_n_3\,
      O => \q0_reg[0]_i_3__45_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_186_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_186_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__69_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__69_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__69_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__69_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__69_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__69_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_186_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_186_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_186_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_186_ROM_AUTO_1R is
  signal \q0[0]_i_4__78_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__69_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__69_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__69_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__69_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__69_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__69_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \q0_reg[0]_i_2__69_0\,
      I1 => \q0_reg[0]_i_2__69_2\,
      I2 => \q0_reg[0]_i_2__69_4\,
      I3 => \q0_reg[0]_i_2__69_3\,
      I4 => \q0_reg[0]_i_2__69_5\,
      I5 => \q0_reg[0]_i_2__69_1\,
      O => \q0[0]_i_4__78_n_3\
    );
\q0[0]_i_5__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004100"
    )
        port map (
      I0 => \q0_reg[0]_i_2__69_0\,
      I1 => \q0_reg[0]_i_2__69_5\,
      I2 => \q0_reg[0]_i_2__69_3\,
      I3 => \q0_reg[0]_i_2__69_4\,
      I4 => \q0_reg[0]_i_2__69_2\,
      I5 => \q0_reg[0]_i_2__69_1\,
      O => \q0[0]_i_5__69_n_3\
    );
\q0[0]_i_6__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__69_0\,
      I1 => \q0_reg[0]_i_2__69_2\,
      I2 => \q0_reg[0]_i_2__69_3\,
      I3 => \q0_reg[0]_i_2__69_4\,
      I4 => \q0_reg[0]_i_2__69_5\,
      I5 => \q0_reg[0]_i_2__69_1\,
      O => \q0[0]_i_6__69_n_3\
    );
\q0[0]_i_7__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000308000080000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__69_0\,
      I1 => \q0_reg[0]_i_2__69_1\,
      I2 => \q0_reg[0]_i_2__69_2\,
      I3 => \q0_reg[0]_i_2__69_3\,
      I4 => \q0_reg[0]_i_2__69_4\,
      I5 => \q0_reg[0]_i_2__69_5\,
      O => \q0[0]_i_7__69_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__69_n_3\,
      Q => p_ZL14storage_matrix_186_q0,
      R => '0'
    );
\q0_reg[0]_i_1__69\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__69_n_3\,
      I1 => \q0_reg[0]_i_3__69_n_3\,
      O => \q0_reg[0]_i_1__69_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__78_n_3\,
      I1 => \q0[0]_i_5__69_n_3\,
      O => \q0_reg[0]_i_2__69_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__69_n_3\,
      I1 => \q0[0]_i_7__69_n_3\,
      O => \q0_reg[0]_i_3__69_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_187_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_187_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_2__95_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__95_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__95_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__95_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__95_4\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_187_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_187_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_187_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_187_ROM_AUTO_1R is
  signal \q0[0]_i_4__107_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__95_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__95_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__95_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__95_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__95_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__95_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808000021048000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__95_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__95_2\,
      I3 => \q0_reg[0]_i_2__95_3\,
      I4 => \q0_reg[0]_i_2__95_4\,
      I5 => \q0_reg[0]_i_2__95_1\,
      O => \q0[0]_i_4__107_n_3\
    );
\q0[0]_i_5__95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000120480020020"
    )
        port map (
      I0 => \q0_reg[0]_i_2__95_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__95_2\,
      I3 => \q0_reg[0]_i_2__95_4\,
      I4 => \q0_reg[0]_i_2__95_3\,
      I5 => \q0_reg[0]_i_2__95_1\,
      O => \q0[0]_i_5__95_n_3\
    );
\q0[0]_i_6__95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000800000010100"
    )
        port map (
      I0 => \q0_reg[0]_i_2__95_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__95_1\,
      I3 => \q0_reg[0]_i_2__95_2\,
      I4 => \q0_reg[0]_i_2__95_3\,
      I5 => \q0_reg[0]_i_2__95_4\,
      O => \q0[0]_i_6__95_n_3\
    );
\q0[0]_i_7__95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0019441881000100"
    )
        port map (
      I0 => \q0_reg[0]_i_2__95_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__95_1\,
      I3 => \q0_reg[0]_i_2__95_2\,
      I4 => \q0_reg[0]_i_2__95_3\,
      I5 => \q0_reg[0]_i_2__95_4\,
      O => \q0[0]_i_7__95_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__95_n_3\,
      Q => p_ZL14storage_matrix_187_q0,
      R => '0'
    );
\q0_reg[0]_i_1__95\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__95_n_3\,
      I1 => \q0_reg[0]_i_3__95_n_3\,
      O => \q0_reg[0]_i_1__95_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__107_n_3\,
      I1 => \q0[0]_i_5__95_n_3\,
      O => \q0_reg[0]_i_2__95_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__95_n_3\,
      I1 => \q0[0]_i_7__95_n_3\,
      O => \q0_reg[0]_i_3__95_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_188_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_188_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_188_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_188_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_188_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_188_ROM_AUTO_1R is
  signal \q0[0]_i_1__33_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__32_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__28_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__132_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \q0[0]_i_2__32_n_3\,
      I1 => Q(0),
      I2 => \q0[0]_i_3__28_n_3\,
      I3 => \q0_reg[0]_0\,
      I4 => address0(0),
      I5 => \q0[0]_i_4__132_n_3\,
      O => \q0[0]_i_1__33_n_3\
    );
\q0[0]_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000011C000"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_4\,
      I3 => address0(0),
      I4 => address0(1),
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_2__32_n_3\
    );
\q0[0]_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000010"
    )
        port map (
      I0 => address0(1),
      I1 => \q0_reg[0]_4\,
      I2 => \q0_reg[0]_3\,
      I3 => \q0_reg[0]_1\,
      I4 => address0(0),
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_3__28_n_3\
    );
\q0[0]_i_4__132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FBDBFFF7FFF"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_2\,
      I3 => \q0_reg[0]_3\,
      I4 => address0(1),
      I5 => \q0_reg[0]_4\,
      O => \q0[0]_i_4__132_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_5\(0),
      D => \q0[0]_i_1__33_n_3\,
      Q => p_ZL14storage_matrix_188_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_189_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_189_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__140_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__140_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__140_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__140_3\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_189_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_189_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_189_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_189_ROM_AUTO_1R is
  signal \q0[0]_i_4__163_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__141_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__141_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__140_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__140_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__140_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__140_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008600000002000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__140_0\,
      I1 => \q0_reg[0]_i_3__140_1\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__140_2\,
      I4 => Q(2),
      I5 => \q0_reg[0]_i_3__140_3\,
      O => \q0[0]_i_4__163_n_3\
    );
\q0[0]_i_5__141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200040000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__140_0\,
      I1 => \q0_reg[0]_i_3__140_1\,
      I2 => \q0_reg[0]_i_3__140_2\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => \q0_reg[0]_i_3__140_3\,
      O => \q0[0]_i_5__141_n_3\
    );
\q0[0]_i_6__141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006000000000002"
    )
        port map (
      I0 => \q0_reg[0]_i_3__140_0\,
      I1 => \q0_reg[0]_i_3__140_1\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__140_2\,
      I4 => Q(2),
      I5 => \q0_reg[0]_i_3__140_3\,
      O => \q0[0]_i_6__141_n_3\
    );
\q0[0]_i_7__140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A000800880100"
    )
        port map (
      I0 => \q0_reg[0]_i_3__140_0\,
      I1 => \q0_reg[0]_i_3__140_1\,
      I2 => \q0_reg[0]_i_3__140_2\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => \q0_reg[0]_i_3__140_3\,
      O => \q0[0]_i_7__140_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__140_n_3\,
      Q => p_ZL14storage_matrix_189_q0,
      R => '0'
    );
\q0_reg[0]_i_1__140\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__140_n_3\,
      I1 => \q0_reg[0]_i_3__140_n_3\,
      O => \q0_reg[0]_i_1__140_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__140\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__163_n_3\,
      I1 => \q0[0]_i_5__141_n_3\,
      O => \q0_reg[0]_i_2__140_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__140\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__141_n_3\,
      I1 => \q0[0]_i_7__140_n_3\,
      O => \q0_reg[0]_i_3__140_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_18_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_18_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_18_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_18_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_18_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_18_ROM_AUTO_1R is
  signal \q0[0]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__10_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__8_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C03CAA000000AA"
    )
        port map (
      I0 => \q0[0]_i_2__10_n_3\,
      I1 => \q0_reg[0]_0\,
      I2 => address0(0),
      I3 => \q0_reg[0]_1\,
      I4 => \q0_reg[0]_2\,
      I5 => \q0[0]_i_3__8_n_3\,
      O => \q0[0]_i_1__10_n_3\
    );
\q0[0]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0083000000008020"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => address0(1),
      I2 => \q0_reg[0]_5\,
      I3 => address0(0),
      I4 => \q0_reg[0]_3\,
      I5 => \q0_reg[0]_4\,
      O => \q0[0]_i_2__10_n_3\
    );
\q0[0]_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => \q0_reg[0]_4\,
      I2 => address0(1),
      I3 => \q0_reg[0]_5\,
      O => \q0[0]_i_3__8_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__10_n_3\,
      Q => p_ZL14storage_matrix_18_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_190_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_190_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__165_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_2__165_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__165_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__165_3\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_190_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_190_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_190_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_190_ROM_AUTO_1R is
  signal \q0[0]_i_4__195_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__166_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__166_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__165_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__165_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__165_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__165_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000000883800"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__165_0\,
      I2 => \q0_reg[0]_i_2__165_3\,
      I3 => \q0_reg[0]_i_2__165_1\,
      I4 => \q0_reg[0]_i_2__165_2\,
      I5 => Q(1),
      O => \q0[0]_i_4__195_n_3\
    );
\q0[0]_i_5__166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A540004820000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__165_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__165_2\,
      I3 => \q0_reg[0]_i_2__165_1\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_2__165_3\,
      O => \q0[0]_i_5__166_n_3\
    );
\q0[0]_i_6__166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000100002000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__165_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__165_1\,
      I3 => \q0_reg[0]_i_2__165_2\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_2__165_3\,
      O => \q0[0]_i_6__166_n_3\
    );
\q0[0]_i_7__165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1006001000002000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__165_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__165_2\,
      I3 => \q0_reg[0]_i_2__165_1\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_2__165_3\,
      O => \q0[0]_i_7__165_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__165_n_3\,
      Q => p_ZL14storage_matrix_190_q0,
      R => '0'
    );
\q0_reg[0]_i_1__165\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__165_n_3\,
      I1 => \q0_reg[0]_i_3__165_n_3\,
      O => \q0_reg[0]_i_1__165_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__165\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__195_n_3\,
      I1 => \q0[0]_i_5__166_n_3\,
      O => \q0_reg[0]_i_2__165_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__165\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__166_n_3\,
      I1 => \q0[0]_i_7__165_n_3\,
      O => \q0_reg[0]_i_3__165_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_191_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_191_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__190_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__190_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__190_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__190_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__190_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__190_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_191_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_191_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_191_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_191_ROM_AUTO_1R is
  signal \q0[0]_i_4__224_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__192_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__191_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__190_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__190_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__190_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__190_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4080020080000008"
    )
        port map (
      I0 => \q0_reg[0]_i_3__190_0\,
      I1 => \q0_reg[0]_i_3__190_5\,
      I2 => \q0_reg[0]_i_3__190_3\,
      I3 => \q0_reg[0]_i_3__190_4\,
      I4 => \q0_reg[0]_i_3__190_2\,
      I5 => \q0_reg[0]_i_3__190_1\,
      O => \q0[0]_i_4__224_n_3\
    );
\q0[0]_i_5__192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000111200C16440"
    )
        port map (
      I0 => \q0_reg[0]_i_3__190_0\,
      I1 => \q0_reg[0]_i_3__190_1\,
      I2 => \q0_reg[0]_i_3__190_5\,
      I3 => \q0_reg[0]_i_3__190_2\,
      I4 => \q0_reg[0]_i_3__190_3\,
      I5 => \q0_reg[0]_i_3__190_4\,
      O => \q0[0]_i_5__192_n_3\
    );
\q0[0]_i_6__191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0515214000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__190_0\,
      I1 => \q0_reg[0]_i_3__190_1\,
      I2 => \q0_reg[0]_i_3__190_3\,
      I3 => \q0_reg[0]_i_3__190_5\,
      I4 => \q0_reg[0]_i_3__190_4\,
      I5 => \q0_reg[0]_i_3__190_2\,
      O => \q0[0]_i_6__191_n_3\
    );
\q0[0]_i_7__190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002120220080C20"
    )
        port map (
      I0 => \q0_reg[0]_i_3__190_0\,
      I1 => \q0_reg[0]_i_3__190_1\,
      I2 => \q0_reg[0]_i_3__190_2\,
      I3 => \q0_reg[0]_i_3__190_3\,
      I4 => \q0_reg[0]_i_3__190_4\,
      I5 => \q0_reg[0]_i_3__190_5\,
      O => \q0[0]_i_7__190_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__190_n_3\,
      Q => p_ZL14storage_matrix_191_q0,
      R => '0'
    );
\q0_reg[0]_i_1__190\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__190_n_3\,
      I1 => \q0_reg[0]_i_3__190_n_3\,
      O => \q0_reg[0]_i_1__190_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__224_n_3\,
      I1 => \q0[0]_i_5__192_n_3\,
      O => \q0_reg[0]_i_2__190_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__191_n_3\,
      I1 => \q0[0]_i_7__190_n_3\,
      O => \q0_reg[0]_i_3__190_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_192_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_192_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__20_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__20_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__20_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__20_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__20_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__20_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_192_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_192_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_192_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_192_ROM_AUTO_1R is
  signal \q0[0]_i_4__22_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__20_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__20_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__20_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__20_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__20_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__20_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__20_5\,
      I1 => \q0_reg[0]_i_3__20_4\,
      I2 => \q0_reg[0]_i_3__20_3\,
      I3 => \q0_reg[0]_i_3__20_2\,
      I4 => \q0_reg[0]_i_3__20_1\,
      I5 => \q0_reg[0]_i_3__20_0\,
      O => \q0[0]_i_4__22_n_3\
    );
\q0[0]_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100804"
    )
        port map (
      I0 => \q0_reg[0]_i_3__20_4\,
      I1 => \q0_reg[0]_i_3__20_3\,
      I2 => \q0_reg[0]_i_3__20_2\,
      I3 => \q0_reg[0]_i_3__20_1\,
      I4 => \q0_reg[0]_i_3__20_5\,
      I5 => \q0_reg[0]_i_3__20_0\,
      O => \q0[0]_i_5__20_n_3\
    );
\q0[0]_i_6__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001040010"
    )
        port map (
      I0 => \q0_reg[0]_i_3__20_1\,
      I1 => \q0_reg[0]_i_3__20_2\,
      I2 => \q0_reg[0]_i_3__20_3\,
      I3 => \q0_reg[0]_i_3__20_4\,
      I4 => \q0_reg[0]_i_3__20_5\,
      I5 => \q0_reg[0]_i_3__20_0\,
      O => \q0[0]_i_6__20_n_3\
    );
\q0[0]_i_7__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00008020004"
    )
        port map (
      I0 => \q0_reg[0]_i_3__20_0\,
      I1 => \q0_reg[0]_i_3__20_1\,
      I2 => \q0_reg[0]_i_3__20_2\,
      I3 => \q0_reg[0]_i_3__20_3\,
      I4 => \q0_reg[0]_i_3__20_4\,
      I5 => \q0_reg[0]_i_3__20_5\,
      O => \q0[0]_i_7__20_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__20_n_3\,
      Q => p_ZL14storage_matrix_192_q0,
      R => '0'
    );
\q0_reg[0]_i_1__20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__20_n_3\,
      I1 => \q0_reg[0]_i_3__20_n_3\,
      O => \q0_reg[0]_i_1__20_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__22_n_3\,
      I1 => \q0[0]_i_5__20_n_3\,
      O => \q0_reg[0]_i_2__20_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__20_n_3\,
      I1 => \q0[0]_i_7__20_n_3\,
      O => \q0_reg[0]_i_3__20_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_193_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_193_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_193_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_193_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_193_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_193_ROM_AUTO_1R is
  signal \q0[0]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__8_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__6_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__50_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \q0[0]_i_2__8_n_3\,
      I1 => \q0[0]_i_3__6_n_3\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0[0]_i_4__50_n_3\,
      I4 => \q0_reg[0]_1\,
      O => \q0[0]_i_1__8_n_3\
    );
\q0[0]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002800"
    )
        port map (
      I0 => \q0_reg[0]_5\,
      I1 => address0(0),
      I2 => \q0_reg[0]_2\,
      I3 => address0(1),
      I4 => \q0_reg[0]_4\,
      I5 => \q0_reg[0]_3\,
      O => \q0[0]_i_2__8_n_3\
    );
\q0[0]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000012"
    )
        port map (
      I0 => \q0_reg[0]_4\,
      I1 => \q0_reg[0]_5\,
      I2 => \q0_reg[0]_2\,
      I3 => \q0_reg[0]_3\,
      I4 => address0(1),
      I5 => address0(0),
      O => \q0[0]_i_3__6_n_3\
    );
\q0[0]_i_4__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080000A020004009"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_4\,
      I3 => \q0_reg[0]_5\,
      I4 => address0(0),
      I5 => address0(1),
      O => \q0[0]_i_4__50_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__8_n_3\,
      Q => p_ZL14storage_matrix_193_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_194_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_194_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__70_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__70_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__70_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__70_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__70_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__70_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_194_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_194_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_194_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_194_ROM_AUTO_1R is
  signal \q0[0]_i_4__79_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__70_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__70_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__70_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__70_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__70_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__70_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020000108800248"
    )
        port map (
      I0 => \q0_reg[0]_i_3__70_0\,
      I1 => \q0_reg[0]_i_3__70_1\,
      I2 => \q0_reg[0]_i_3__70_2\,
      I3 => \q0_reg[0]_i_3__70_3\,
      I4 => \q0_reg[0]_i_3__70_4\,
      I5 => \q0_reg[0]_i_3__70_5\,
      O => \q0[0]_i_4__79_n_3\
    );
\q0[0]_i_5__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0800000000081"
    )
        port map (
      I0 => \q0_reg[0]_i_3__70_0\,
      I1 => \q0_reg[0]_i_3__70_1\,
      I2 => \q0_reg[0]_i_3__70_2\,
      I3 => \q0_reg[0]_i_3__70_3\,
      I4 => \q0_reg[0]_i_3__70_4\,
      I5 => \q0_reg[0]_i_3__70_5\,
      O => \q0[0]_i_5__70_n_3\
    );
\q0[0]_i_6__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001041800000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__70_0\,
      I1 => \q0_reg[0]_i_3__70_1\,
      I2 => \q0_reg[0]_i_3__70_5\,
      I3 => \q0_reg[0]_i_3__70_4\,
      I4 => \q0_reg[0]_i_3__70_3\,
      I5 => \q0_reg[0]_i_3__70_2\,
      O => \q0[0]_i_6__70_n_3\
    );
\q0[0]_i_7__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000184200110000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__70_0\,
      I1 => \q0_reg[0]_i_3__70_1\,
      I2 => \q0_reg[0]_i_3__70_4\,
      I3 => \q0_reg[0]_i_3__70_5\,
      I4 => \q0_reg[0]_i_3__70_3\,
      I5 => \q0_reg[0]_i_3__70_2\,
      O => \q0[0]_i_7__70_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__70_n_3\,
      Q => p_ZL14storage_matrix_194_q0,
      R => '0'
    );
\q0_reg[0]_i_1__70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__70_n_3\,
      I1 => \q0_reg[0]_i_3__70_n_3\,
      O => \q0_reg[0]_i_1__70_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__79_n_3\,
      I1 => \q0[0]_i_5__70_n_3\,
      O => \q0_reg[0]_i_2__70_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__70_n_3\,
      I1 => \q0[0]_i_7__70_n_3\,
      O => \q0_reg[0]_i_3__70_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_195_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_195_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_195_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_195_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_195_ROM_AUTO_1R is
  signal \q0[0]_i_1__22_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__21_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__19_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_2__21\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \q0[0]_i_3__19\ : label is "soft_lutpair65";
begin
\q0[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FF08000000080"
    )
        port map (
      I0 => \q0[0]_i_2__21_n_3\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_2\(1),
      I3 => address0(0),
      I4 => address0(1),
      I5 => \q0[0]_i_3__19_n_3\,
      O => \q0[0]_i_1__22_n_3\
    );
\q0[0]_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \q0_reg[0]_2\(0),
      I1 => \q0_reg[0]_5\,
      I2 => \q0_reg[0]_3\,
      I3 => \q0_reg[0]_4\,
      O => \q0[0]_i_2__21_n_3\
    );
\q0[0]_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => \q0_reg[0]_4\,
      I2 => \q0_reg[0]_2\(0),
      I3 => \q0_reg[0]_1\,
      I4 => \q0_reg[0]_5\,
      O => \q0[0]_i_3__19_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__22_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_196_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_196_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__116_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__116_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__116_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__116_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__116_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__116_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_196_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_196_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_196_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_196_ROM_AUTO_1R is
  signal \q0[0]_i_4__133_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__117_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__117_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__116_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__116_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__116_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__116_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42800004A0000801"
    )
        port map (
      I0 => \q0_reg[0]_i_3__116_0\,
      I1 => \q0_reg[0]_i_3__116_1\,
      I2 => \q0_reg[0]_i_3__116_2\,
      I3 => \q0_reg[0]_i_3__116_3\,
      I4 => \q0_reg[0]_i_3__116_4\,
      I5 => \q0_reg[0]_i_3__116_5\,
      O => \q0[0]_i_4__133_n_3\
    );
\q0[0]_i_5__117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000082800000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__116_4\,
      I1 => \q0_reg[0]_i_3__116_3\,
      I2 => \q0_reg[0]_i_3__116_5\,
      I3 => \q0_reg[0]_i_3__116_2\,
      I4 => \q0_reg[0]_i_3__116_1\,
      I5 => \q0_reg[0]_i_3__116_0\,
      O => \q0[0]_i_5__117_n_3\
    );
\q0[0]_i_6__117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002D800042000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__116_0\,
      I1 => \q0_reg[0]_i_3__116_4\,
      I2 => \q0_reg[0]_i_3__116_1\,
      I3 => \q0_reg[0]_i_3__116_3\,
      I4 => \q0_reg[0]_i_3__116_2\,
      I5 => \q0_reg[0]_i_3__116_5\,
      O => \q0[0]_i_6__117_n_3\
    );
\q0[0]_i_7__116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010100102"
    )
        port map (
      I0 => \q0_reg[0]_i_3__116_0\,
      I1 => \q0_reg[0]_i_3__116_5\,
      I2 => \q0_reg[0]_i_3__116_2\,
      I3 => \q0_reg[0]_i_3__116_4\,
      I4 => \q0_reg[0]_i_3__116_3\,
      I5 => \q0_reg[0]_i_3__116_1\,
      O => \q0[0]_i_7__116_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__116_n_3\,
      Q => p_ZL14storage_matrix_196_q0,
      R => '0'
    );
\q0_reg[0]_i_1__116\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__116_n_3\,
      I1 => \q0_reg[0]_i_3__116_n_3\,
      O => \q0_reg[0]_i_1__116_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__133_n_3\,
      I1 => \q0[0]_i_5__117_n_3\,
      O => \q0_reg[0]_i_2__116_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__117_n_3\,
      I1 => \q0[0]_i_7__116_n_3\,
      O => \q0_reg[0]_i_3__116_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_197_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_197_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__141_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_197_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_197_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_197_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_197_ROM_AUTO_1R is
  signal \q0[0]_i_4__164_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__142_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__142_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__141_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__141_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__141_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__141_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000400010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(5),
      I5 => \q0_reg[0]_i_2__141_0\,
      O => \q0[0]_i_4__164_n_3\
    );
\q0[0]_i_5__142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800110100000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(5),
      I3 => Q(3),
      I4 => \q0_reg[0]_i_2__141_0\,
      I5 => Q(1),
      O => \q0[0]_i_5__142_n_3\
    );
\q0[0]_i_6__142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002890010"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \q0_reg[0]_i_2__141_0\,
      I5 => Q(1),
      O => \q0[0]_i_6__142_n_3\
    );
\q0[0]_i_7__141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040040000008200"
    )
        port map (
      I0 => Q(1),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(4),
      I5 => \q0_reg[0]_i_2__141_0\,
      O => \q0[0]_i_7__141_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__141_n_3\,
      Q => p_ZL14storage_matrix_197_q0,
      R => '0'
    );
\q0_reg[0]_i_1__141\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__141_n_3\,
      I1 => \q0_reg[0]_i_3__141_n_3\,
      O => \q0_reg[0]_i_1__141_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__141\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__164_n_3\,
      I1 => \q0[0]_i_5__142_n_3\,
      O => \q0_reg[0]_i_2__141_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__141\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__142_n_3\,
      I1 => \q0[0]_i_7__141_n_3\,
      O => \q0_reg[0]_i_3__141_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_198_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_198_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__166_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__166_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__166_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__166_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__166_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__166_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_198_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_198_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_198_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_198_ROM_AUTO_1R is
  signal \q0[0]_i_4__196_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__167_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__167_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__166_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__166_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__166_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__166_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011211508408000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__166_0\,
      I1 => \q0_reg[0]_i_2__166_1\,
      I2 => \q0_reg[0]_i_2__166_5\,
      I3 => \q0_reg[0]_i_2__166_2\,
      I4 => \q0_reg[0]_i_2__166_4\,
      I5 => \q0_reg[0]_i_2__166_3\,
      O => \q0[0]_i_4__196_n_3\
    );
\q0[0]_i_5__167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009509004000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__166_0\,
      I1 => \q0_reg[0]_i_2__166_1\,
      I2 => \q0_reg[0]_i_2__166_5\,
      I3 => \q0_reg[0]_i_2__166_3\,
      I4 => \q0_reg[0]_i_2__166_2\,
      I5 => \q0_reg[0]_i_2__166_4\,
      O => \q0[0]_i_5__167_n_3\
    );
\q0[0]_i_6__167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000618A4040000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__166_0\,
      I1 => \q0_reg[0]_i_2__166_1\,
      I2 => \q0_reg[0]_i_2__166_4\,
      I3 => \q0_reg[0]_i_2__166_3\,
      I4 => \q0_reg[0]_i_2__166_2\,
      I5 => \q0_reg[0]_i_2__166_5\,
      O => \q0[0]_i_6__167_n_3\
    );
\q0[0]_i_7__166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9A8182208004040"
    )
        port map (
      I0 => \q0_reg[0]_i_2__166_0\,
      I1 => \q0_reg[0]_i_2__166_1\,
      I2 => \q0_reg[0]_i_2__166_2\,
      I3 => \q0_reg[0]_i_2__166_3\,
      I4 => \q0_reg[0]_i_2__166_4\,
      I5 => \q0_reg[0]_i_2__166_5\,
      O => \q0[0]_i_7__166_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__166_n_3\,
      Q => p_ZL14storage_matrix_198_q0,
      R => '0'
    );
\q0_reg[0]_i_1__166\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__166_n_3\,
      I1 => \q0_reg[0]_i_3__166_n_3\,
      O => \q0_reg[0]_i_1__166_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__166\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__196_n_3\,
      I1 => \q0[0]_i_5__167_n_3\,
      O => \q0_reg[0]_i_2__166_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__166\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__167_n_3\,
      I1 => \q0[0]_i_7__166_n_3\,
      O => \q0_reg[0]_i_3__166_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_199_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_199_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__191_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__191_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__191_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__191_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__191_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__191_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_199_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_199_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_199_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_199_ROM_AUTO_1R is
  signal \q0[0]_i_4__225_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__193_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__192_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__191_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__191_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__191_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__191_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A54080A0200000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__191_0\,
      I1 => \q0_reg[0]_i_3__191_1\,
      I2 => \q0_reg[0]_i_3__191_2\,
      I3 => \q0_reg[0]_i_3__191_3\,
      I4 => \q0_reg[0]_i_3__191_4\,
      I5 => \q0_reg[0]_i_3__191_5\,
      O => \q0[0]_i_4__225_n_3\
    );
\q0[0]_i_5__193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200800001010001"
    )
        port map (
      I0 => \q0_reg[0]_i_3__191_0\,
      I1 => \q0_reg[0]_i_3__191_3\,
      I2 => \q0_reg[0]_i_3__191_1\,
      I3 => \q0_reg[0]_i_3__191_5\,
      I4 => \q0_reg[0]_i_3__191_4\,
      I5 => \q0_reg[0]_i_3__191_2\,
      O => \q0[0]_i_5__193_n_3\
    );
\q0[0]_i_6__192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2242808208001002"
    )
        port map (
      I0 => \q0_reg[0]_i_3__191_0\,
      I1 => \q0_reg[0]_i_3__191_2\,
      I2 => \q0_reg[0]_i_3__191_4\,
      I3 => \q0_reg[0]_i_3__191_3\,
      I4 => \q0_reg[0]_i_3__191_1\,
      I5 => \q0_reg[0]_i_3__191_5\,
      O => \q0[0]_i_6__192_n_3\
    );
\q0[0]_i_7__191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400080220"
    )
        port map (
      I0 => \q0_reg[0]_i_3__191_0\,
      I1 => \q0_reg[0]_i_3__191_5\,
      I2 => \q0_reg[0]_i_3__191_3\,
      I3 => \q0_reg[0]_i_3__191_1\,
      I4 => \q0_reg[0]_i_3__191_4\,
      I5 => \q0_reg[0]_i_3__191_2\,
      O => \q0[0]_i_7__191_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__191_n_3\,
      Q => p_ZL14storage_matrix_199_q0,
      R => '0'
    );
\q0_reg[0]_i_1__191\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__191_n_3\,
      I1 => \q0_reg[0]_i_3__191_n_3\,
      O => \q0_reg[0]_i_1__191_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__191\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__225_n_3\,
      I1 => \q0[0]_i_5__193_n_3\,
      O => \q0_reg[0]_i_2__191_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__191\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__192_n_3\,
      I1 => \q0[0]_i_7__191_n_3\,
      O => \q0_reg[0]_i_3__191_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_19_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_19_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__79_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__79_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__79_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__79_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__79_4\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_19_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_19_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_19_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_19_ROM_AUTO_1R is
  signal \q0[0]_i_4__88_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__79_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__79_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__79_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__79_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__79_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__79_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010090050010080"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__79_0\,
      I2 => \q0_reg[0]_i_3__79_4\,
      I3 => \q0_reg[0]_i_3__79_3\,
      I4 => \q0_reg[0]_i_3__79_2\,
      I5 => \q0_reg[0]_i_3__79_1\,
      O => \q0[0]_i_4__88_n_3\
    );
\q0[0]_i_5__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5200000040002200"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__79_0\,
      I2 => \q0_reg[0]_i_3__79_3\,
      I3 => \q0_reg[0]_i_3__79_2\,
      I4 => \q0_reg[0]_i_3__79_1\,
      I5 => \q0_reg[0]_i_3__79_4\,
      O => \q0[0]_i_5__79_n_3\
    );
\q0[0]_i_6__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020001000050212"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__79_3\,
      I2 => \q0_reg[0]_i_3__79_0\,
      I3 => \q0_reg[0]_i_3__79_1\,
      I4 => \q0_reg[0]_i_3__79_2\,
      I5 => \q0_reg[0]_i_3__79_4\,
      O => \q0[0]_i_6__79_n_3\
    );
\q0[0]_i_7__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080400000101110"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__79_0\,
      I2 => \q0_reg[0]_i_3__79_1\,
      I3 => \q0_reg[0]_i_3__79_2\,
      I4 => \q0_reg[0]_i_3__79_3\,
      I5 => \q0_reg[0]_i_3__79_4\,
      O => \q0[0]_i_7__79_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__79_n_3\,
      Q => p_ZL14storage_matrix_19_q0,
      R => '0'
    );
\q0_reg[0]_i_1__79\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__79_n_3\,
      I1 => \q0_reg[0]_i_3__79_n_3\,
      O => \q0_reg[0]_i_1__79_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__88_n_3\,
      I1 => \q0[0]_i_5__79_n_3\,
      O => \q0_reg[0]_i_2__79_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__79_n_3\,
      I1 => \q0[0]_i_7__79_n_3\,
      O => \q0_reg[0]_i_3__79_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_1_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_1_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__27_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__27_1\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__27_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__27_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__27_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_1_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_1_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_1_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_1_ROM_AUTO_1R is
  signal \q0[0]_i_4__30_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__27_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__27_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__27_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__27_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__27_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__27_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5100828100202000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__27_0\,
      I1 => \q0_reg[0]_i_2__27_1\,
      I2 => address0(0),
      I3 => \q0_reg[0]_i_2__27_2\,
      I4 => \q0_reg[0]_i_2__27_3\,
      I5 => \q0_reg[0]_i_2__27_4\,
      O => \q0[0]_i_4__30_n_3\
    );
\q0[0]_i_5__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__27_1\,
      I1 => \q0_reg[0]_i_2__27_2\,
      I2 => \q0_reg[0]_i_2__27_3\,
      I3 => \q0_reg[0]_i_2__27_4\,
      I4 => \q0_reg[0]_i_2__27_0\,
      O => \q0[0]_i_5__27_n_3\
    );
\q0[0]_i_6__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000014044C01"
    )
        port map (
      I0 => \q0_reg[0]_i_2__27_0\,
      I1 => \q0_reg[0]_i_2__27_1\,
      I2 => \q0_reg[0]_i_2__27_4\,
      I3 => address0(0),
      I4 => \q0_reg[0]_i_2__27_2\,
      I5 => \q0_reg[0]_i_2__27_3\,
      O => \q0[0]_i_6__27_n_3\
    );
\q0[0]_i_7__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000020000200100"
    )
        port map (
      I0 => \q0_reg[0]_i_2__27_0\,
      I1 => \q0_reg[0]_i_2__27_1\,
      I2 => \q0_reg[0]_i_2__27_3\,
      I3 => \q0_reg[0]_i_2__27_2\,
      I4 => address0(0),
      I5 => \q0_reg[0]_i_2__27_4\,
      O => \q0[0]_i_7__27_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__27_n_3\,
      Q => p_ZL14storage_matrix_1_q0,
      R => '0'
    );
\q0_reg[0]_i_1__27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__27_n_3\,
      I1 => \q0_reg[0]_i_3__27_n_3\,
      O => \q0_reg[0]_i_1__27_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__30_n_3\,
      I1 => \q0[0]_i_5__27_n_3\,
      O => \q0_reg[0]_i_2__27_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__27_n_3\,
      I1 => \q0[0]_i_7__27_n_3\,
      O => \q0_reg[0]_i_3__27_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_200_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_200_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__21_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__21_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__21_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__21_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__21_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__21_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_200_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_200_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_200_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_200_ROM_AUTO_1R is
  signal \q0[0]_i_4__23_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__21_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__21_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__21_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__21_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__21_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__21_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000110400020C000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__21_0\,
      I1 => \q0_reg[0]_i_2__21_1\,
      I2 => \q0_reg[0]_i_2__21_2\,
      I3 => \q0_reg[0]_i_2__21_3\,
      I4 => \q0_reg[0]_i_2__21_4\,
      I5 => \q0_reg[0]_i_2__21_5\,
      O => \q0[0]_i_4__23_n_3\
    );
\q0[0]_i_5__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000058800"
    )
        port map (
      I0 => \q0_reg[0]_i_2__21_0\,
      I1 => \q0_reg[0]_i_2__21_4\,
      I2 => \q0_reg[0]_i_2__21_1\,
      I3 => \q0_reg[0]_i_2__21_3\,
      I4 => \q0_reg[0]_i_2__21_2\,
      I5 => \q0_reg[0]_i_2__21_5\,
      O => \q0[0]_i_5__21_n_3\
    );
\q0[0]_i_6__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002020090400000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__21_0\,
      I1 => \q0_reg[0]_i_2__21_1\,
      I2 => \q0_reg[0]_i_2__21_4\,
      I3 => \q0_reg[0]_i_2__21_3\,
      I4 => \q0_reg[0]_i_2__21_2\,
      I5 => \q0_reg[0]_i_2__21_5\,
      O => \q0[0]_i_6__21_n_3\
    );
\q0[0]_i_7__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000414000000080"
    )
        port map (
      I0 => \q0_reg[0]_i_2__21_0\,
      I1 => \q0_reg[0]_i_2__21_1\,
      I2 => \q0_reg[0]_i_2__21_4\,
      I3 => \q0_reg[0]_i_2__21_2\,
      I4 => \q0_reg[0]_i_2__21_3\,
      I5 => \q0_reg[0]_i_2__21_5\,
      O => \q0[0]_i_7__21_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__21_n_3\,
      Q => p_ZL14storage_matrix_200_q0,
      R => '0'
    );
\q0_reg[0]_i_1__21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__21_n_3\,
      I1 => \q0_reg[0]_i_3__21_n_3\,
      O => \q0_reg[0]_i_1__21_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__23_n_3\,
      I1 => \q0[0]_i_5__21_n_3\,
      O => \q0_reg[0]_i_2__21_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__21_n_3\,
      I1 => \q0[0]_i_7__21_n_3\,
      O => \q0_reg[0]_i_3__21_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_201_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_201_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__46_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__46_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__46_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__46_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__46_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__46_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_201_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_201_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_201_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_201_ROM_AUTO_1R is
  signal \q0[0]_i_4__51_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__46_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__46_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__46_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__46_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__46_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__46_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000421001"
    )
        port map (
      I0 => \q0_reg[0]_i_2__46_0\,
      I1 => \q0_reg[0]_i_2__46_1\,
      I2 => \q0_reg[0]_i_2__46_2\,
      I3 => \q0_reg[0]_i_2__46_3\,
      I4 => \q0_reg[0]_i_2__46_4\,
      I5 => \q0_reg[0]_i_2__46_5\,
      O => \q0[0]_i_4__51_n_3\
    );
\q0[0]_i_5__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002600000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__46_0\,
      I1 => \q0_reg[0]_i_2__46_4\,
      I2 => \q0_reg[0]_i_2__46_2\,
      I3 => \q0_reg[0]_i_2__46_3\,
      I4 => \q0_reg[0]_i_2__46_1\,
      I5 => \q0_reg[0]_i_2__46_5\,
      O => \q0[0]_i_5__46_n_3\
    );
\q0[0]_i_6__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000500004000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__46_0\,
      I1 => \q0_reg[0]_i_2__46_3\,
      I2 => \q0_reg[0]_i_2__46_5\,
      I3 => \q0_reg[0]_i_2__46_1\,
      I4 => \q0_reg[0]_i_2__46_2\,
      I5 => \q0_reg[0]_i_2__46_4\,
      O => \q0[0]_i_6__46_n_3\
    );
\q0[0]_i_7__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2010000002AD0020"
    )
        port map (
      I0 => \q0_reg[0]_i_2__46_0\,
      I1 => \q0_reg[0]_i_2__46_1\,
      I2 => \q0_reg[0]_i_2__46_5\,
      I3 => \q0_reg[0]_i_2__46_3\,
      I4 => \q0_reg[0]_i_2__46_2\,
      I5 => \q0_reg[0]_i_2__46_4\,
      O => \q0[0]_i_7__46_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__46_n_3\,
      Q => p_ZL14storage_matrix_201_q0,
      R => '0'
    );
\q0_reg[0]_i_1__46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__46_n_3\,
      I1 => \q0_reg[0]_i_3__46_n_3\,
      O => \q0_reg[0]_i_1__46_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__51_n_3\,
      I1 => \q0[0]_i_5__46_n_3\,
      O => \q0_reg[0]_i_2__46_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__46_n_3\,
      I1 => \q0[0]_i_7__46_n_3\,
      O => \q0_reg[0]_i_3__46_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_202_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_202_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__71_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__71_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__71_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__71_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__71_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__71_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_202_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_202_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_202_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_202_ROM_AUTO_1R is
  signal \q0[0]_i_4__80_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__71_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__71_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__71_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__71_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__71_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__71_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000200201"
    )
        port map (
      I0 => \q0_reg[0]_i_3__71_0\,
      I1 => \q0_reg[0]_i_3__71_4\,
      I2 => \q0_reg[0]_i_3__71_3\,
      I3 => \q0_reg[0]_i_3__71_2\,
      I4 => \q0_reg[0]_i_3__71_1\,
      I5 => \q0_reg[0]_i_3__71_5\,
      O => \q0[0]_i_4__80_n_3\
    );
\q0[0]_i_5__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000A91000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__71_0\,
      I1 => \q0_reg[0]_i_3__71_1\,
      I2 => \q0_reg[0]_i_3__71_2\,
      I3 => \q0_reg[0]_i_3__71_3\,
      I4 => \q0_reg[0]_i_3__71_4\,
      I5 => \q0_reg[0]_i_3__71_5\,
      O => \q0[0]_i_5__71_n_3\
    );
\q0[0]_i_6__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__71_4\,
      I1 => \q0_reg[0]_i_3__71_3\,
      I2 => \q0_reg[0]_i_3__71_2\,
      I3 => \q0_reg[0]_i_3__71_1\,
      I4 => \q0_reg[0]_i_3__71_5\,
      O => \q0[0]_i_6__71_n_3\
    );
\q0[0]_i_7__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001124002"
    )
        port map (
      I0 => \q0_reg[0]_i_3__71_0\,
      I1 => \q0_reg[0]_i_3__71_1\,
      I2 => \q0_reg[0]_i_3__71_2\,
      I3 => \q0_reg[0]_i_3__71_3\,
      I4 => \q0_reg[0]_i_3__71_4\,
      I5 => \q0_reg[0]_i_3__71_5\,
      O => \q0[0]_i_7__71_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__71_n_3\,
      Q => p_ZL14storage_matrix_202_q0,
      R => '0'
    );
\q0_reg[0]_i_1__71\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__71_n_3\,
      I1 => \q0_reg[0]_i_3__71_n_3\,
      O => \q0_reg[0]_i_1__71_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__80_n_3\,
      I1 => \q0[0]_i_5__71_n_3\,
      O => \q0_reg[0]_i_2__71_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__71_n_3\,
      I1 => \q0[0]_i_7__71_n_3\,
      O => \q0_reg[0]_i_3__71_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_203_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_203_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_2__96_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__96_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__96_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__96_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__96_4\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_203_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_203_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_203_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_203_ROM_AUTO_1R is
  signal \q0[0]_i_4__108_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__96_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__96_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__96_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__96_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__96_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__96_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040008240004807"
    )
        port map (
      I0 => \q0_reg[0]_i_2__96_4\,
      I1 => \q0_reg[0]_i_2__96_2\,
      I2 => \q0_reg[0]_i_2__96_3\,
      I3 => \q0_reg[0]_i_2__96_1\,
      I4 => \q0_reg[0]_i_2__96_0\,
      I5 => Q(1),
      O => \q0[0]_i_4__108_n_3\
    );
\q0[0]_i_5__96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040820000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__96_0\,
      I2 => \q0_reg[0]_i_2__96_1\,
      I3 => \q0_reg[0]_i_2__96_2\,
      I4 => \q0_reg[0]_i_2__96_3\,
      I5 => \q0_reg[0]_i_2__96_4\,
      O => \q0[0]_i_5__96_n_3\
    );
\q0[0]_i_6__96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020810000802080"
    )
        port map (
      I0 => \q0_reg[0]_i_2__96_4\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__96_0\,
      I3 => \q0_reg[0]_i_2__96_1\,
      I4 => \q0_reg[0]_i_2__96_2\,
      I5 => \q0_reg[0]_i_2__96_3\,
      O => \q0[0]_i_6__96_n_3\
    );
\q0[0]_i_7__96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000085000001"
    )
        port map (
      I0 => \q0_reg[0]_i_2__96_4\,
      I1 => \q0_reg[0]_i_2__96_3\,
      I2 => \q0_reg[0]_i_2__96_1\,
      I3 => \q0_reg[0]_i_2__96_0\,
      I4 => \q0_reg[0]_i_2__96_2\,
      I5 => Q(1),
      O => \q0[0]_i_7__96_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__96_n_3\,
      Q => p_ZL14storage_matrix_203_q0,
      R => '0'
    );
\q0_reg[0]_i_1__96\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__96_n_3\,
      I1 => \q0_reg[0]_i_3__96_n_3\,
      O => \q0_reg[0]_i_1__96_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__96\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__108_n_3\,
      I1 => \q0[0]_i_5__96_n_3\,
      O => \q0_reg[0]_i_2__96_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__96\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__96_n_3\,
      I1 => \q0[0]_i_7__96_n_3\,
      O => \q0_reg[0]_i_3__96_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_204_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_204_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__117_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__117_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__117_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__117_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__117_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__117_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_204_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_204_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_204_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_204_ROM_AUTO_1R is
  signal \q0[0]_i_4__134_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__118_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__118_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__117_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__117_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__117_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__117_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080480003400000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__117_5\,
      I1 => \q0_reg[0]_i_2__117_0\,
      I2 => \q0_reg[0]_i_2__117_1\,
      I3 => \q0_reg[0]_i_2__117_3\,
      I4 => \q0_reg[0]_i_2__117_2\,
      I5 => \q0_reg[0]_i_2__117_4\,
      O => \q0[0]_i_4__134_n_3\
    );
\q0[0]_i_5__118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0291400002000010"
    )
        port map (
      I0 => \q0_reg[0]_i_2__117_0\,
      I1 => \q0_reg[0]_i_2__117_5\,
      I2 => \q0_reg[0]_i_2__117_4\,
      I3 => \q0_reg[0]_i_2__117_3\,
      I4 => \q0_reg[0]_i_2__117_2\,
      I5 => \q0_reg[0]_i_2__117_1\,
      O => \q0[0]_i_5__118_n_3\
    );
\q0[0]_i_6__118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800300028814408"
    )
        port map (
      I0 => \q0_reg[0]_i_2__117_0\,
      I1 => \q0_reg[0]_i_2__117_5\,
      I2 => \q0_reg[0]_i_2__117_4\,
      I3 => \q0_reg[0]_i_2__117_2\,
      I4 => \q0_reg[0]_i_2__117_3\,
      I5 => \q0_reg[0]_i_2__117_1\,
      O => \q0[0]_i_6__118_n_3\
    );
\q0[0]_i_7__117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1800C00600880000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__117_0\,
      I1 => \q0_reg[0]_i_2__117_1\,
      I2 => \q0_reg[0]_i_2__117_2\,
      I3 => \q0_reg[0]_i_2__117_3\,
      I4 => \q0_reg[0]_i_2__117_4\,
      I5 => \q0_reg[0]_i_2__117_5\,
      O => \q0[0]_i_7__117_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__117_n_3\,
      Q => p_ZL14storage_matrix_204_q0,
      R => '0'
    );
\q0_reg[0]_i_1__117\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__117_n_3\,
      I1 => \q0_reg[0]_i_3__117_n_3\,
      O => \q0_reg[0]_i_1__117_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__134_n_3\,
      I1 => \q0[0]_i_5__118_n_3\,
      O => \q0_reg[0]_i_2__117_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__118_n_3\,
      I1 => \q0[0]_i_7__117_n_3\,
      O => \q0_reg[0]_i_3__117_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_205_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_205_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__142_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_205_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_205_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_205_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_205_ROM_AUTO_1R is
  signal \q0[0]_i_4__165_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__143_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__143_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__142_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__142_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__142_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__142_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000480"
    )
        port map (
      I0 => \q0_reg[0]_i_3__142_0\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(5),
      I4 => Q(2),
      I5 => Q(4),
      O => \q0[0]_i_4__165_n_3\
    );
\q0[0]_i_5__143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000006010110"
    )
        port map (
      I0 => \q0_reg[0]_i_3__142_0\,
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(4),
      O => \q0[0]_i_5__143_n_3\
    );
\q0[0]_i_6__143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100001400000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(5),
      I4 => Q(4),
      I5 => \q0_reg[0]_i_3__142_0\,
      O => \q0[0]_i_6__143_n_3\
    );
\q0[0]_i_7__142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000200108202040"
    )
        port map (
      I0 => \q0_reg[0]_i_3__142_0\,
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(1),
      O => \q0[0]_i_7__142_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__142_n_3\,
      Q => p_ZL14storage_matrix_205_q0,
      R => '0'
    );
\q0_reg[0]_i_1__142\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__142_n_3\,
      I1 => \q0_reg[0]_i_3__142_n_3\,
      O => \q0_reg[0]_i_1__142_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__142\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__165_n_3\,
      I1 => \q0[0]_i_5__143_n_3\,
      O => \q0_reg[0]_i_2__142_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__142\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__143_n_3\,
      I1 => \q0[0]_i_7__142_n_3\,
      O => \q0_reg[0]_i_3__142_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_206_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_206_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_206_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_206_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_206_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_206_ROM_AUTO_1R is
  signal \q0[0]_i_1__48_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__47_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__42_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__197_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \q0[0]_i_2__47_n_3\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0[0]_i_3__42_n_3\,
      I3 => \q0_reg[0]_1\,
      I4 => address0(0),
      I5 => \q0[0]_i_4__197_n_3\,
      O => \q0[0]_i_1__48_n_3\
    );
\q0[0]_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000042100000"
    )
        port map (
      I0 => address0(1),
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_5\,
      I3 => \q0_reg[0]_3\,
      I4 => address0(0),
      I5 => \q0_reg[0]_4\,
      O => \q0[0]_i_2__47_n_3\
    );
\q0[0]_i_3__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1800000000000000"
    )
        port map (
      I0 => address0(0),
      I1 => address0(1),
      I2 => \q0_reg[0]_2\,
      I3 => \q0_reg[0]_5\,
      I4 => \q0_reg[0]_3\,
      I5 => \q0_reg[0]_4\,
      O => \q0[0]_i_3__42_n_3\
    );
\q0[0]_i_4__197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008820080142"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[0]_2\,
      I2 => address0(1),
      I3 => \q0_reg[0]_3\,
      I4 => \q0_reg[0]_4\,
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_4__197_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__48_n_3\,
      Q => p_ZL14storage_matrix_206_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_207_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_207_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__192_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__192_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__192_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__192_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__192_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__192_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_207_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_207_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_207_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_207_ROM_AUTO_1R is
  signal \q0[0]_i_4__226_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__194_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__193_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__192_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__192_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__192_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__192_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8010029500280000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__192_0\,
      I1 => \q0_reg[0]_i_3__192_4\,
      I2 => \q0_reg[0]_i_3__192_5\,
      I3 => \q0_reg[0]_i_3__192_2\,
      I4 => \q0_reg[0]_i_3__192_1\,
      I5 => \q0_reg[0]_i_3__192_3\,
      O => \q0[0]_i_4__226_n_3\
    );
\q0[0]_i_5__194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010400405004402D"
    )
        port map (
      I0 => \q0_reg[0]_i_3__192_0\,
      I1 => \q0_reg[0]_i_3__192_5\,
      I2 => \q0_reg[0]_i_3__192_4\,
      I3 => \q0_reg[0]_i_3__192_3\,
      I4 => \q0_reg[0]_i_3__192_1\,
      I5 => \q0_reg[0]_i_3__192_2\,
      O => \q0[0]_i_5__194_n_3\
    );
\q0[0]_i_6__193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018001C120000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__192_0\,
      I1 => \q0_reg[0]_i_3__192_1\,
      I2 => \q0_reg[0]_i_3__192_2\,
      I3 => \q0_reg[0]_i_3__192_3\,
      I4 => \q0_reg[0]_i_3__192_4\,
      I5 => \q0_reg[0]_i_3__192_5\,
      O => \q0[0]_i_6__193_n_3\
    );
\q0[0]_i_7__192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4009340000400A00"
    )
        port map (
      I0 => \q0_reg[0]_i_3__192_0\,
      I1 => \q0_reg[0]_i_3__192_5\,
      I2 => \q0_reg[0]_i_3__192_2\,
      I3 => \q0_reg[0]_i_3__192_1\,
      I4 => \q0_reg[0]_i_3__192_3\,
      I5 => \q0_reg[0]_i_3__192_4\,
      O => \q0[0]_i_7__192_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__192_n_3\,
      Q => p_ZL14storage_matrix_207_q0,
      R => '0'
    );
\q0_reg[0]_i_1__192\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__192_n_3\,
      I1 => \q0_reg[0]_i_3__192_n_3\,
      O => \q0_reg[0]_i_1__192_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__192\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__226_n_3\,
      I1 => \q0[0]_i_5__194_n_3\,
      O => \q0_reg[0]_i_2__192_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__192\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__193_n_3\,
      I1 => \q0[0]_i_7__192_n_3\,
      O => \q0_reg[0]_i_3__192_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_208_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_208_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__22_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__22_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__22_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__22_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__22_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__22_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_208_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_208_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_208_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_208_ROM_AUTO_1R is
  signal \q0[0]_i_4__24_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__22_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__22_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__22_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__22_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__22_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__22_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080404020202100"
    )
        port map (
      I0 => \q0_reg[0]_i_3__22_5\,
      I1 => \q0_reg[0]_i_3__22_4\,
      I2 => \q0_reg[0]_i_3__22_3\,
      I3 => \q0_reg[0]_i_3__22_2\,
      I4 => \q0_reg[0]_i_3__22_1\,
      I5 => \q0_reg[0]_i_3__22_0\,
      O => \q0[0]_i_4__24_n_3\
    );
\q0[0]_i_5__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000010"
    )
        port map (
      I0 => \q0_reg[0]_i_3__22_0\,
      I1 => \q0_reg[0]_i_3__22_1\,
      I2 => \q0_reg[0]_i_3__22_2\,
      I3 => \q0_reg[0]_i_3__22_3\,
      I4 => \q0_reg[0]_i_3__22_4\,
      I5 => \q0_reg[0]_i_3__22_5\,
      O => \q0[0]_i_5__22_n_3\
    );
\q0[0]_i_6__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__22_4\,
      I1 => \q0_reg[0]_i_3__22_3\,
      I2 => \q0_reg[0]_i_3__22_2\,
      I3 => \q0_reg[0]_i_3__22_1\,
      I4 => \q0_reg[0]_i_3__22_0\,
      I5 => \q0_reg[0]_i_3__22_5\,
      O => \q0[0]_i_6__22_n_3\
    );
\q0[0]_i_7__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004008000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__22_5\,
      I1 => \q0_reg[0]_i_3__22_0\,
      I2 => \q0_reg[0]_i_3__22_2\,
      I3 => \q0_reg[0]_i_3__22_1\,
      I4 => \q0_reg[0]_i_3__22_3\,
      I5 => \q0_reg[0]_i_3__22_4\,
      O => \q0[0]_i_7__22_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__22_n_3\,
      Q => p_ZL14storage_matrix_208_q0,
      R => '0'
    );
\q0_reg[0]_i_1__22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__22_n_3\,
      I1 => \q0_reg[0]_i_3__22_n_3\,
      O => \q0_reg[0]_i_1__22_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__24_n_3\,
      I1 => \q0[0]_i_5__22_n_3\,
      O => \q0_reg[0]_i_2__22_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__22_n_3\,
      I1 => \q0[0]_i_7__22_n_3\,
      O => \q0_reg[0]_i_3__22_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_209_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_209_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__47_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__47_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__47_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__47_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__47_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__47_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_209_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_209_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_209_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_209_ROM_AUTO_1R is
  signal \q0[0]_i_4__52_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__47_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__47_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__47_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__47_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__47_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__47_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005200000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__47_0\,
      I1 => \q0_reg[0]_i_3__47_1\,
      I2 => \q0_reg[0]_i_3__47_2\,
      I3 => \q0_reg[0]_i_3__47_3\,
      I4 => \q0_reg[0]_i_3__47_4\,
      I5 => \q0_reg[0]_i_3__47_5\,
      O => \q0[0]_i_4__52_n_3\
    );
\q0[0]_i_5__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040030000240000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__47_5\,
      I1 => \q0_reg[0]_i_3__47_4\,
      I2 => \q0_reg[0]_i_3__47_3\,
      I3 => \q0_reg[0]_i_3__47_1\,
      I4 => \q0_reg[0]_i_3__47_2\,
      I5 => \q0_reg[0]_i_3__47_0\,
      O => \q0[0]_i_5__47_n_3\
    );
\q0[0]_i_6__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000100000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__47_5\,
      I1 => \q0_reg[0]_i_3__47_0\,
      I2 => \q0_reg[0]_i_3__47_1\,
      I3 => \q0_reg[0]_i_3__47_2\,
      I4 => \q0_reg[0]_i_3__47_3\,
      I5 => \q0_reg[0]_i_3__47_4\,
      O => \q0[0]_i_6__47_n_3\
    );
\q0[0]_i_7__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020008000900840"
    )
        port map (
      I0 => \q0_reg[0]_i_3__47_5\,
      I1 => \q0_reg[0]_i_3__47_3\,
      I2 => \q0_reg[0]_i_3__47_2\,
      I3 => \q0_reg[0]_i_3__47_1\,
      I4 => \q0_reg[0]_i_3__47_0\,
      I5 => \q0_reg[0]_i_3__47_4\,
      O => \q0[0]_i_7__47_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__47_n_3\,
      Q => p_ZL14storage_matrix_209_q0,
      R => '0'
    );
\q0_reg[0]_i_1__47\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__47_n_3\,
      I1 => \q0_reg[0]_i_3__47_n_3\,
      O => \q0_reg[0]_i_1__47_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__52_n_3\,
      I1 => \q0[0]_i_5__47_n_3\,
      O => \q0_reg[0]_i_2__47_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__47_n_3\,
      I1 => \q0[0]_i_7__47_n_3\,
      O => \q0_reg[0]_i_3__47_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_20_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_20_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_20_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_20_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_20_ROM_AUTO_1R is
  signal \q0[0]_i_1__25_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__24_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__21_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3088"
    )
        port map (
      I0 => \q0[0]_i_2__24_n_3\,
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0[0]_i_3__21_n_3\,
      I3 => \q0_reg[0]_2\,
      O => \q0[0]_i_1__25_n_3\
    );
\q0[0]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800400200000100"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_3\,
      I2 => address0(0),
      I3 => \q0_reg[0]_4\,
      I4 => address0(1),
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_2__24_n_3\
    );
\q0[0]_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440001000000020"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => address0(0),
      I2 => address0(1),
      I3 => \q0_reg[0]_4\,
      I4 => \q0_reg[0]_5\,
      I5 => \q0_reg[0]_3\,
      O => \q0[0]_i_3__21_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__25_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_210_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_210_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__72_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__72_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__72_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__72_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__72_4\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_210_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_210_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_210_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_210_ROM_AUTO_1R is
  signal \q0[0]_i_4__81_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__72_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__72_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__72_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__72_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__72_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__72_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000030080040"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__72_0\,
      I2 => \q0_reg[0]_i_3__72_1\,
      I3 => \q0_reg[0]_i_3__72_2\,
      I4 => \q0_reg[0]_i_3__72_3\,
      I5 => \q0_reg[0]_i_3__72_4\,
      O => \q0[0]_i_4__81_n_3\
    );
\q0[0]_i_5__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6020000810008000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__72_0\,
      I1 => \q0_reg[0]_i_3__72_4\,
      I2 => \q0_reg[0]_i_3__72_3\,
      I3 => Q(0),
      I4 => \q0_reg[0]_i_3__72_2\,
      I5 => \q0_reg[0]_i_3__72_1\,
      O => \q0[0]_i_5__72_n_3\
    );
\q0[0]_i_6__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38880000C0080008"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__72_0\,
      I2 => \q0_reg[0]_i_3__72_1\,
      I3 => \q0_reg[0]_i_3__72_2\,
      I4 => \q0_reg[0]_i_3__72_3\,
      I5 => \q0_reg[0]_i_3__72_4\,
      O => \q0[0]_i_6__72_n_3\
    );
\q0[0]_i_7__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000020000004000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__72_0\,
      I1 => \q0_reg[0]_i_3__72_4\,
      I2 => \q0_reg[0]_i_3__72_3\,
      I3 => Q(0),
      I4 => \q0_reg[0]_i_3__72_2\,
      I5 => \q0_reg[0]_i_3__72_1\,
      O => \q0[0]_i_7__72_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__72_n_3\,
      Q => p_ZL14storage_matrix_210_q0,
      R => '0'
    );
\q0_reg[0]_i_1__72\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__72_n_3\,
      I1 => \q0_reg[0]_i_3__72_n_3\,
      O => \q0_reg[0]_i_1__72_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__81_n_3\,
      I1 => \q0[0]_i_5__72_n_3\,
      O => \q0_reg[0]_i_2__72_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__72_n_3\,
      I1 => \q0[0]_i_7__72_n_3\,
      O => \q0_reg[0]_i_3__72_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_211_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_211_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_2__97_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__97_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__97_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__97_3\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_211_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_211_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_211_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_211_ROM_AUTO_1R is
  signal \q0[0]_i_4__109_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__97_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__97_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__97_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__97_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__97_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__97_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000408C00"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__97_2\,
      I2 => \q0_reg[0]_i_2__97_0\,
      I3 => Q(1),
      I4 => \q0_reg[0]_i_2__97_1\,
      I5 => \q0_reg[0]_i_2__97_3\,
      O => \q0[0]_i_4__109_n_3\
    );
\q0[0]_i_5__97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008A0080040020B"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__97_0\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_2__97_1\,
      I4 => \q0_reg[0]_i_2__97_2\,
      I5 => \q0_reg[0]_i_2__97_3\,
      O => \q0[0]_i_5__97_n_3\
    );
\q0[0]_i_6__97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1201010000040100"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__97_3\,
      I2 => \q0_reg[0]_i_2__97_2\,
      I3 => \q0_reg[0]_i_2__97_0\,
      I4 => Q(1),
      I5 => \q0_reg[0]_i_2__97_1\,
      O => \q0[0]_i_6__97_n_3\
    );
\q0[0]_i_7__97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040800022000"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__97_2\,
      I2 => \q0_reg[0]_i_2__97_1\,
      I3 => Q(1),
      I4 => \q0_reg[0]_i_2__97_0\,
      I5 => \q0_reg[0]_i_2__97_3\,
      O => \q0[0]_i_7__97_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__97_n_3\,
      Q => p_ZL14storage_matrix_211_q0,
      R => '0'
    );
\q0_reg[0]_i_1__97\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__97_n_3\,
      I1 => \q0_reg[0]_i_3__97_n_3\,
      O => \q0_reg[0]_i_1__97_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__109_n_3\,
      I1 => \q0[0]_i_5__97_n_3\,
      O => \q0_reg[0]_i_2__97_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__97_n_3\,
      I1 => \q0[0]_i_7__97_n_3\,
      O => \q0_reg[0]_i_3__97_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_212_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_212_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__118_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__118_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__118_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__118_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__118_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__118_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_212_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_212_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_212_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_212_ROM_AUTO_1R is
  signal \q0[0]_i_4__135_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__119_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__119_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__118_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__118_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__118_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__118_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020802"
    )
        port map (
      I0 => \q0_reg[0]_i_2__118_5\,
      I1 => \q0_reg[0]_i_2__118_4\,
      I2 => \q0_reg[0]_i_2__118_2\,
      I3 => \q0_reg[0]_i_2__118_0\,
      I4 => \q0_reg[0]_i_2__118_3\,
      I5 => \q0_reg[0]_i_2__118_1\,
      O => \q0[0]_i_4__135_n_3\
    );
\q0[0]_i_5__119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044004007"
    )
        port map (
      I0 => \q0_reg[0]_i_2__118_0\,
      I1 => \q0_reg[0]_i_2__118_1\,
      I2 => \q0_reg[0]_i_2__118_2\,
      I3 => \q0_reg[0]_i_2__118_3\,
      I4 => \q0_reg[0]_i_2__118_4\,
      I5 => \q0_reg[0]_i_2__118_5\,
      O => \q0[0]_i_5__119_n_3\
    );
\q0[0]_i_6__119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400020082800"
    )
        port map (
      I0 => \q0_reg[0]_i_2__118_1\,
      I1 => \q0_reg[0]_i_2__118_5\,
      I2 => \q0_reg[0]_i_2__118_4\,
      I3 => \q0_reg[0]_i_2__118_3\,
      I4 => \q0_reg[0]_i_2__118_2\,
      I5 => \q0_reg[0]_i_2__118_0\,
      O => \q0[0]_i_6__119_n_3\
    );
\q0[0]_i_7__118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AA0001000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__118_1\,
      I1 => \q0_reg[0]_i_2__118_5\,
      I2 => \q0_reg[0]_i_2__118_4\,
      I3 => \q0_reg[0]_i_2__118_3\,
      I4 => \q0_reg[0]_i_2__118_2\,
      I5 => \q0_reg[0]_i_2__118_0\,
      O => \q0[0]_i_7__118_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__118_n_3\,
      Q => p_ZL14storage_matrix_212_q0,
      R => '0'
    );
\q0_reg[0]_i_1__118\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__118_n_3\,
      I1 => \q0_reg[0]_i_3__118_n_3\,
      O => \q0_reg[0]_i_1__118_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__135_n_3\,
      I1 => \q0[0]_i_5__119_n_3\,
      O => \q0_reg[0]_i_2__118_n_3\,
      S => address0(0)
    );
\q0_reg[0]_i_3__118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__119_n_3\,
      I1 => \q0[0]_i_7__118_n_3\,
      O => \q0_reg[0]_i_3__118_n_3\,
      S => address0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_213_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_213_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__143_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_213_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_213_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_213_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_213_ROM_AUTO_1R is
  signal \q0[0]_i_4__166_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__144_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__144_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__143_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__143_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__143_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__143_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008040100000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \q0_reg[0]_i_2__143_0\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(5),
      O => \q0[0]_i_4__166_n_3\
    );
\q0[0]_i_5__144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004200000000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => \q0_reg[0]_i_2__143_0\,
      I4 => Q(2),
      I5 => Q(1),
      O => \q0[0]_i_5__144_n_3\
    );
\q0[0]_i_6__144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200001000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => \q0_reg[0]_i_2__143_0\,
      I5 => Q(2),
      O => \q0[0]_i_6__144_n_3\
    );
\q0[0]_i_7__143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000003000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__143_0\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(5),
      O => \q0[0]_i_7__143_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__143_n_3\,
      Q => p_ZL14storage_matrix_213_q0,
      R => '0'
    );
\q0_reg[0]_i_1__143\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__143_n_3\,
      I1 => \q0_reg[0]_i_3__143_n_3\,
      O => \q0_reg[0]_i_1__143_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__143\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__166_n_3\,
      I1 => \q0[0]_i_5__144_n_3\,
      O => \q0_reg[0]_i_2__143_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__143\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__144_n_3\,
      I1 => \q0[0]_i_7__143_n_3\,
      O => \q0_reg[0]_i_3__143_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_214_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_214_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__167_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__167_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__167_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__167_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__167_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__167_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_214_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_214_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_214_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_214_ROM_AUTO_1R is
  signal \q0[0]_i_4__198_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__168_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__168_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__167_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__167_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__167_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__167_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C004010400069"
    )
        port map (
      I0 => \q0_reg[0]_i_3__167_0\,
      I1 => \q0_reg[0]_i_3__167_5\,
      I2 => \q0_reg[0]_i_3__167_2\,
      I3 => \q0_reg[0]_i_3__167_4\,
      I4 => \q0_reg[0]_i_3__167_1\,
      I5 => \q0_reg[0]_i_3__167_3\,
      O => \q0[0]_i_4__198_n_3\
    );
\q0[0]_i_5__168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1009030100000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__167_0\,
      I1 => \q0_reg[0]_i_3__167_1\,
      I2 => \q0_reg[0]_i_3__167_2\,
      I3 => \q0_reg[0]_i_3__167_3\,
      I4 => \q0_reg[0]_i_3__167_4\,
      I5 => \q0_reg[0]_i_3__167_5\,
      O => \q0[0]_i_5__168_n_3\
    );
\q0[0]_i_6__168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020400000001400"
    )
        port map (
      I0 => \q0_reg[0]_i_3__167_0\,
      I1 => \q0_reg[0]_i_3__167_5\,
      I2 => \q0_reg[0]_i_3__167_1\,
      I3 => \q0_reg[0]_i_3__167_2\,
      I4 => \q0_reg[0]_i_3__167_4\,
      I5 => \q0_reg[0]_i_3__167_3\,
      O => \q0[0]_i_6__168_n_3\
    );
\q0[0]_i_7__167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200800008044202"
    )
        port map (
      I0 => \q0_reg[0]_i_3__167_0\,
      I1 => \q0_reg[0]_i_3__167_1\,
      I2 => \q0_reg[0]_i_3__167_4\,
      I3 => \q0_reg[0]_i_3__167_2\,
      I4 => \q0_reg[0]_i_3__167_3\,
      I5 => \q0_reg[0]_i_3__167_5\,
      O => \q0[0]_i_7__167_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__167_n_3\,
      Q => p_ZL14storage_matrix_214_q0,
      R => '0'
    );
\q0_reg[0]_i_1__167\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__167_n_3\,
      I1 => \q0_reg[0]_i_3__167_n_3\,
      O => \q0_reg[0]_i_1__167_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__167\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__198_n_3\,
      I1 => \q0[0]_i_5__168_n_3\,
      O => \q0_reg[0]_i_2__167_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__167\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__168_n_3\,
      I1 => \q0[0]_i_7__167_n_3\,
      O => \q0_reg[0]_i_3__167_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_215_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_215_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__193_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__193_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__193_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__193_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__193_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__193_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_215_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_215_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_215_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_215_ROM_AUTO_1R is
  signal \q0[0]_i_4__227_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__195_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__194_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__193_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__193_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__193_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__193_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018C4A4100900040"
    )
        port map (
      I0 => \q0_reg[0]_i_3__193_0\,
      I1 => \q0_reg[0]_i_3__193_1\,
      I2 => \q0_reg[0]_i_3__193_2\,
      I3 => \q0_reg[0]_i_3__193_3\,
      I4 => \q0_reg[0]_i_3__193_4\,
      I5 => \q0_reg[0]_i_3__193_5\,
      O => \q0[0]_i_4__227_n_3\
    );
\q0[0]_i_5__195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000040200000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__193_0\,
      I1 => \q0_reg[0]_i_3__193_2\,
      I2 => \q0_reg[0]_i_3__193_4\,
      I3 => \q0_reg[0]_i_3__193_3\,
      I4 => \q0_reg[0]_i_3__193_5\,
      I5 => \q0_reg[0]_i_3__193_1\,
      O => \q0[0]_i_5__195_n_3\
    );
\q0[0]_i_6__194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000010080060"
    )
        port map (
      I0 => \q0_reg[0]_i_3__193_0\,
      I1 => \q0_reg[0]_i_3__193_5\,
      I2 => \q0_reg[0]_i_3__193_4\,
      I3 => \q0_reg[0]_i_3__193_3\,
      I4 => \q0_reg[0]_i_3__193_2\,
      I5 => \q0_reg[0]_i_3__193_1\,
      O => \q0[0]_i_6__194_n_3\
    );
\q0[0]_i_7__193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020080000080A004"
    )
        port map (
      I0 => \q0_reg[0]_i_3__193_0\,
      I1 => \q0_reg[0]_i_3__193_2\,
      I2 => \q0_reg[0]_i_3__193_4\,
      I3 => \q0_reg[0]_i_3__193_3\,
      I4 => \q0_reg[0]_i_3__193_5\,
      I5 => \q0_reg[0]_i_3__193_1\,
      O => \q0[0]_i_7__193_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__193_n_3\,
      Q => p_ZL14storage_matrix_215_q0,
      R => '0'
    );
\q0_reg[0]_i_1__193\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__193_n_3\,
      I1 => \q0_reg[0]_i_3__193_n_3\,
      O => \q0_reg[0]_i_1__193_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__227_n_3\,
      I1 => \q0[0]_i_5__195_n_3\,
      O => \q0_reg[0]_i_2__193_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__194_n_3\,
      I1 => \q0[0]_i_7__193_n_3\,
      O => \q0_reg[0]_i_3__193_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_216_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_216_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__23_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__23_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__23_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__23_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__23_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__23_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_216_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_216_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_216_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_216_ROM_AUTO_1R is
  signal \q0[0]_i_4__25_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__23_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__23_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__23_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__23_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__23_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__23_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080020001"
    )
        port map (
      I0 => \q0_reg[0]_i_2__23_5\,
      I1 => \q0_reg[0]_i_2__23_4\,
      I2 => \q0_reg[0]_i_2__23_3\,
      I3 => \q0_reg[0]_i_2__23_2\,
      I4 => \q0_reg[0]_i_2__23_1\,
      I5 => \q0_reg[0]_i_2__23_0\,
      O => \q0[0]_i_4__25_n_3\
    );
\q0[0]_i_5__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000420"
    )
        port map (
      I0 => \q0_reg[0]_i_2__23_0\,
      I1 => \q0_reg[0]_i_2__23_5\,
      I2 => \q0_reg[0]_i_2__23_4\,
      I3 => \q0_reg[0]_i_2__23_3\,
      I4 => \q0_reg[0]_i_2__23_2\,
      I5 => \q0_reg[0]_i_2__23_1\,
      O => \q0[0]_i_5__23_n_3\
    );
\q0[0]_i_6__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400800004040108"
    )
        port map (
      I0 => \q0_reg[0]_i_2__23_0\,
      I1 => \q0_reg[0]_i_2__23_1\,
      I2 => \q0_reg[0]_i_2__23_2\,
      I3 => \q0_reg[0]_i_2__23_3\,
      I4 => \q0_reg[0]_i_2__23_4\,
      I5 => \q0_reg[0]_i_2__23_5\,
      O => \q0[0]_i_6__23_n_3\
    );
\q0[0]_i_7__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005400002"
    )
        port map (
      I0 => \q0_reg[0]_i_2__23_0\,
      I1 => \q0_reg[0]_i_2__23_3\,
      I2 => \q0_reg[0]_i_2__23_1\,
      I3 => \q0_reg[0]_i_2__23_2\,
      I4 => \q0_reg[0]_i_2__23_4\,
      I5 => \q0_reg[0]_i_2__23_5\,
      O => \q0[0]_i_7__23_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__23_n_3\,
      Q => p_ZL14storage_matrix_216_q0,
      R => '0'
    );
\q0_reg[0]_i_1__23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__23_n_3\,
      I1 => \q0_reg[0]_i_3__23_n_3\,
      O => \q0_reg[0]_i_1__23_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__25_n_3\,
      I1 => \q0[0]_i_5__23_n_3\,
      O => \q0_reg[0]_i_2__23_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__23_n_3\,
      I1 => \q0[0]_i_7__23_n_3\,
      O => \q0_reg[0]_i_3__23_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_217_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_217_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__48_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__48_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__48_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__48_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__48_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__48_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_217_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_217_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_217_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_217_ROM_AUTO_1R is
  signal \q0[0]_i_4__53_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__48_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__48_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__48_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__48_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__48_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__48_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002002800203280"
    )
        port map (
      I0 => \q0_reg[0]_i_2__48_0\,
      I1 => \q0_reg[0]_i_2__48_1\,
      I2 => \q0_reg[0]_i_2__48_4\,
      I3 => \q0_reg[0]_i_2__48_3\,
      I4 => \q0_reg[0]_i_2__48_5\,
      I5 => \q0_reg[0]_i_2__48_2\,
      O => \q0[0]_i_4__53_n_3\
    );
\q0[0]_i_5__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020150020"
    )
        port map (
      I0 => \q0_reg[0]_i_2__48_0\,
      I1 => \q0_reg[0]_i_2__48_1\,
      I2 => \q0_reg[0]_i_2__48_2\,
      I3 => \q0_reg[0]_i_2__48_3\,
      I4 => \q0_reg[0]_i_2__48_4\,
      I5 => \q0_reg[0]_i_2__48_5\,
      O => \q0[0]_i_5__48_n_3\
    );
\q0[0]_i_6__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000801000040000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__48_0\,
      I1 => \q0_reg[0]_i_2__48_2\,
      I2 => \q0_reg[0]_i_2__48_5\,
      I3 => \q0_reg[0]_i_2__48_3\,
      I4 => \q0_reg[0]_i_2__48_4\,
      I5 => \q0_reg[0]_i_2__48_1\,
      O => \q0[0]_i_6__48_n_3\
    );
\q0[0]_i_7__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000048800000800"
    )
        port map (
      I0 => \q0_reg[0]_i_2__48_0\,
      I1 => \q0_reg[0]_i_2__48_1\,
      I2 => \q0_reg[0]_i_2__48_4\,
      I3 => \q0_reg[0]_i_2__48_3\,
      I4 => \q0_reg[0]_i_2__48_5\,
      I5 => \q0_reg[0]_i_2__48_2\,
      O => \q0[0]_i_7__48_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__48_n_3\,
      Q => p_ZL14storage_matrix_217_q0,
      R => '0'
    );
\q0_reg[0]_i_1__48\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__48_n_3\,
      I1 => \q0_reg[0]_i_3__48_n_3\,
      O => \q0_reg[0]_i_1__48_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__53_n_3\,
      I1 => \q0[0]_i_5__48_n_3\,
      O => \q0_reg[0]_i_2__48_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__48_n_3\,
      I1 => \q0[0]_i_7__48_n_3\,
      O => \q0_reg[0]_i_3__48_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_218_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_218_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__73_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__73_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__73_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__73_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__73_4\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_218_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_218_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_218_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_218_ROM_AUTO_1R is
  signal \q0[0]_i_4__82_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__73_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__73_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__73_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__73_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__73_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__73_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400004020200000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__73_0\,
      I1 => \q0_reg[0]_i_3__73_1\,
      I2 => \q0_reg[0]_i_3__73_3\,
      I3 => \q0_reg[0]_i_3__73_2\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_3__73_4\,
      O => \q0[0]_i_4__82_n_3\
    );
\q0[0]_i_5__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400030000008008"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__73_0\,
      I2 => \q0_reg[0]_i_3__73_1\,
      I3 => \q0_reg[0]_i_3__73_2\,
      I4 => \q0_reg[0]_i_3__73_3\,
      I5 => \q0_reg[0]_i_3__73_4\,
      O => \q0[0]_i_5__73_n_3\
    );
\q0[0]_i_6__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000010104000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__73_0\,
      I1 => \q0_reg[0]_i_3__73_1\,
      I2 => \q0_reg[0]_i_3__73_2\,
      I3 => \q0_reg[0]_i_3__73_3\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_3__73_4\,
      O => \q0[0]_i_6__73_n_3\
    );
\q0[0]_i_7__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000004000000000"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__73_3\,
      I2 => \q0_reg[0]_i_3__73_2\,
      I3 => \q0_reg[0]_i_3__73_1\,
      I4 => \q0_reg[0]_i_3__73_4\,
      I5 => \q0_reg[0]_i_3__73_0\,
      O => \q0[0]_i_7__73_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__73_n_3\,
      Q => p_ZL14storage_matrix_218_q0,
      R => '0'
    );
\q0_reg[0]_i_1__73\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__73_n_3\,
      I1 => \q0_reg[0]_i_3__73_n_3\,
      O => \q0_reg[0]_i_1__73_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__82_n_3\,
      I1 => \q0[0]_i_5__73_n_3\,
      O => \q0_reg[0]_i_2__73_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__73_n_3\,
      I1 => \q0[0]_i_7__73_n_3\,
      O => \q0_reg[0]_i_3__73_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_219_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_219_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_2__98_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__98_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__98_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__98_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__98_4\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_219_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_219_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_219_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_219_ROM_AUTO_1R is
  signal \q0[0]_i_4__110_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__98_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__98_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__98_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__98_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__98_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__98_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010500200002440"
    )
        port map (
      I0 => \q0_reg[0]_i_2__98_0\,
      I1 => \q0_reg[0]_i_2__98_1\,
      I2 => \q0_reg[0]_i_2__98_2\,
      I3 => \q0_reg[0]_i_2__98_3\,
      I4 => \q0_reg[0]_i_2__98_4\,
      I5 => Q(1),
      O => \q0[0]_i_4__110_n_3\
    );
\q0[0]_i_5__98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6601000210001010"
    )
        port map (
      I0 => \q0_reg[0]_i_2__98_0\,
      I1 => \q0_reg[0]_i_2__98_1\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_2__98_2\,
      I4 => \q0_reg[0]_i_2__98_3\,
      I5 => \q0_reg[0]_i_2__98_4\,
      O => \q0[0]_i_5__98_n_3\
    );
\q0[0]_i_6__98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \q0_reg[0]_i_2__98_1\,
      I1 => \q0_reg[0]_i_2__98_4\,
      I2 => \q0_reg[0]_i_2__98_2\,
      I3 => \q0_reg[0]_i_2__98_3\,
      I4 => Q(1),
      I5 => \q0_reg[0]_i_2__98_0\,
      O => \q0[0]_i_6__98_n_3\
    );
\q0[0]_i_7__98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000240"
    )
        port map (
      I0 => \q0_reg[0]_i_2__98_4\,
      I1 => \q0_reg[0]_i_2__98_3\,
      I2 => \q0_reg[0]_i_2__98_2\,
      I3 => Q(1),
      I4 => \q0_reg[0]_i_2__98_1\,
      I5 => \q0_reg[0]_i_2__98_0\,
      O => \q0[0]_i_7__98_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__98_n_3\,
      Q => p_ZL14storage_matrix_219_q0,
      R => '0'
    );
\q0_reg[0]_i_1__98\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__98_n_3\,
      I1 => \q0_reg[0]_i_3__98_n_3\,
      O => \q0_reg[0]_i_1__98_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__110_n_3\,
      I1 => \q0[0]_i_5__98_n_3\,
      O => \q0_reg[0]_i_2__98_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__98_n_3\,
      I1 => \q0[0]_i_7__98_n_3\,
      O => \q0_reg[0]_i_3__98_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_21_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_21_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_i_2__125_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__125_1\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_21_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_21_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_21_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_21_ROM_AUTO_1R is
  signal \q0[0]_i_4__143_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__126_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__126_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__125_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__125_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__125_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__125_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020008000000000"
    )
        port map (
      I0 => Q(4),
      I1 => \q0_reg[0]_i_2__125_0\,
      I2 => \q0_reg[0]_i_2__125_1\,
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(2),
      O => \q0[0]_i_4__143_n_3\
    );
\q0[0]_i_5__126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480C00120000010"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(4),
      I3 => \q0_reg[0]_i_2__125_0\,
      I4 => \q0_reg[0]_i_2__125_1\,
      I5 => Q(5),
      O => \q0[0]_i_5__126_n_3\
    );
\q0[0]_i_6__126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880900000024000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \q0_reg[0]_i_2__125_0\,
      I4 => \q0_reg[0]_i_2__125_1\,
      I5 => Q(4),
      O => \q0[0]_i_6__126_n_3\
    );
\q0[0]_i_7__125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000009000020"
    )
        port map (
      I0 => Q(4),
      I1 => \q0_reg[0]_i_2__125_1\,
      I2 => \q0_reg[0]_i_2__125_0\,
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(2),
      O => \q0[0]_i_7__125_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__125_n_3\,
      Q => p_ZL14storage_matrix_21_q0,
      R => '0'
    );
\q0_reg[0]_i_1__125\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__125_n_3\,
      I1 => \q0_reg[0]_i_3__125_n_3\,
      O => \q0_reg[0]_i_1__125_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_2__125\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__143_n_3\,
      I1 => \q0[0]_i_5__126_n_3\,
      O => \q0_reg[0]_i_2__125_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__125\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__126_n_3\,
      I1 => \q0[0]_i_7__125_n_3\,
      O => \q0_reg[0]_i_3__125_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_220_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_220_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__119_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__119_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__119_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__119_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__119_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__119_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_220_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_220_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_220_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_220_ROM_AUTO_1R is
  signal \q0[0]_i_4__136_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__120_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__120_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__119_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__119_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__119_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__119_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0021280C00000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__119_0\,
      I1 => \q0_reg[0]_i_2__119_4\,
      I2 => \q0_reg[0]_i_2__119_5\,
      I3 => \q0_reg[0]_i_2__119_3\,
      I4 => \q0_reg[0]_i_2__119_2\,
      I5 => \q0_reg[0]_i_2__119_1\,
      O => \q0[0]_i_4__136_n_3\
    );
\q0[0]_i_5__120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020000A04000180"
    )
        port map (
      I0 => \q0_reg[0]_i_2__119_0\,
      I1 => \q0_reg[0]_i_2__119_1\,
      I2 => \q0_reg[0]_i_2__119_4\,
      I3 => \q0_reg[0]_i_2__119_3\,
      I4 => \q0_reg[0]_i_2__119_5\,
      I5 => \q0_reg[0]_i_2__119_2\,
      O => \q0[0]_i_5__120_n_3\
    );
\q0[0]_i_6__120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2208001041000101"
    )
        port map (
      I0 => \q0_reg[0]_i_2__119_0\,
      I1 => \q0_reg[0]_i_2__119_1\,
      I2 => \q0_reg[0]_i_2__119_2\,
      I3 => \q0_reg[0]_i_2__119_3\,
      I4 => \q0_reg[0]_i_2__119_4\,
      I5 => \q0_reg[0]_i_2__119_5\,
      O => \q0[0]_i_6__120_n_3\
    );
\q0[0]_i_7__119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500000810000828"
    )
        port map (
      I0 => \q0_reg[0]_i_2__119_0\,
      I1 => \q0_reg[0]_i_2__119_4\,
      I2 => \q0_reg[0]_i_2__119_1\,
      I3 => \q0_reg[0]_i_2__119_3\,
      I4 => \q0_reg[0]_i_2__119_5\,
      I5 => \q0_reg[0]_i_2__119_2\,
      O => \q0[0]_i_7__119_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__119_n_3\,
      Q => p_ZL14storage_matrix_220_q0,
      R => '0'
    );
\q0_reg[0]_i_1__119\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__119_n_3\,
      I1 => \q0_reg[0]_i_3__119_n_3\,
      O => \q0_reg[0]_i_1__119_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__136_n_3\,
      I1 => \q0[0]_i_5__120_n_3\,
      O => \q0_reg[0]_i_2__119_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__120_n_3\,
      I1 => \q0[0]_i_7__119_n_3\,
      O => \q0_reg[0]_i_3__119_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_221_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_221_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_221_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_221_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_221_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_221_ROM_AUTO_1R is
  signal \q0[0]_i_4__167_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__145_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__145_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__144_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__144_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__144_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__144_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0502000000300000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(5),
      O => \q0[0]_i_4__167_n_3\
    );
\q0[0]_i_5__145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800024008002001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(5),
      O => \q0[0]_i_5__145_n_3\
    );
\q0[0]_i_6__145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000040A000800210"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(5),
      O => \q0[0]_i_6__145_n_3\
    );
\q0[0]_i_7__144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040048000000808"
    )
        port map (
      I0 => Q(1),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(0),
      O => \q0[0]_i_7__144_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__144_n_3\,
      Q => p_ZL14storage_matrix_221_q0,
      R => '0'
    );
\q0_reg[0]_i_1__144\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__144_n_3\,
      I1 => \q0_reg[0]_i_3__144_n_3\,
      O => \q0_reg[0]_i_1__144_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__144\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__167_n_3\,
      I1 => \q0[0]_i_5__145_n_3\,
      O => \q0_reg[0]_i_2__144_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__144\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__145_n_3\,
      I1 => \q0[0]_i_7__144_n_3\,
      O => \q0_reg[0]_i_3__144_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_222_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_222_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__168_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_3__168_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__168_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__168_3\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_222_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_222_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_222_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_222_ROM_AUTO_1R is
  signal \q0[0]_i_4__199_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__169_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__169_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__168_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__168_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__168_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__168_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080800004000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__168_0\,
      I1 => \q0_reg[0]_i_3__168_3\,
      I2 => \q0_reg[0]_i_3__168_2\,
      I3 => Q(0),
      I4 => \q0_reg[0]_i_3__168_1\,
      I5 => Q(1),
      O => \q0[0]_i_4__199_n_3\
    );
\q0[0]_i_5__169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C00001101000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__168_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_3__168_3\,
      I3 => \q0_reg[0]_i_3__168_2\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_3__168_1\,
      O => \q0[0]_i_5__169_n_3\
    );
\q0[0]_i_6__169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000840000081"
    )
        port map (
      I0 => \q0_reg[0]_i_3__168_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_3__168_1\,
      I3 => Q(0),
      I4 => \q0_reg[0]_i_3__168_2\,
      I5 => \q0_reg[0]_i_3__168_3\,
      O => \q0[0]_i_6__169_n_3\
    );
\q0[0]_i_7__168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C08004010020000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__168_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_3__168_1\,
      I3 => Q(0),
      I4 => \q0_reg[0]_i_3__168_2\,
      I5 => \q0_reg[0]_i_3__168_3\,
      O => \q0[0]_i_7__168_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__168_n_3\,
      Q => p_ZL14storage_matrix_222_q0,
      R => '0'
    );
\q0_reg[0]_i_1__168\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__168_n_3\,
      I1 => \q0_reg[0]_i_3__168_n_3\,
      O => \q0_reg[0]_i_1__168_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__168\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__199_n_3\,
      I1 => \q0[0]_i_5__169_n_3\,
      O => \q0_reg[0]_i_2__168_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__168\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__169_n_3\,
      I1 => \q0[0]_i_7__168_n_3\,
      O => \q0_reg[0]_i_3__168_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_223_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_223_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_223_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_223_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_223_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_223_ROM_AUTO_1R is
  signal \q0[0]_i_1__55_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__54_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__48_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__228_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__54_n_3\,
      I1 => \q0[0]_i_3__48_n_3\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0[0]_i_4__228_n_3\,
      I4 => \q0_reg[0]_1\,
      O => \q0[0]_i_1__55_n_3\
    );
\q0[0]_i_2__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200090800141"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_4\,
      I3 => address0(1),
      I4 => address0(0),
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_2__54_n_3\
    );
\q0[0]_i_3__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \q0_reg[0]_5\,
      I1 => \q0_reg[0]_4\,
      I2 => \q0_reg[0]_3\,
      I3 => address0(1),
      I4 => address0(0),
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_3__48_n_3\
    );
\q0[0]_i_4__228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000010000000A000"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => address0(0),
      I2 => address0(1),
      I3 => \q0_reg[0]_3\,
      I4 => \q0_reg[0]_4\,
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_4__228_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__55_n_3\,
      Q => p_ZL14storage_matrix_223_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_224_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_224_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__24_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__24_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__24_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__24_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__24_4\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_224_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_224_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_224_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_224_ROM_AUTO_1R is
  signal \q0[0]_i_4__26_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__24_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__24_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__24_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__24_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__24_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__24_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000002000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__24_4\,
      I1 => \q0_reg[0]_i_2__24_3\,
      I2 => \q0_reg[0]_i_2__24_0\,
      I3 => \q0_reg[0]_i_2__24_1\,
      I4 => \q0_reg[0]_i_2__24_2\,
      I5 => Q(0),
      O => \q0[0]_i_4__26_n_3\
    );
\q0[0]_i_5__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000020040080A8"
    )
        port map (
      I0 => \q0_reg[0]_i_2__24_4\,
      I1 => \q0_reg[0]_i_2__24_3\,
      I2 => \q0_reg[0]_i_2__24_0\,
      I3 => \q0_reg[0]_i_2__24_1\,
      I4 => \q0_reg[0]_i_2__24_2\,
      I5 => Q(0),
      O => \q0[0]_i_5__24_n_3\
    );
\q0[0]_i_6__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080004240210050C"
    )
        port map (
      I0 => \q0_reg[0]_i_2__24_4\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_2__24_1\,
      I3 => \q0_reg[0]_i_2__24_0\,
      I4 => \q0_reg[0]_i_2__24_2\,
      I5 => \q0_reg[0]_i_2__24_3\,
      O => \q0[0]_i_6__24_n_3\
    );
\q0[0]_i_7__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000604C24"
    )
        port map (
      I0 => \q0_reg[0]_i_2__24_0\,
      I1 => \q0_reg[0]_i_2__24_1\,
      I2 => \q0_reg[0]_i_2__24_2\,
      I3 => \q0_reg[0]_i_2__24_3\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_2__24_4\,
      O => \q0[0]_i_7__24_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__24_n_3\,
      Q => p_ZL14storage_matrix_224_q0,
      R => '0'
    );
\q0_reg[0]_i_1__24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__24_n_3\,
      I1 => \q0_reg[0]_i_3__24_n_3\,
      O => \q0_reg[0]_i_1__24_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__26_n_3\,
      I1 => \q0[0]_i_5__24_n_3\,
      O => \q0_reg[0]_i_2__24_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__24_n_3\,
      I1 => \q0[0]_i_7__24_n_3\,
      O => \q0_reg[0]_i_3__24_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_225_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_225_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_225_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_225_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_225_ROM_AUTO_1R is
  signal \q0[0]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__9_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__7_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__54_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0[0]_i_2__9_n_3\,
      I2 => \q0_reg[0]_2\,
      I3 => \q0[0]_i_3__7_n_3\,
      I4 => \q0[0]_i_4__54_n_3\,
      O => \q0[0]_i_1__9_n_3\
    );
\q0[0]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFF7FDFFFFDFFF"
    )
        port map (
      I0 => \q0_reg[0]_4\,
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_5\,
      I3 => address0(0),
      I4 => address0(1),
      I5 => \q0_reg[0]_6\,
      O => \q0[0]_i_2__9_n_3\
    );
\q0[0]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00483040"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => \q0_reg[0]_4\,
      I2 => \q0_reg[0]_5\,
      I3 => address0(0),
      I4 => \q0_reg[0]_1\,
      O => \q0[0]_i_3__7_n_3\
    );
\q0[0]_i_4__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFE"
    )
        port map (
      I0 => \q0_reg[0]_6\,
      I1 => address0(0),
      I2 => address0(1),
      I3 => \q0_reg[0]_3\,
      O => \q0[0]_i_4__54_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__9_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_226_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_226_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_226_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_226_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_226_ROM_AUTO_1R is
  signal \q0[0]_i_1__16_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__15_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000092"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => address0(1),
      I2 => address0(0),
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_3\,
      I5 => \q0[0]_i_2__15_n_3\,
      O => \q0[0]_i_1__16_n_3\
    );
\q0[0]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFFFEF"
    )
        port map (
      I0 => \q0_reg[0]_4\,
      I1 => \q0_reg[0]_3\,
      I2 => address0(0),
      I3 => \q0_reg[0]_5\(0),
      I4 => \q0_reg[0]_6\,
      O => \q0[0]_i_2__15_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__16_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_227_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_227_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_2__99_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__99_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__99_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__99_3\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_227_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_227_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_227_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_227_ROM_AUTO_1R is
  signal \q0[0]_i_4__111_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__99_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__99_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__99_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__99_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__99_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__99_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000084000"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__99_0\,
      I2 => \q0_reg[0]_i_2__99_3\,
      I3 => \q0_reg[0]_i_2__99_2\,
      I4 => \q0_reg[0]_i_2__99_1\,
      I5 => Q(0),
      O => \q0[0]_i_4__111_n_3\
    );
\q0[0]_i_5__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__99_0\,
      I1 => \q0_reg[0]_i_2__99_3\,
      I2 => \q0_reg[0]_i_2__99_2\,
      I3 => \q0_reg[0]_i_2__99_1\,
      I4 => Q(0),
      O => \q0[0]_i_5__99_n_3\
    );
\q0[0]_i_6__99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2201000000104000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \q0_reg[0]_i_2__99_0\,
      I3 => \q0_reg[0]_i_2__99_3\,
      I4 => \q0_reg[0]_i_2__99_2\,
      I5 => \q0_reg[0]_i_2__99_1\,
      O => \q0[0]_i_6__99_n_3\
    );
\q0[0]_i_7__99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000051008400"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \q0_reg[0]_i_2__99_0\,
      I3 => \q0_reg[0]_i_2__99_1\,
      I4 => \q0_reg[0]_i_2__99_2\,
      I5 => \q0_reg[0]_i_2__99_3\,
      O => \q0[0]_i_7__99_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__99_n_3\,
      Q => p_ZL14storage_matrix_227_q0,
      R => '0'
    );
\q0_reg[0]_i_1__99\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__99_n_3\,
      I1 => \q0_reg[0]_i_3__99_n_3\,
      O => \q0_reg[0]_i_1__99_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__111_n_3\,
      I1 => \q0[0]_i_5__99_n_3\,
      O => \q0_reg[0]_i_2__99_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__99_n_3\,
      I1 => \q0[0]_i_7__99_n_3\,
      O => \q0_reg[0]_i_3__99_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_228_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_228_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_228_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_228_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_228_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_228_ROM_AUTO_1R is
  signal \q0[0]_i_1__34_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__33_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__29_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__137_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \q0[0]_i_2__33_n_3\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0[0]_i_3__29_n_3\,
      I3 => \q0_reg[0]_1\,
      I4 => \q0[0]_i_4__137_n_3\,
      O => \q0[0]_i_1__34_n_3\
    );
\q0[0]_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0811800001C00000"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_3\,
      I2 => address0(1),
      I3 => \q0_reg[0]_5\,
      I4 => address0(0),
      I5 => \q0_reg[0]_4\,
      O => \q0[0]_i_2__33_n_3\
    );
\q0[0]_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0280000000054404"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => address0(0),
      I2 => \q0_reg[0]_4\,
      I3 => address0(1),
      I4 => \q0_reg[0]_5\,
      I5 => \q0_reg[0]_3\,
      O => \q0[0]_i_3__29_n_3\
    );
\q0[0]_i_4__137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8040C02000204502"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_4\,
      I3 => address0(1),
      I4 => address0(0),
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_4__137_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__34_n_3\,
      Q => p_ZL14storage_matrix_228_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_229_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_229_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_i_2__145_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__145_1\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_229_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_229_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_229_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_229_ROM_AUTO_1R is
  signal \q0[0]_i_4__168_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__146_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__146_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__145_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__145_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__145_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__145_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__145_0\,
      I1 => Q(2),
      I2 => Q(5),
      I3 => \q0_reg[0]_i_2__145_1\,
      I4 => Q(4),
      I5 => Q(1),
      O => \q0[0]_i_4__168_n_3\
    );
\q0[0]_i_5__146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800008000900104"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__145_0\,
      I2 => Q(5),
      I3 => \q0_reg[0]_i_2__145_1\,
      I4 => Q(2),
      I5 => Q(4),
      O => \q0[0]_i_5__146_n_3\
    );
\q0[0]_i_6__146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005000800042"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__145_0\,
      I2 => Q(2),
      I3 => Q(5),
      I4 => \q0_reg[0]_i_2__145_1\,
      I5 => Q(4),
      O => \q0[0]_i_6__146_n_3\
    );
\q0[0]_i_7__145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000185000"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__145_0\,
      I2 => Q(2),
      I3 => \q0_reg[0]_i_2__145_1\,
      I4 => Q(5),
      I5 => Q(4),
      O => \q0[0]_i_7__145_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__145_n_3\,
      Q => p_ZL14storage_matrix_229_q0,
      R => '0'
    );
\q0_reg[0]_i_1__145\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__145_n_3\,
      I1 => \q0_reg[0]_i_3__145_n_3\,
      O => \q0_reg[0]_i_1__145_n_3\,
      S => Q(3)
    );
\q0_reg[0]_i_2__145\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__168_n_3\,
      I1 => \q0[0]_i_5__146_n_3\,
      O => \q0_reg[0]_i_2__145_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__145\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__146_n_3\,
      I1 => \q0[0]_i_7__145_n_3\,
      O => \q0_reg[0]_i_3__145_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_22_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    \q0_reg[0]_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_22_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_22_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_22_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_22_ROM_AUTO_1R is
  signal \q0[0]_i_1__43_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__42_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__37_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__174_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \q0[0]_i_2__42_n_3\,
      I1 => \q0[0]_i_3__37_n_3\,
      I2 => \q0[0]_i_4__174_n_3\,
      I3 => \q0_reg[0]_1\,
      I4 => \q0_reg[0]_2\,
      O => \q0[0]_i_1__43_n_3\
    );
\q0[0]_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_5\,
      I2 => \q0_reg[0]_4\,
      I3 => \q0_reg[0]_6\,
      I4 => address0(0),
      I5 => \q0_reg[0]_3\,
      O => \q0[0]_i_2__42_n_3\
    );
\q0[0]_i_3__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004041400040"
    )
        port map (
      I0 => \q0_reg[0]_5\,
      I1 => \q0_reg[0]_6\,
      I2 => address0(0),
      I3 => \q0_reg[0]_3\,
      I4 => \q0_reg[0]_4\,
      I5 => address0(1),
      O => \q0[0]_i_3__37_n_3\
    );
\q0[0]_i_4__174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020008080000088"
    )
        port map (
      I0 => address0(1),
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_4\,
      I3 => \q0_reg[0]_5\,
      I4 => address0(0),
      I5 => \q0_reg[0]_6\,
      O => \q0[0]_i_4__174_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__43_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_230_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_230_q0 : out STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__169_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__169_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__169_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__169_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__169_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_230_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_230_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_230_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_230_ROM_AUTO_1R is
  signal \q0[0]_i_4__200_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__170_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__170_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__169_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__169_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__169_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__169_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000220"
    )
        port map (
      I0 => \q0_reg[0]_i_2__169_4\,
      I1 => \q0_reg[0]_i_2__169_1\,
      I2 => \q0_reg[0]_i_2__169_2\,
      I3 => \q0_reg[0]_i_2__169_0\,
      I4 => \q0_reg[0]_i_2__169_3\,
      I5 => Q(0),
      O => \q0[0]_i_4__200_n_3\
    );
\q0[0]_i_5__170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__169_4\,
      I1 => \q0_reg[0]_i_2__169_0\,
      I2 => \q0_reg[0]_i_2__169_2\,
      I3 => \q0_reg[0]_i_2__169_1\,
      I4 => \q0_reg[0]_i_2__169_3\,
      I5 => Q(0),
      O => \q0[0]_i_5__170_n_3\
    );
\q0[0]_i_6__170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800400000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__169_3\,
      I1 => \q0_reg[0]_i_2__169_1\,
      I2 => \q0_reg[0]_i_2__169_2\,
      I3 => \q0_reg[0]_i_2__169_0\,
      I4 => \q0_reg[0]_i_2__169_4\,
      I5 => Q(0),
      O => \q0[0]_i_6__170_n_3\
    );
\q0[0]_i_7__169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002002008"
    )
        port map (
      I0 => \q0_reg[0]_i_2__169_0\,
      I1 => \q0_reg[0]_i_2__169_1\,
      I2 => \q0_reg[0]_i_2__169_2\,
      I3 => \q0_reg[0]_i_2__169_3\,
      I4 => \q0_reg[0]_i_2__169_4\,
      I5 => Q(0),
      O => \q0[0]_i_7__169_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__169_n_3\,
      Q => p_ZL14storage_matrix_230_q0,
      R => '0'
    );
\q0_reg[0]_i_1__169\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__169_n_3\,
      I1 => \q0_reg[0]_i_3__169_n_3\,
      O => \q0_reg[0]_i_1__169_n_3\,
      S => address0(0)
    );
\q0_reg[0]_i_2__169\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__200_n_3\,
      I1 => \q0[0]_i_5__170_n_3\,
      O => \q0_reg[0]_i_2__169_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__169\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__170_n_3\,
      I1 => \q0[0]_i_7__169_n_3\,
      O => \q0_reg[0]_i_3__169_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_231_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_231_q0 : out STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_231_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_231_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_231_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_231_ROM_AUTO_1R is
  signal \q0[0]_i_1__56_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__55_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__49_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__229_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \q0[0]_i_2__55_n_3\,
      I1 => \q0[0]_i_3__49_n_3\,
      I2 => address0(0),
      I3 => \q0[0]_i_4__229_n_3\,
      I4 => \q0_reg[0]_0\,
      O => \q0[0]_i_1__56_n_3\
    );
\q0[0]_i_2__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000880000020"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_2\,
      I2 => address0(1),
      I3 => \q0_reg[0]_3\,
      I4 => \q0_reg[0]_4\,
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_2__55_n_3\
    );
\q0[0]_i_3__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0024040004000108"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_5\,
      I2 => \q0_reg[0]_4\,
      I3 => address0(1),
      I4 => \q0_reg[0]_3\,
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_3__49_n_3\
    );
\q0[0]_i_4__229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2001000882000000"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => address0(1),
      I4 => \q0_reg[0]_4\,
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_4__229_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__56_n_3\,
      Q => p_ZL14storage_matrix_231_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_232_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_232_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_3\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_232_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_232_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_232_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_232_ROM_AUTO_1R is
  signal \q0[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__2_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__27_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \q0[0]_i_2__2_n_3\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0[0]_i_3__2_n_3\,
      I3 => \q0_reg[0]_1\,
      I4 => \q0_reg[0]_2\,
      I5 => \q0[0]_i_4__27_n_3\,
      O => \q0[0]_i_1__2_n_3\
    );
\q0[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1160000000000000"
    )
        port map (
      I0 => \q0_reg[0]_4\,
      I1 => address0(1),
      I2 => Q(0),
      I3 => address0(0),
      I4 => \q0_reg[0]_3\,
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_2__2_n_3\
    );
\q0[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000201000000018"
    )
        port map (
      I0 => Q(0),
      I1 => address0(1),
      I2 => \q0_reg[0]_4\,
      I3 => address0(0),
      I4 => \q0_reg[0]_2\,
      I5 => \q0_reg[0]_3\,
      O => \q0[0]_i_3__2_n_3\
    );
\q0[0]_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBFFFFFFBFF5E"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[0]_3\,
      I3 => address0(0),
      I4 => \q0_reg[0]_4\,
      I5 => address0(1),
      O => \q0[0]_i_4__27_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_5\(0),
      D => \q0[0]_i_1__2_n_3\,
      Q => p_ZL14storage_matrix_232_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_233_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_233_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__49_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__49_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__49_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__49_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__49_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__49_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_233_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_233_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_233_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_233_ROM_AUTO_1R is
  signal \q0[0]_i_4__55_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__49_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__49_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__49_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__49_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__49_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__49_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1104120004110404"
    )
        port map (
      I0 => \q0_reg[0]_i_3__49_0\,
      I1 => \q0_reg[0]_i_3__49_1\,
      I2 => \q0_reg[0]_i_3__49_2\,
      I3 => \q0_reg[0]_i_3__49_3\,
      I4 => \q0_reg[0]_i_3__49_4\,
      I5 => \q0_reg[0]_i_3__49_5\,
      O => \q0[0]_i_4__55_n_3\
    );
\q0[0]_i_5__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100140080000011"
    )
        port map (
      I0 => \q0_reg[0]_i_3__49_0\,
      I1 => \q0_reg[0]_i_3__49_1\,
      I2 => \q0_reg[0]_i_3__49_4\,
      I3 => \q0_reg[0]_i_3__49_2\,
      I4 => \q0_reg[0]_i_3__49_5\,
      I5 => \q0_reg[0]_i_3__49_3\,
      O => \q0[0]_i_5__49_n_3\
    );
\q0[0]_i_6__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000300000000004"
    )
        port map (
      I0 => \q0_reg[0]_i_3__49_5\,
      I1 => \q0_reg[0]_i_3__49_0\,
      I2 => \q0_reg[0]_i_3__49_2\,
      I3 => \q0_reg[0]_i_3__49_3\,
      I4 => \q0_reg[0]_i_3__49_4\,
      I5 => \q0_reg[0]_i_3__49_1\,
      O => \q0[0]_i_6__49_n_3\
    );
\q0[0]_i_7__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002204000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__49_0\,
      I1 => \q0_reg[0]_i_3__49_2\,
      I2 => \q0_reg[0]_i_3__49_5\,
      I3 => \q0_reg[0]_i_3__49_4\,
      I4 => \q0_reg[0]_i_3__49_3\,
      I5 => \q0_reg[0]_i_3__49_1\,
      O => \q0[0]_i_7__49_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__49_n_3\,
      Q => p_ZL14storage_matrix_233_q0,
      R => '0'
    );
\q0_reg[0]_i_1__49\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__49_n_3\,
      I1 => \q0_reg[0]_i_3__49_n_3\,
      O => \q0_reg[0]_i_1__49_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__55_n_3\,
      I1 => \q0[0]_i_5__49_n_3\,
      O => \q0_reg[0]_i_2__49_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__49_n_3\,
      I1 => \q0[0]_i_7__49_n_3\,
      O => \q0_reg[0]_i_3__49_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_234_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_234_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__74_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__74_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__74_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__74_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__74_4\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_234_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_234_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_234_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_234_ROM_AUTO_1R is
  signal \q0[0]_i_4__83_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__74_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__74_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__74_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__74_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__74_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__74_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202040000800000"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__74_1\,
      I2 => \q0_reg[0]_i_2__74_2\,
      I3 => \q0_reg[0]_i_2__74_3\,
      I4 => \q0_reg[0]_i_2__74_4\,
      I5 => \q0_reg[0]_i_2__74_0\,
      O => \q0[0]_i_4__83_n_3\
    );
\q0[0]_i_5__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000430000000080"
    )
        port map (
      I0 => \q0_reg[0]_i_2__74_2\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_2__74_1\,
      I3 => \q0_reg[0]_i_2__74_3\,
      I4 => \q0_reg[0]_i_2__74_4\,
      I5 => \q0_reg[0]_i_2__74_0\,
      O => \q0[0]_i_5__74_n_3\
    );
\q0[0]_i_6__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1002080000820020"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__74_1\,
      I2 => \q0_reg[0]_i_2__74_3\,
      I3 => \q0_reg[0]_i_2__74_2\,
      I4 => \q0_reg[0]_i_2__74_4\,
      I5 => \q0_reg[0]_i_2__74_0\,
      O => \q0[0]_i_6__74_n_3\
    );
\q0[0]_i_7__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1005002020401248"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__74_0\,
      I2 => \q0_reg[0]_i_2__74_1\,
      I3 => \q0_reg[0]_i_2__74_2\,
      I4 => \q0_reg[0]_i_2__74_3\,
      I5 => \q0_reg[0]_i_2__74_4\,
      O => \q0[0]_i_7__74_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__74_n_3\,
      Q => p_ZL14storage_matrix_234_q0,
      R => '0'
    );
\q0_reg[0]_i_1__74\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__74_n_3\,
      I1 => \q0_reg[0]_i_3__74_n_3\,
      O => \q0_reg[0]_i_1__74_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__83_n_3\,
      I1 => \q0[0]_i_5__74_n_3\,
      O => \q0_reg[0]_i_2__74_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__74_n_3\,
      I1 => \q0[0]_i_7__74_n_3\,
      O => \q0_reg[0]_i_3__74_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_235_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_235_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_3__100_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__100_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__100_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__100_3\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_235_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_235_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_235_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_235_ROM_AUTO_1R is
  signal \q0[0]_i_4__112_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__100_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__100_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__100_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__100_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__100_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__100_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3002010808000200"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__100_0\,
      I2 => \q0_reg[0]_i_3__100_1\,
      I3 => \q0_reg[0]_i_3__100_2\,
      I4 => \q0_reg[0]_i_3__100_3\,
      I5 => Q(1),
      O => \q0[0]_i_4__112_n_3\
    );
\q0[0]_i_5__100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000080020C0061"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \q0_reg[0]_i_3__100_1\,
      I3 => \q0_reg[0]_i_3__100_2\,
      I4 => \q0_reg[0]_i_3__100_3\,
      I5 => \q0_reg[0]_i_3__100_0\,
      O => \q0[0]_i_5__100_n_3\
    );
\q0[0]_i_6__100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400082000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__100_0\,
      I1 => \q0_reg[0]_i_3__100_1\,
      I2 => \q0_reg[0]_i_3__100_3\,
      I3 => \q0_reg[0]_i_3__100_2\,
      I4 => Q(1),
      I5 => Q(0),
      O => \q0[0]_i_6__100_n_3\
    );
\q0[0]_i_7__100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040800000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__100_0\,
      I1 => \q0_reg[0]_i_3__100_3\,
      I2 => \q0_reg[0]_i_3__100_2\,
      I3 => \q0_reg[0]_i_3__100_1\,
      I4 => Q(1),
      I5 => Q(0),
      O => \q0[0]_i_7__100_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__100_n_3\,
      Q => p_ZL14storage_matrix_235_q0,
      R => '0'
    );
\q0_reg[0]_i_1__100\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__100_n_3\,
      I1 => \q0_reg[0]_i_3__100_n_3\,
      O => \q0_reg[0]_i_1__100_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__112_n_3\,
      I1 => \q0[0]_i_5__100_n_3\,
      O => \q0_reg[0]_i_2__100_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__100_n_3\,
      I1 => \q0[0]_i_7__100_n_3\,
      O => \q0_reg[0]_i_3__100_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_236_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_236_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__120_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__120_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__120_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__120_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__120_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__120_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_236_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_236_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_236_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_236_ROM_AUTO_1R is
  signal \q0[0]_i_4__138_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__121_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__121_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__120_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__120_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__120_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__120_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000112002"
    )
        port map (
      I0 => \q0_reg[0]_i_3__120_3\,
      I1 => \q0_reg[0]_i_3__120_2\,
      I2 => \q0_reg[0]_i_3__120_1\,
      I3 => \q0_reg[0]_i_3__120_4\,
      I4 => \q0_reg[0]_i_3__120_5\,
      I5 => \q0_reg[0]_i_3__120_0\,
      O => \q0[0]_i_4__138_n_3\
    );
\q0[0]_i_5__121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400C01080000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__120_0\,
      I1 => \q0_reg[0]_i_3__120_5\,
      I2 => \q0_reg[0]_i_3__120_3\,
      I3 => \q0_reg[0]_i_3__120_2\,
      I4 => \q0_reg[0]_i_3__120_1\,
      I5 => \q0_reg[0]_i_3__120_4\,
      O => \q0[0]_i_5__121_n_3\
    );
\q0[0]_i_6__121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000820014"
    )
        port map (
      I0 => \q0_reg[0]_i_3__120_4\,
      I1 => \q0_reg[0]_i_3__120_3\,
      I2 => \q0_reg[0]_i_3__120_1\,
      I3 => \q0_reg[0]_i_3__120_2\,
      I4 => \q0_reg[0]_i_3__120_5\,
      I5 => \q0_reg[0]_i_3__120_0\,
      O => \q0[0]_i_6__121_n_3\
    );
\q0[0]_i_7__120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002000100904A"
    )
        port map (
      I0 => \q0_reg[0]_i_3__120_0\,
      I1 => \q0_reg[0]_i_3__120_1\,
      I2 => \q0_reg[0]_i_3__120_2\,
      I3 => \q0_reg[0]_i_3__120_3\,
      I4 => \q0_reg[0]_i_3__120_4\,
      I5 => \q0_reg[0]_i_3__120_5\,
      O => \q0[0]_i_7__120_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__120_n_3\,
      Q => p_ZL14storage_matrix_236_q0,
      R => '0'
    );
\q0_reg[0]_i_1__120\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__120_n_3\,
      I1 => \q0_reg[0]_i_3__120_n_3\,
      O => \q0_reg[0]_i_1__120_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__120\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__138_n_3\,
      I1 => \q0[0]_i_5__121_n_3\,
      O => \q0_reg[0]_i_2__120_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__120\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__121_n_3\,
      I1 => \q0[0]_i_7__120_n_3\,
      O => \q0_reg[0]_i_3__120_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_237_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_237_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_237_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_237_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_237_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_237_ROM_AUTO_1R is
  signal \q0[0]_i_1__41_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__40_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__35_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__169_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \q0[0]_i_2__40_n_3\,
      I1 => Q(1),
      I2 => \q0[0]_i_3__35_n_3\,
      I3 => Q(0),
      I4 => Q(3),
      I5 => \q0[0]_i_4__169_n_3\,
      O => \q0[0]_i_1__41_n_3\
    );
\q0[0]_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008A00110"
    )
        port map (
      I0 => address0(1),
      I1 => \q0_reg[0]_0\,
      I2 => Q(3),
      I3 => address0(0),
      I4 => Q(2),
      I5 => \q0_reg[0]_1\,
      O => \q0[0]_i_2__40_n_3\
    );
\q0[0]_i_3__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000630"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_0\,
      I2 => address0(1),
      I3 => address0(0),
      I4 => Q(2),
      I5 => Q(3),
      O => \q0[0]_i_3__35_n_3\
    );
\q0[0]_i_4__169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEF7FF7BF7DFF"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => address0(1),
      I2 => address0(0),
      I3 => \q0_reg[0]_1\,
      I4 => Q(1),
      I5 => Q(2),
      O => \q0[0]_i_4__169_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0[0]_i_1__41_n_3\,
      Q => p_ZL14storage_matrix_237_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_238_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_238_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__170_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__170_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__170_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__170_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__170_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__170_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_238_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_238_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_238_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_238_ROM_AUTO_1R is
  signal \q0[0]_i_4__201_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__171_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__171_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__170_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__170_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__170_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__170_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000100000200040"
    )
        port map (
      I0 => \q0_reg[0]_i_2__170_0\,
      I1 => \q0_reg[0]_i_3__170_0\,
      I2 => \q0_reg[0]_i_3__170_1\,
      I3 => \q0_reg[0]_i_3__170_3\,
      I4 => \q0_reg[0]_i_3__170_4\,
      I5 => \q0_reg[0]_i_3__170_2\,
      O => \q0[0]_i_4__201_n_3\
    );
\q0[0]_i_5__171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0211800800140040"
    )
        port map (
      I0 => \q0_reg[0]_i_2__170_0\,
      I1 => \q0_reg[0]_i_3__170_0\,
      I2 => \q0_reg[0]_i_3__170_2\,
      I3 => \q0_reg[0]_i_3__170_3\,
      I4 => \q0_reg[0]_i_3__170_4\,
      I5 => \q0_reg[0]_i_3__170_1\,
      O => \q0[0]_i_5__171_n_3\
    );
\q0[0]_i_6__171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000A00062110200"
    )
        port map (
      I0 => \q0_reg[0]_i_2__170_0\,
      I1 => \q0_reg[0]_i_3__170_0\,
      I2 => \q0_reg[0]_i_3__170_1\,
      I3 => \q0_reg[0]_i_3__170_2\,
      I4 => \q0_reg[0]_i_3__170_3\,
      I5 => \q0_reg[0]_i_3__170_4\,
      O => \q0[0]_i_6__171_n_3\
    );
\q0[0]_i_7__170\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__170_2\,
      I1 => \q0_reg[0]_i_3__170_4\,
      I2 => \q0_reg[0]_i_3__170_3\,
      I3 => \q0_reg[0]_i_3__170_1\,
      I4 => \q0_reg[0]_i_3__170_0\,
      O => \q0[0]_i_7__170_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__170_n_3\,
      Q => p_ZL14storage_matrix_238_q0,
      R => '0'
    );
\q0_reg[0]_i_1__170\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__170_n_3\,
      I1 => \q0_reg[0]_i_3__170_n_3\,
      O => \q0_reg[0]_i_1__170_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__170\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__201_n_3\,
      I1 => \q0[0]_i_5__171_n_3\,
      O => \q0_reg[0]_i_2__170_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__170\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__171_n_3\,
      I1 => \q0[0]_i_7__170_n_3\,
      O => \q0_reg[0]_i_3__170_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_239_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_239_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__194_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__194_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_3__194_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__194_3\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_239_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_239_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_239_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_239_ROM_AUTO_1R is
  signal \q0[0]_i_4__230_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__196_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__195_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__194_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__194_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__194_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__194_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200308000220004"
    )
        port map (
      I0 => \q0_reg[0]_i_3__194_0\,
      I1 => \q0_reg[0]_i_3__194_3\,
      I2 => \q0_reg[0]_i_3__194_2\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \q0_reg[0]_i_3__194_1\,
      O => \q0[0]_i_4__230_n_3\
    );
\q0[0]_i_5__196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002018000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__194_0\,
      I1 => \q0_reg[0]_i_3__194_1\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \q0_reg[0]_i_3__194_2\,
      I5 => \q0_reg[0]_i_3__194_3\,
      O => \q0[0]_i_5__196_n_3\
    );
\q0[0]_i_6__195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3400000000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__194_1\,
      I1 => \q0_reg[0]_i_3__194_0\,
      I2 => \q0_reg[0]_i_3__194_2\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \q0_reg[0]_i_3__194_3\,
      O => \q0[0]_i_6__195_n_3\
    );
\q0[0]_i_7__194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000300"
    )
        port map (
      I0 => \q0_reg[0]_i_3__194_3\,
      I1 => \q0_reg[0]_i_3__194_0\,
      I2 => \q0_reg[0]_i_3__194_2\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \q0_reg[0]_i_3__194_1\,
      O => \q0[0]_i_7__194_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__194_n_3\,
      Q => p_ZL14storage_matrix_239_q0,
      R => '0'
    );
\q0_reg[0]_i_1__194\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__194_n_3\,
      I1 => \q0_reg[0]_i_3__194_n_3\,
      O => \q0_reg[0]_i_1__194_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__194\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__230_n_3\,
      I1 => \q0[0]_i_5__196_n_3\,
      O => \q0_reg[0]_i_2__194_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__194\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__195_n_3\,
      I1 => \q0[0]_i_7__194_n_3\,
      O => \q0_reg[0]_i_3__194_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_23_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_23_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_23_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_23_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_23_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_23_ROM_AUTO_1R is
  signal \q0[0]_i_4__206_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__176_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__175_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__174_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__174_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__174_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__174_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(5),
      I4 => Q(2),
      I5 => Q(3),
      O => \q0[0]_i_4__206_n_3\
    );
\q0[0]_i_5__176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800006081000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(4),
      I3 => Q(6),
      I4 => Q(5),
      I5 => Q(2),
      O => \q0[0]_i_5__176_n_3\
    );
\q0[0]_i_6__175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110200400000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(5),
      I4 => Q(6),
      I5 => Q(4),
      O => \q0[0]_i_6__175_n_3\
    );
\q0[0]_i_7__174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010204001000041"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(6),
      I5 => Q(5),
      O => \q0[0]_i_7__174_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__174_n_3\,
      Q => p_ZL14storage_matrix_23_q0,
      R => '0'
    );
\q0_reg[0]_i_1__174\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__174_n_3\,
      I1 => \q0_reg[0]_i_3__174_n_3\,
      O => \q0_reg[0]_i_1__174_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__174\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__206_n_3\,
      I1 => \q0[0]_i_5__176_n_3\,
      O => \q0_reg[0]_i_2__174_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__174\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__175_n_3\,
      I1 => \q0[0]_i_7__174_n_3\,
      O => \q0_reg[0]_i_3__174_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_240_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_240_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__25_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__25_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__25_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__25_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__25_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__25_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_240_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_240_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_240_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_240_ROM_AUTO_1R is
  signal \q0[0]_i_4__28_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__25_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__25_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__25_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__25_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__25_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__25_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9010000000412000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__25_0\,
      I1 => \q0_reg[0]_i_2__25_1\,
      I2 => \q0_reg[0]_i_2__25_5\,
      I3 => \q0_reg[0]_i_2__25_4\,
      I4 => \q0_reg[0]_i_2__25_3\,
      I5 => \q0_reg[0]_i_2__25_2\,
      O => \q0[0]_i_4__28_n_3\
    );
\q0[0]_i_5__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40C0000304008000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__25_0\,
      I1 => \q0_reg[0]_i_2__25_1\,
      I2 => \q0_reg[0]_i_2__25_2\,
      I3 => \q0_reg[0]_i_2__25_3\,
      I4 => \q0_reg[0]_i_2__25_4\,
      I5 => \q0_reg[0]_i_2__25_5\,
      O => \q0[0]_i_5__25_n_3\
    );
\q0[0]_i_6__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000681000003"
    )
        port map (
      I0 => \q0_reg[0]_i_2__25_0\,
      I1 => \q0_reg[0]_i_2__25_1\,
      I2 => \q0_reg[0]_i_2__25_2\,
      I3 => \q0_reg[0]_i_2__25_4\,
      I4 => \q0_reg[0]_i_2__25_3\,
      I5 => \q0_reg[0]_i_2__25_5\,
      O => \q0[0]_i_6__25_n_3\
    );
\q0[0]_i_7__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800008A002200140"
    )
        port map (
      I0 => \q0_reg[0]_i_2__25_0\,
      I1 => \q0_reg[0]_i_2__25_1\,
      I2 => \q0_reg[0]_i_2__25_2\,
      I3 => \q0_reg[0]_i_2__25_3\,
      I4 => \q0_reg[0]_i_2__25_4\,
      I5 => \q0_reg[0]_i_2__25_5\,
      O => \q0[0]_i_7__25_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__25_n_3\,
      Q => p_ZL14storage_matrix_240_q0,
      R => '0'
    );
\q0_reg[0]_i_1__25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__25_n_3\,
      I1 => \q0_reg[0]_i_3__25_n_3\,
      O => \q0_reg[0]_i_1__25_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__28_n_3\,
      I1 => \q0[0]_i_5__25_n_3\,
      O => \q0_reg[0]_i_2__25_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__25_n_3\,
      I1 => \q0[0]_i_7__25_n_3\,
      O => \q0_reg[0]_i_3__25_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_241_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_241_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__50_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__50_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__50_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__50_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__50_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__50_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_241_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_241_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_241_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_241_ROM_AUTO_1R is
  signal \q0[0]_i_4__56_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__50_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__50_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__50_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__50_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__50_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__50_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400028100000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__50_0\,
      I1 => \q0_reg[0]_i_2__50_1\,
      I2 => \q0_reg[0]_i_2__50_2\,
      I3 => \q0_reg[0]_i_2__50_3\,
      I4 => \q0_reg[0]_i_2__50_4\,
      I5 => \q0_reg[0]_i_2__50_5\,
      O => \q0[0]_i_4__56_n_3\
    );
\q0[0]_i_5__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002000000424435D"
    )
        port map (
      I0 => \q0_reg[0]_i_2__50_0\,
      I1 => \q0_reg[0]_i_2__50_5\,
      I2 => \q0_reg[0]_i_2__50_3\,
      I3 => \q0_reg[0]_i_2__50_4\,
      I4 => \q0_reg[0]_i_2__50_2\,
      I5 => \q0_reg[0]_i_2__50_1\,
      O => \q0[0]_i_5__50_n_3\
    );
\q0[0]_i_6__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3008080080000080"
    )
        port map (
      I0 => \q0_reg[0]_i_2__50_0\,
      I1 => \q0_reg[0]_i_2__50_4\,
      I2 => \q0_reg[0]_i_2__50_3\,
      I3 => \q0_reg[0]_i_2__50_2\,
      I4 => \q0_reg[0]_i_2__50_1\,
      I5 => \q0_reg[0]_i_2__50_5\,
      O => \q0[0]_i_6__50_n_3\
    );
\q0[0]_i_7__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0280000024000002"
    )
        port map (
      I0 => \q0_reg[0]_i_2__50_0\,
      I1 => \q0_reg[0]_i_2__50_4\,
      I2 => \q0_reg[0]_i_2__50_3\,
      I3 => \q0_reg[0]_i_2__50_2\,
      I4 => \q0_reg[0]_i_2__50_1\,
      I5 => \q0_reg[0]_i_2__50_5\,
      O => \q0[0]_i_7__50_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__50_n_3\,
      Q => p_ZL14storage_matrix_241_q0,
      R => '0'
    );
\q0_reg[0]_i_1__50\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__50_n_3\,
      I1 => \q0_reg[0]_i_3__50_n_3\,
      O => \q0_reg[0]_i_1__50_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__56_n_3\,
      I1 => \q0[0]_i_5__50_n_3\,
      O => \q0_reg[0]_i_2__50_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__50_n_3\,
      I1 => \q0[0]_i_7__50_n_3\,
      O => \q0_reg[0]_i_3__50_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_242_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_242_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__75_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__75_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__75_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__75_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__75_4\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_242_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_242_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_242_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_242_ROM_AUTO_1R is
  signal \q0[0]_i_4__84_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__75_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__75_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__75_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__75_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__75_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__75_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000408040384043"
    )
        port map (
      I0 => \q0_reg[0]_i_2__75_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_2__75_1\,
      I3 => \q0_reg[0]_i_2__75_3\,
      I4 => \q0_reg[0]_i_2__75_4\,
      I5 => \q0_reg[0]_i_2__75_2\,
      O => \q0[0]_i_4__84_n_3\
    );
\q0[0]_i_5__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000128040454020"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__75_1\,
      I2 => \q0_reg[0]_i_2__75_0\,
      I3 => \q0_reg[0]_i_2__75_3\,
      I4 => \q0_reg[0]_i_2__75_4\,
      I5 => \q0_reg[0]_i_2__75_2\,
      O => \q0[0]_i_5__75_n_3\
    );
\q0[0]_i_6__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4818008000030140"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__75_0\,
      I2 => \q0_reg[0]_i_2__75_1\,
      I3 => \q0_reg[0]_i_2__75_2\,
      I4 => \q0_reg[0]_i_2__75_3\,
      I5 => \q0_reg[0]_i_2__75_4\,
      O => \q0[0]_i_6__75_n_3\
    );
\q0[0]_i_7__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002200000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__75_0\,
      I1 => \q0_reg[0]_i_2__75_4\,
      I2 => \q0_reg[0]_i_2__75_3\,
      I3 => \q0_reg[0]_i_2__75_2\,
      I4 => \q0_reg[0]_i_2__75_1\,
      I5 => Q(0),
      O => \q0[0]_i_7__75_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__75_n_3\,
      Q => p_ZL14storage_matrix_242_q0,
      R => '0'
    );
\q0_reg[0]_i_1__75\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__75_n_3\,
      I1 => \q0_reg[0]_i_3__75_n_3\,
      O => \q0_reg[0]_i_1__75_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__84_n_3\,
      I1 => \q0[0]_i_5__75_n_3\,
      O => \q0_reg[0]_i_2__75_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__75_n_3\,
      I1 => \q0[0]_i_7__75_n_3\,
      O => \q0_reg[0]_i_3__75_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_243_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_243_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_243_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_243_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_243_ROM_AUTO_1R is
  signal \q0[0]_i_1__23_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__22_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8000000"
    )
        port map (
      I0 => \q0[0]_i_2__22_n_3\,
      I1 => address0(1),
      I2 => address0(0),
      I3 => \q0_reg[0]_1\,
      I4 => \q0_reg[0]_2\,
      O => \q0[0]_i_1__23_n_3\
    );
\q0[0]_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000080000000344"
    )
        port map (
      I0 => address0(1),
      I1 => \q0_reg[0]_3\,
      I2 => address0(0),
      I3 => \q0_reg[0]_4\(0),
      I4 => \q0_reg[0]_5\,
      I5 => \q0_reg[0]_4\(1),
      O => \q0[0]_i_2__22_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__23_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_244_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_244_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__121_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__121_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__121_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__121_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__121_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__121_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_244_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_244_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_244_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_244_ROM_AUTO_1R is
  signal \q0[0]_i_4__139_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__122_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__122_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__121_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__121_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__121_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__121_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E00002000000001"
    )
        port map (
      I0 => \q0_reg[0]_i_3__121_0\,
      I1 => \q0_reg[0]_i_3__121_5\,
      I2 => \q0_reg[0]_i_3__121_1\,
      I3 => \q0_reg[0]_i_3__121_3\,
      I4 => \q0_reg[0]_i_3__121_2\,
      I5 => \q0_reg[0]_i_3__121_4\,
      O => \q0[0]_i_4__139_n_3\
    );
\q0[0]_i_5__122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200208100042"
    )
        port map (
      I0 => \q0_reg[0]_i_3__121_0\,
      I1 => \q0_reg[0]_i_3__121_1\,
      I2 => \q0_reg[0]_i_3__121_2\,
      I3 => \q0_reg[0]_i_3__121_3\,
      I4 => \q0_reg[0]_i_3__121_4\,
      I5 => \q0_reg[0]_i_3__121_5\,
      O => \q0[0]_i_5__122_n_3\
    );
\q0[0]_i_6__122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0884100200888200"
    )
        port map (
      I0 => \q0_reg[0]_i_3__121_0\,
      I1 => \q0_reg[0]_i_3__121_1\,
      I2 => \q0_reg[0]_i_3__121_3\,
      I3 => \q0_reg[0]_i_3__121_2\,
      I4 => \q0_reg[0]_i_3__121_4\,
      I5 => \q0_reg[0]_i_3__121_5\,
      O => \q0[0]_i_6__122_n_3\
    );
\q0[0]_i_7__121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1005400000920000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__121_0\,
      I1 => \q0_reg[0]_i_3__121_5\,
      I2 => \q0_reg[0]_i_3__121_4\,
      I3 => \q0_reg[0]_i_3__121_3\,
      I4 => \q0_reg[0]_i_3__121_2\,
      I5 => \q0_reg[0]_i_3__121_1\,
      O => \q0[0]_i_7__121_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__121_n_3\,
      Q => p_ZL14storage_matrix_244_q0,
      R => '0'
    );
\q0_reg[0]_i_1__121\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__121_n_3\,
      I1 => \q0_reg[0]_i_3__121_n_3\,
      O => \q0_reg[0]_i_1__121_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__121\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__139_n_3\,
      I1 => \q0[0]_i_5__122_n_3\,
      O => \q0_reg[0]_i_2__121_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__121\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__122_n_3\,
      I1 => \q0[0]_i_7__121_n_3\,
      O => \q0_reg[0]_i_3__121_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_245_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_245_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_i_3__146_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__146_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__146_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__146_3\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_245_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_245_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_245_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_245_ROM_AUTO_1R is
  signal \q0[0]_i_4__170_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__147_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__147_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__146_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__146_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__146_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__146_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8900000400000000"
    )
        port map (
      I0 => Q(2),
      I1 => \q0_reg[0]_i_3__146_3\,
      I2 => \q0_reg[0]_i_3__146_0\,
      I3 => \q0_reg[0]_i_3__146_1\,
      I4 => \q0_reg[0]_i_3__146_2\,
      I5 => Q(3),
      O => \q0[0]_i_4__170_n_3\
    );
\q0[0]_i_5__147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0105084000000080"
    )
        port map (
      I0 => Q(2),
      I1 => \q0_reg[0]_i_3__146_0\,
      I2 => \q0_reg[0]_i_3__146_1\,
      I3 => \q0_reg[0]_i_3__146_2\,
      I4 => Q(3),
      I5 => \q0_reg[0]_i_3__146_3\,
      O => \q0[0]_i_5__147_n_3\
    );
\q0[0]_i_6__147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \q0_reg[0]_i_3__146_3\,
      I1 => \q0_reg[0]_i_3__146_0\,
      I2 => \q0_reg[0]_i_3__146_1\,
      I3 => \q0_reg[0]_i_3__146_2\,
      I4 => Q(3),
      I5 => Q(2),
      O => \q0[0]_i_6__147_n_3\
    );
\q0[0]_i_7__146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__146_3\,
      I1 => \q0_reg[0]_i_3__146_0\,
      I2 => \q0_reg[0]_i_3__146_1\,
      I3 => \q0_reg[0]_i_3__146_2\,
      I4 => Q(3),
      I5 => Q(2),
      O => \q0[0]_i_7__146_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__146_n_3\,
      Q => p_ZL14storage_matrix_245_q0,
      R => '0'
    );
\q0_reg[0]_i_1__146\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__146_n_3\,
      I1 => \q0_reg[0]_i_3__146_n_3\,
      O => \q0_reg[0]_i_1__146_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__146\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__170_n_3\,
      I1 => \q0[0]_i_5__147_n_3\,
      O => \q0_reg[0]_i_2__146_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_3__146\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__147_n_3\,
      I1 => \q0[0]_i_7__146_n_3\,
      O => \q0_reg[0]_i_3__146_n_3\,
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_246_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_246_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__171_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_2__171_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__171_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__171_3\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_246_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_246_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_246_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_246_ROM_AUTO_1R is
  signal \q0[0]_i_4__202_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__172_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__172_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__171_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__171_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__171_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__171_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010204221000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__171_0\,
      I1 => \q0_reg[0]_i_2__171_3\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_2__171_2\,
      I4 => \q0_reg[0]_i_2__171_1\,
      I5 => Q(0),
      O => \q0[0]_i_4__202_n_3\
    );
\q0[0]_i_5__172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010801"
    )
        port map (
      I0 => \q0_reg[0]_i_2__171_0\,
      I1 => \q0_reg[0]_i_2__171_2\,
      I2 => \q0_reg[0]_i_2__171_1\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \q0_reg[0]_i_2__171_3\,
      O => \q0[0]_i_5__172_n_3\
    );
\q0[0]_i_6__172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000200000008"
    )
        port map (
      I0 => \q0_reg[0]_i_2__171_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__171_2\,
      I3 => \q0_reg[0]_i_2__171_1\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_2__171_3\,
      O => \q0[0]_i_6__172_n_3\
    );
\q0[0]_i_7__171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020800010002021"
    )
        port map (
      I0 => \q0_reg[0]_i_2__171_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \q0_reg[0]_i_2__171_1\,
      I4 => \q0_reg[0]_i_2__171_2\,
      I5 => \q0_reg[0]_i_2__171_3\,
      O => \q0[0]_i_7__171_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__171_n_3\,
      Q => p_ZL14storage_matrix_246_q0,
      R => '0'
    );
\q0_reg[0]_i_1__171\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__171_n_3\,
      I1 => \q0_reg[0]_i_3__171_n_3\,
      O => \q0_reg[0]_i_1__171_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__171\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__202_n_3\,
      I1 => \q0[0]_i_5__172_n_3\,
      O => \q0_reg[0]_i_2__171_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__171\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__172_n_3\,
      I1 => \q0[0]_i_7__171_n_3\,
      O => \q0_reg[0]_i_3__171_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_247_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_247_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__195_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__195_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__195_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__195_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__195_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__195_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_247_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_247_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_247_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_247_ROM_AUTO_1R is
  signal \q0[0]_i_4__231_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__197_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__196_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__195_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__195_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__195_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__195_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000014040004"
    )
        port map (
      I0 => \q0_reg[0]_i_3__195_5\,
      I1 => \q0_reg[0]_i_3__195_4\,
      I2 => \q0_reg[0]_i_3__195_3\,
      I3 => \q0_reg[0]_i_3__195_1\,
      I4 => \q0_reg[0]_i_3__195_2\,
      I5 => \q0_reg[0]_i_3__195_0\,
      O => \q0[0]_i_4__231_n_3\
    );
\q0[0]_i_5__197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400003"
    )
        port map (
      I0 => \q0_reg[0]_i_3__195_5\,
      I1 => \q0_reg[0]_i_3__195_0\,
      I2 => \q0_reg[0]_i_3__195_2\,
      I3 => \q0_reg[0]_i_3__195_3\,
      I4 => \q0_reg[0]_i_3__195_4\,
      I5 => \q0_reg[0]_i_3__195_1\,
      O => \q0[0]_i_5__197_n_3\
    );
\q0[0]_i_6__196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500000064000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__195_0\,
      I1 => \q0_reg[0]_i_3__195_1\,
      I2 => \q0_reg[0]_i_3__195_5\,
      I3 => \q0_reg[0]_i_3__195_3\,
      I4 => \q0_reg[0]_i_3__195_4\,
      I5 => \q0_reg[0]_i_3__195_2\,
      O => \q0[0]_i_6__196_n_3\
    );
\q0[0]_i_7__195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1800004800214008"
    )
        port map (
      I0 => \q0_reg[0]_i_3__195_0\,
      I1 => \q0_reg[0]_i_3__195_1\,
      I2 => \q0_reg[0]_i_3__195_2\,
      I3 => \q0_reg[0]_i_3__195_3\,
      I4 => \q0_reg[0]_i_3__195_4\,
      I5 => \q0_reg[0]_i_3__195_5\,
      O => \q0[0]_i_7__195_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__195_n_3\,
      Q => p_ZL14storage_matrix_247_q0,
      R => '0'
    );
\q0_reg[0]_i_1__195\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__195_n_3\,
      I1 => \q0_reg[0]_i_3__195_n_3\,
      O => \q0_reg[0]_i_1__195_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__195\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__231_n_3\,
      I1 => \q0[0]_i_5__197_n_3\,
      O => \q0_reg[0]_i_2__195_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__195\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__196_n_3\,
      I1 => \q0[0]_i_7__195_n_3\,
      O => \q0_reg[0]_i_3__195_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_248_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_248_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__26_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__26_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__26_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__26_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__26_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__26_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_248_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_248_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_248_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_248_ROM_AUTO_1R is
  signal \q0[0]_i_4__29_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__26_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__26_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__26_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__26_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__26_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__26_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000004000300"
    )
        port map (
      I0 => \q0_reg[0]_i_3__26_3\,
      I1 => \q0_reg[0]_i_3__26_0\,
      I2 => \q0_reg[0]_i_3__26_1\,
      I3 => \q0_reg[0]_i_3__26_4\,
      I4 => \q0_reg[0]_i_3__26_2\,
      I5 => \q0_reg[0]_i_3__26_5\,
      O => \q0[0]_i_4__29_n_3\
    );
\q0[0]_i_5__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012011000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__26_0\,
      I1 => \q0_reg[0]_i_3__26_1\,
      I2 => \q0_reg[0]_i_3__26_2\,
      I3 => \q0_reg[0]_i_3__26_3\,
      I4 => \q0_reg[0]_i_3__26_4\,
      I5 => \q0_reg[0]_i_3__26_5\,
      O => \q0[0]_i_5__26_n_3\
    );
\q0[0]_i_6__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000204000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__26_0\,
      I1 => \q0_reg[0]_i_3__26_1\,
      I2 => \q0_reg[0]_i_3__26_3\,
      I3 => \q0_reg[0]_i_3__26_4\,
      I4 => \q0_reg[0]_i_3__26_2\,
      I5 => \q0_reg[0]_i_3__26_5\,
      O => \q0[0]_i_6__26_n_3\
    );
\q0[0]_i_7__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020008000002600"
    )
        port map (
      I0 => \q0_reg[0]_i_3__26_0\,
      I1 => \q0_reg[0]_i_3__26_1\,
      I2 => \q0_reg[0]_i_3__26_4\,
      I3 => \q0_reg[0]_i_3__26_3\,
      I4 => \q0_reg[0]_i_3__26_2\,
      I5 => \q0_reg[0]_i_3__26_5\,
      O => \q0[0]_i_7__26_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__26_n_3\,
      Q => p_ZL14storage_matrix_248_q0,
      R => '0'
    );
\q0_reg[0]_i_1__26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__26_n_3\,
      I1 => \q0_reg[0]_i_3__26_n_3\,
      O => \q0_reg[0]_i_1__26_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__29_n_3\,
      I1 => \q0[0]_i_5__26_n_3\,
      O => \q0_reg[0]_i_2__26_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__26_n_3\,
      I1 => \q0[0]_i_7__26_n_3\,
      O => \q0_reg[0]_i_3__26_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_249_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_249_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__51_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__51_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__51_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__51_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__51_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__51_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_249_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_249_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_249_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_249_ROM_AUTO_1R is
  signal \q0[0]_i_4__57_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__51_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__51_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__51_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__51_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__51_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__51_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4900000802000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__51_0\,
      I1 => \q0_reg[0]_i_3__51_5\,
      I2 => \q0_reg[0]_i_3__51_1\,
      I3 => \q0_reg[0]_i_3__51_3\,
      I4 => \q0_reg[0]_i_3__51_2\,
      I5 => \q0_reg[0]_i_3__51_4\,
      O => \q0[0]_i_4__57_n_3\
    );
\q0[0]_i_5__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400004000000A82"
    )
        port map (
      I0 => \q0_reg[0]_i_3__51_0\,
      I1 => \q0_reg[0]_i_3__51_1\,
      I2 => \q0_reg[0]_i_3__51_2\,
      I3 => \q0_reg[0]_i_3__51_3\,
      I4 => \q0_reg[0]_i_3__51_4\,
      I5 => \q0_reg[0]_i_3__51_5\,
      O => \q0[0]_i_5__51_n_3\
    );
\q0[0]_i_6__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018200001420401"
    )
        port map (
      I0 => \q0_reg[0]_i_3__51_0\,
      I1 => \q0_reg[0]_i_3__51_5\,
      I2 => \q0_reg[0]_i_3__51_4\,
      I3 => \q0_reg[0]_i_3__51_3\,
      I4 => \q0_reg[0]_i_3__51_2\,
      I5 => \q0_reg[0]_i_3__51_1\,
      O => \q0[0]_i_6__51_n_3\
    );
\q0[0]_i_7__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200038000000200"
    )
        port map (
      I0 => \q0_reg[0]_i_3__51_0\,
      I1 => \q0_reg[0]_i_3__51_4\,
      I2 => \q0_reg[0]_i_3__51_3\,
      I3 => \q0_reg[0]_i_3__51_2\,
      I4 => \q0_reg[0]_i_3__51_1\,
      I5 => \q0_reg[0]_i_3__51_5\,
      O => \q0[0]_i_7__51_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__51_n_3\,
      Q => p_ZL14storage_matrix_249_q0,
      R => '0'
    );
\q0_reg[0]_i_1__51\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__51_n_3\,
      I1 => \q0_reg[0]_i_3__51_n_3\,
      O => \q0_reg[0]_i_1__51_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__57_n_3\,
      I1 => \q0[0]_i_5__51_n_3\,
      O => \q0_reg[0]_i_2__51_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__51_n_3\,
      I1 => \q0[0]_i_7__51_n_3\,
      O => \q0_reg[0]_i_3__51_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_24_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_24_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__2_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__2_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__2_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__2_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__2_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__2_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_24_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_24_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_24_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_24_ROM_AUTO_1R is
  signal \q0[0]_i_4__2_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__2_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__2_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__2_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__2_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00001100028200"
    )
        port map (
      I0 => \q0_reg[0]_i_2__2_0\,
      I1 => \q0_reg[0]_i_2__2_1\,
      I2 => \q0_reg[0]_i_2__2_2\,
      I3 => \q0_reg[0]_i_2__2_3\,
      I4 => \q0_reg[0]_i_2__2_4\,
      I5 => \q0_reg[0]_i_2__2_5\,
      O => \q0[0]_i_4__2_n_3\
    );
\q0[0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000001"
    )
        port map (
      I0 => \q0_reg[0]_i_2__2_0\,
      I1 => \q0_reg[0]_i_2__2_2\,
      I2 => \q0_reg[0]_i_2__2_4\,
      I3 => \q0_reg[0]_i_2__2_3\,
      I4 => \q0_reg[0]_i_2__2_5\,
      I5 => \q0_reg[0]_i_2__2_1\,
      O => \q0[0]_i_5__2_n_3\
    );
\q0[0]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8004001000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__2_2\,
      I1 => \q0_reg[0]_i_2__2_4\,
      I2 => \q0_reg[0]_i_2__2_3\,
      I3 => \q0_reg[0]_i_2__2_5\,
      I4 => \q0_reg[0]_i_2__2_1\,
      I5 => \q0_reg[0]_i_2__2_0\,
      O => \q0[0]_i_6__2_n_3\
    );
\q0[0]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8202484500400010"
    )
        port map (
      I0 => \q0_reg[0]_i_2__2_0\,
      I1 => \q0_reg[0]_i_2__2_2\,
      I2 => \q0_reg[0]_i_2__2_1\,
      I3 => \q0_reg[0]_i_2__2_4\,
      I4 => \q0_reg[0]_i_2__2_3\,
      I5 => \q0_reg[0]_i_2__2_5\,
      O => \q0[0]_i_7__2_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__2_n_3\,
      Q => p_ZL14storage_matrix_24_q0,
      R => '0'
    );
\q0_reg[0]_i_1__2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__2_n_3\,
      I1 => \q0_reg[0]_i_3__2_n_3\,
      O => \q0_reg[0]_i_1__2_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__2_n_3\,
      I1 => \q0[0]_i_5__2_n_3\,
      O => \q0_reg[0]_i_2__2_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__2_n_3\,
      I1 => \q0[0]_i_7__2_n_3\,
      O => \q0_reg[0]_i_3__2_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_250_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_250_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__76_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__76_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__76_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__76_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__76_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_250_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_250_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_250_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_250_ROM_AUTO_1R is
  signal \q0[0]_i_4__85_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__76_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__76_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__76_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__76_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__76_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__76_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00220404020A8951"
    )
        port map (
      I0 => \q0_reg[0]_i_3__76_0\,
      I1 => \q0_reg[0]_i_3__76_1\,
      I2 => \q0_reg[0]_i_3__76_2\,
      I3 => \q0_reg[0]_i_3__76_3\,
      I4 => \q0_reg[0]_i_3__76_4\,
      I5 => Q(0),
      O => \q0[0]_i_4__85_n_3\
    );
\q0[0]_i_5__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020940008000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__76_0\,
      I1 => \q0_reg[0]_i_3__76_1\,
      I2 => Q(0),
      I3 => \q0_reg[0]_i_3__76_4\,
      I4 => \q0_reg[0]_i_3__76_2\,
      I5 => \q0_reg[0]_i_3__76_3\,
      O => \q0[0]_i_5__76_n_3\
    );
\q0[0]_i_6__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0184A04080010012"
    )
        port map (
      I0 => \q0_reg[0]_i_3__76_0\,
      I1 => \q0_reg[0]_i_3__76_1\,
      I2 => \q0_reg[0]_i_3__76_3\,
      I3 => Q(0),
      I4 => \q0_reg[0]_i_3__76_4\,
      I5 => \q0_reg[0]_i_3__76_2\,
      O => \q0[0]_i_6__76_n_3\
    );
\q0[0]_i_7__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020300800200401"
    )
        port map (
      I0 => \q0_reg[0]_i_3__76_0\,
      I1 => \q0_reg[0]_i_3__76_1\,
      I2 => \q0_reg[0]_i_3__76_3\,
      I3 => \q0_reg[0]_i_3__76_2\,
      I4 => \q0_reg[0]_i_3__76_4\,
      I5 => Q(0),
      O => \q0[0]_i_7__76_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__76_n_3\,
      Q => p_ZL14storage_matrix_250_q0,
      R => '0'
    );
\q0_reg[0]_i_1__76\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__76_n_3\,
      I1 => \q0_reg[0]_i_3__76_n_3\,
      O => \q0_reg[0]_i_1__76_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__85_n_3\,
      I1 => \q0[0]_i_5__76_n_3\,
      O => \q0_reg[0]_i_2__76_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__76_n_3\,
      I1 => \q0[0]_i_7__76_n_3\,
      O => \q0_reg[0]_i_3__76_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_251_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_251_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__101_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__101_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__101_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__101_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_251_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_251_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_251_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_251_ROM_AUTO_1R is
  signal \q0[0]_i_4__113_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__101_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__101_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__101_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__101_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__101_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__101_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000102"
    )
        port map (
      I0 => \q0_reg[0]_i_3__101_0\,
      I1 => \q0_reg[0]_i_3__101_1\,
      I2 => \q0_reg[0]_i_3__101_2\,
      I3 => \q0_reg[0]_i_3__101_3\,
      I4 => Q(1),
      I5 => Q(0),
      O => \q0[0]_i_4__113_n_3\
    );
\q0[0]_i_5__101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8920000002040050"
    )
        port map (
      I0 => \q0_reg[0]_i_3__101_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_3__101_1\,
      I3 => \q0_reg[0]_i_3__101_2\,
      I4 => \q0_reg[0]_i_3__101_3\,
      I5 => Q(1),
      O => \q0[0]_i_5__101_n_3\
    );
\q0[0]_i_6__101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1040000000000008"
    )
        port map (
      I0 => \q0_reg[0]_i_3__101_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__101_3\,
      I4 => \q0_reg[0]_i_3__101_2\,
      I5 => \q0_reg[0]_i_3__101_1\,
      O => \q0[0]_i_6__101_n_3\
    );
\q0[0]_i_7__101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088280800000000"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_3__101_3\,
      I2 => \q0_reg[0]_i_3__101_1\,
      I3 => \q0_reg[0]_i_3__101_2\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_3__101_0\,
      O => \q0[0]_i_7__101_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__101_n_3\,
      Q => p_ZL14storage_matrix_251_q0,
      R => '0'
    );
\q0_reg[0]_i_1__101\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__101_n_3\,
      I1 => \q0_reg[0]_i_3__101_n_3\,
      O => \q0_reg[0]_i_1__101_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__113_n_3\,
      I1 => \q0[0]_i_5__101_n_3\,
      O => \q0_reg[0]_i_2__101_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__101_n_3\,
      I1 => \q0[0]_i_7__101_n_3\,
      O => \q0_reg[0]_i_3__101_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_252_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_252_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__122_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__122_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__122_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__122_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__122_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__122_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_252_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_252_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_252_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_252_ROM_AUTO_1R is
  signal \q0[0]_i_4__140_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__123_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__123_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__122_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__122_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__122_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__122_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009400000020030"
    )
        port map (
      I0 => \q0_reg[0]_i_3__122_0\,
      I1 => \q0_reg[0]_i_3__122_1\,
      I2 => \q0_reg[0]_i_3__122_5\,
      I3 => \q0_reg[0]_i_3__122_3\,
      I4 => \q0_reg[0]_i_3__122_2\,
      I5 => \q0_reg[0]_i_3__122_4\,
      O => \q0[0]_i_4__140_n_3\
    );
\q0[0]_i_5__123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A081000004108400"
    )
        port map (
      I0 => \q0_reg[0]_i_3__122_0\,
      I1 => \q0_reg[0]_i_3__122_1\,
      I2 => \q0_reg[0]_i_3__122_5\,
      I3 => \q0_reg[0]_i_3__122_3\,
      I4 => \q0_reg[0]_i_3__122_2\,
      I5 => \q0_reg[0]_i_3__122_4\,
      O => \q0[0]_i_5__123_n_3\
    );
\q0[0]_i_6__123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000008A440"
    )
        port map (
      I0 => \q0_reg[0]_i_3__122_0\,
      I1 => \q0_reg[0]_i_3__122_5\,
      I2 => \q0_reg[0]_i_3__122_4\,
      I3 => \q0_reg[0]_i_3__122_2\,
      I4 => \q0_reg[0]_i_3__122_3\,
      I5 => \q0_reg[0]_i_3__122_1\,
      O => \q0[0]_i_6__123_n_3\
    );
\q0[0]_i_7__122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0841810A40000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__122_0\,
      I1 => \q0_reg[0]_i_3__122_1\,
      I2 => \q0_reg[0]_i_3__122_2\,
      I3 => \q0_reg[0]_i_3__122_3\,
      I4 => \q0_reg[0]_i_3__122_4\,
      I5 => \q0_reg[0]_i_3__122_5\,
      O => \q0[0]_i_7__122_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__122_n_3\,
      Q => p_ZL14storage_matrix_252_q0,
      R => '0'
    );
\q0_reg[0]_i_1__122\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__122_n_3\,
      I1 => \q0_reg[0]_i_3__122_n_3\,
      O => \q0_reg[0]_i_1__122_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__122\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__140_n_3\,
      I1 => \q0[0]_i_5__123_n_3\,
      O => \q0_reg[0]_i_2__122_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__122\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__123_n_3\,
      I1 => \q0[0]_i_7__122_n_3\,
      O => \q0_reg[0]_i_3__122_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_253_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_253_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_253_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_253_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_253_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_253_ROM_AUTO_1R is
  signal \q0[0]_i_1__42_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__41_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__36_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__171_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => Q(0),
      I1 => \q0[0]_i_2__41_n_3\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0[0]_i_3__36_n_3\,
      I4 => address0(0),
      I5 => \q0[0]_i_4__171_n_3\,
      O => \q0[0]_i_1__42_n_3\
    );
\q0[0]_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFF7FFFCF7FCFFFF"
    )
        port map (
      I0 => address0(0),
      I1 => \q0_reg[0]_1\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => address0(1),
      O => \q0[0]_i_2__41_n_3\
    );
\q0[0]_i_3__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8002000000025081"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => Q(0),
      I2 => address0(1),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => \q0[0]_i_3__36_n_3\
    );
\q0[0]_i_4__171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002040215010840"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \q0_reg[0]_1\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => address0(1),
      O => \q0[0]_i_4__171_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0[0]_i_1__42_n_3\,
      Q => p_ZL14storage_matrix_253_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_254_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_254_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    \q0_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_254_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_254_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_254_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_254_ROM_AUTO_1R is
  signal \q0[0]_i_1__49_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__48_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__43_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__203_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__173_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__48_n_3\,
      I1 => \q0[0]_i_3__43_n_3\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0[0]_i_4__203_n_3\,
      I4 => \q0_reg[0]_1\,
      I5 => \q0[0]_i_5__173_n_3\,
      O => \q0[0]_i_1__49_n_3\
    );
\q0[0]_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000800880001"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_3\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \q0_reg[0]_4\,
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_2__48_n_3\
    );
\q0[0]_i_3__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000004008000"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_5\,
      I2 => \q0_reg[0]_4\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \q0_reg[0]_3\,
      O => \q0[0]_i_3__43_n_3\
    );
\q0[0]_i_4__203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008004000020"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_3\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \q0_reg[0]_4\,
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_4__203_n_3\
    );
\q0[0]_i_5__173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \q0_reg[0]_5\,
      I1 => \q0_reg[0]_4\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \q0_reg[0]_3\,
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_5__173_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_6\(0),
      D => \q0[0]_i_1__49_n_3\,
      Q => p_ZL14storage_matrix_254_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_255_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_255_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__196_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__196_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__196_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_3__196_3\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_255_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_255_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_255_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_255_ROM_AUTO_1R is
  signal \q0[0]_i_4__232_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__198_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__197_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__196_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__196_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__196_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__196_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0208400000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__196_3\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_3__196_2\,
      I3 => \q0_reg[0]_i_3__196_1\,
      I4 => \q0_reg[0]_i_3__196_0\,
      I5 => Q(1),
      O => \q0[0]_i_4__232_n_3\
    );
\q0[0]_i_5__198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__196_0\,
      I1 => \q0_reg[0]_i_3__196_1\,
      I2 => \q0_reg[0]_i_3__196_2\,
      I3 => Q(0),
      I4 => \q0_reg[0]_i_3__196_3\,
      I5 => Q(1),
      O => \q0[0]_i_5__198_n_3\
    );
\q0[0]_i_6__197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__196_0\,
      I1 => \q0_reg[0]_i_3__196_1\,
      I2 => Q(0),
      I3 => \q0_reg[0]_i_3__196_2\,
      I4 => \q0_reg[0]_i_3__196_3\,
      I5 => Q(1),
      O => \q0[0]_i_6__197_n_3\
    );
\q0[0]_i_7__196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4080008000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__196_3\,
      I1 => \q0_reg[0]_i_3__196_2\,
      I2 => Q(0),
      I3 => \q0_reg[0]_i_3__196_0\,
      I4 => \q0_reg[0]_i_3__196_1\,
      I5 => Q(1),
      O => \q0[0]_i_7__196_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__196_n_3\,
      Q => p_ZL14storage_matrix_255_q0,
      R => '0'
    );
\q0_reg[0]_i_1__196\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__196_n_3\,
      I1 => \q0_reg[0]_i_3__196_n_3\,
      O => \q0_reg[0]_i_1__196_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__196\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__232_n_3\,
      I1 => \q0[0]_i_5__198_n_3\,
      O => \q0_reg[0]_i_2__196_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__196\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__197_n_3\,
      I1 => \q0[0]_i_7__196_n_3\,
      O => \q0_reg[0]_i_3__196_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_25_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_5\ : in STD_LOGIC;
    \q0_reg[0]_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_25_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_25_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_25_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_25_ROM_AUTO_1R is
  signal \q0[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__3_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \q0[0]_i_2__3_n_3\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_2\,
      O => \q0[0]_i_1__3_n_3\
    );
\q0[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404040040820040"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => \q0_reg[0]_4\,
      I2 => address0(0),
      I3 => address0(1),
      I4 => \q0_reg[0]_5\,
      I5 => \q0_reg[0]_6\,
      O => \q0[0]_i_2__3_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__3_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_26_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_26_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__54_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__54_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__54_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__54_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__54_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__54_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_26_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_26_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_26_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_26_ROM_AUTO_1R is
  signal \q0[0]_i_4__60_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__54_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__54_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__54_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__54_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__54_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__54_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0401000020601000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__54_0\,
      I1 => \q0_reg[0]_i_2__54_1\,
      I2 => \q0_reg[0]_i_2__54_2\,
      I3 => \q0_reg[0]_i_2__54_5\,
      I4 => \q0_reg[0]_i_2__54_4\,
      I5 => \q0_reg[0]_i_2__54_3\,
      O => \q0[0]_i_4__60_n_3\
    );
\q0[0]_i_5__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005000200B000909"
    )
        port map (
      I0 => \q0_reg[0]_i_2__54_0\,
      I1 => \q0_reg[0]_i_2__54_1\,
      I2 => \q0_reg[0]_i_2__54_2\,
      I3 => \q0_reg[0]_i_2__54_5\,
      I4 => \q0_reg[0]_i_2__54_3\,
      I5 => \q0_reg[0]_i_2__54_4\,
      O => \q0[0]_i_5__54_n_3\
    );
\q0[0]_i_6__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4050111000020000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__54_0\,
      I1 => \q0_reg[0]_i_2__54_3\,
      I2 => \q0_reg[0]_i_2__54_4\,
      I3 => \q0_reg[0]_i_2__54_5\,
      I4 => \q0_reg[0]_i_2__54_2\,
      I5 => \q0_reg[0]_i_2__54_1\,
      O => \q0[0]_i_6__54_n_3\
    );
\q0[0]_i_7__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0108040800090910"
    )
        port map (
      I0 => \q0_reg[0]_i_2__54_0\,
      I1 => \q0_reg[0]_i_2__54_1\,
      I2 => \q0_reg[0]_i_2__54_2\,
      I3 => \q0_reg[0]_i_2__54_3\,
      I4 => \q0_reg[0]_i_2__54_4\,
      I5 => \q0_reg[0]_i_2__54_5\,
      O => \q0[0]_i_7__54_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__54_n_3\,
      Q => p_ZL14storage_matrix_26_q0,
      R => '0'
    );
\q0_reg[0]_i_1__54\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__54_n_3\,
      I1 => \q0_reg[0]_i_3__54_n_3\,
      O => \q0_reg[0]_i_1__54_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__60_n_3\,
      I1 => \q0[0]_i_5__54_n_3\,
      O => \q0_reg[0]_i_2__54_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__54_n_3\,
      I1 => \q0[0]_i_7__54_n_3\,
      O => \q0_reg[0]_i_3__54_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_27_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_27_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_27_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_27_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_27_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_27_ROM_AUTO_1R is
  signal \q0[0]_i_1__17_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__16_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__14_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__89_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \q0[0]_i_2__16_n_3\,
      I1 => \q0[0]_i_3__14_n_3\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0[0]_i_4__89_n_3\,
      I4 => \q0_reg[0]_1\,
      O => \q0[0]_i_1__17_n_3\
    );
\q0[0]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_3\,
      I2 => address0(0),
      I3 => address0(1),
      I4 => \q0_reg[0]_4\,
      I5 => Q(0),
      O => \q0[0]_i_2__16_n_3\
    );
\q0[0]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020180100000000"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => address0(1),
      I2 => address0(0),
      I3 => \q0_reg[0]_4\,
      I4 => \q0_reg[0]_2\,
      I5 => Q(0),
      O => \q0[0]_i_3__14_n_3\
    );
\q0[0]_i_4__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300000008"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_4\,
      I2 => address0(0),
      I3 => address0(1),
      I4 => \q0_reg[0]_3\,
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_4__89_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_5\(0),
      D => \q0[0]_i_1__17_n_3\,
      Q => p_ZL14storage_matrix_27_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_28_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_28_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_28_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_28_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_28_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_28_ROM_AUTO_1R is
  signal \q0[0]_i_1__26_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__25_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__22_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__115_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \q0[0]_i_2__25_n_3\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0[0]_i_3__22_n_3\,
      I3 => Q(1),
      I4 => \q0[0]_i_4__115_n_3\,
      I5 => Q(0),
      O => \q0[0]_i_1__26_n_3\
    );
\q0[0]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8040000000411000"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_1\,
      I2 => address0(1),
      I3 => address0(0),
      I4 => \q0_reg[0]_3\,
      I5 => Q(0),
      O => \q0[0]_i_2__25_n_3\
    );
\q0[0]_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => Q(0),
      I2 => \q0_reg[0]_2\,
      I3 => address0(1),
      I4 => address0(0),
      I5 => \q0_reg[0]_3\,
      O => \q0[0]_i_3__22_n_3\
    );
\q0[0]_i_4__115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2080080800004000"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => address0(1),
      I2 => address0(0),
      I3 => \q0_reg[0]_3\,
      I4 => \q0_reg[0]_1\,
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_4__115_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_4\(0),
      D => \q0[0]_i_1__26_n_3\,
      Q => p_ZL14storage_matrix_28_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_29_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_29_q0 : out STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_29_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_29_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_29_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_29_ROM_AUTO_1R is
  signal \q0[0]_i_1__35_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__34_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__30_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__144_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F04444FF004444"
    )
        port map (
      I0 => address0(0),
      I1 => \q0[0]_i_2__34_n_3\,
      I2 => \q0[0]_i_3__30_n_3\,
      I3 => \q0[0]_i_4__144_n_3\,
      I4 => Q(0),
      I5 => Q(1),
      O => \q0[0]_i_1__35_n_3\
    );
\q0[0]_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(5),
      I4 => Q(3),
      I5 => address0(1),
      O => \q0[0]_i_2__34_n_3\
    );
\q0[0]_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A02000000000020"
    )
        port map (
      I0 => address0(1),
      I1 => Q(3),
      I2 => address0(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => Q(2),
      O => \q0[0]_i_3__30_n_3\
    );
\q0[0]_i_4__144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000100000040"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => Q(3),
      I3 => address0(1),
      I4 => address0(0),
      I5 => Q(4),
      O => \q0[0]_i_4__144_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[0]_i_1__35_n_3\,
      Q => p_ZL14storage_matrix_29_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_2_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_2_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__52_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__52_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__52_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__52_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__52_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__52_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_2_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_2_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_2_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_2_ROM_AUTO_1R is
  signal \q0[0]_i_4__58_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__52_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__52_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__52_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__52_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__52_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__52_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0208212200000200"
    )
        port map (
      I0 => \q0_reg[0]_i_2__52_0\,
      I1 => \q0_reg[0]_i_2__52_1\,
      I2 => \q0_reg[0]_i_2__52_4\,
      I3 => \q0_reg[0]_i_2__52_3\,
      I4 => \q0_reg[0]_i_2__52_5\,
      I5 => \q0_reg[0]_i_2__52_2\,
      O => \q0[0]_i_4__58_n_3\
    );
\q0[0]_i_5__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000210000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__52_0\,
      I1 => \q0_reg[0]_i_2__52_1\,
      I2 => \q0_reg[0]_i_2__52_3\,
      I3 => \q0_reg[0]_i_2__52_4\,
      I4 => \q0_reg[0]_i_2__52_5\,
      I5 => \q0_reg[0]_i_2__52_2\,
      O => \q0[0]_i_5__52_n_3\
    );
\q0[0]_i_6__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080010800004000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__52_0\,
      I1 => \q0_reg[0]_i_2__52_2\,
      I2 => \q0_reg[0]_i_2__52_5\,
      I3 => \q0_reg[0]_i_2__52_4\,
      I4 => \q0_reg[0]_i_2__52_3\,
      I5 => \q0_reg[0]_i_2__52_1\,
      O => \q0[0]_i_6__52_n_3\
    );
\q0[0]_i_7__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004080C005800000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__52_0\,
      I1 => \q0_reg[0]_i_2__52_1\,
      I2 => \q0_reg[0]_i_2__52_2\,
      I3 => \q0_reg[0]_i_2__52_3\,
      I4 => \q0_reg[0]_i_2__52_4\,
      I5 => \q0_reg[0]_i_2__52_5\,
      O => \q0[0]_i_7__52_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__52_n_3\,
      Q => p_ZL14storage_matrix_2_q0,
      R => '0'
    );
\q0_reg[0]_i_1__52\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__52_n_3\,
      I1 => \q0_reg[0]_i_3__52_n_3\,
      O => \q0_reg[0]_i_1__52_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__58_n_3\,
      I1 => \q0[0]_i_5__52_n_3\,
      O => \q0_reg[0]_i_2__52_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__52_n_3\,
      I1 => \q0[0]_i_7__52_n_3\,
      O => \q0_reg[0]_i_3__52_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_30_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_30_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__149_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__149_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__149_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__149_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__149_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__149_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_30_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_30_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_30_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_30_ROM_AUTO_1R is
  signal \q0[0]_i_4__175_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__150_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__150_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__149_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__149_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__149_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__149_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020216040000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__149_0\,
      I1 => \q0_reg[0]_i_2__149_1\,
      I2 => \q0_reg[0]_i_2__149_2\,
      I3 => \q0_reg[0]_i_2__149_4\,
      I4 => \q0_reg[0]_i_2__149_5\,
      I5 => \q0_reg[0]_i_2__149_3\,
      O => \q0[0]_i_4__175_n_3\
    );
\q0[0]_i_5__150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8050002001001000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__149_0\,
      I1 => \q0_reg[0]_i_2__149_1\,
      I2 => \q0_reg[0]_i_2__149_3\,
      I3 => \q0_reg[0]_i_2__149_5\,
      I4 => \q0_reg[0]_i_2__149_4\,
      I5 => \q0_reg[0]_i_2__149_2\,
      O => \q0[0]_i_5__150_n_3\
    );
\q0[0]_i_6__150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4402018000000133"
    )
        port map (
      I0 => \q0_reg[0]_i_2__149_0\,
      I1 => \q0_reg[0]_i_2__149_1\,
      I2 => \q0_reg[0]_i_2__149_2\,
      I3 => \q0_reg[0]_i_2__149_3\,
      I4 => \q0_reg[0]_i_2__149_4\,
      I5 => \q0_reg[0]_i_2__149_5\,
      O => \q0[0]_i_6__150_n_3\
    );
\q0[0]_i_7__149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000010"
    )
        port map (
      I0 => \q0_reg[0]_i_2__149_3\,
      I1 => \q0_reg[0]_i_2__149_5\,
      I2 => \q0_reg[0]_i_2__149_4\,
      I3 => \q0_reg[0]_i_2__149_2\,
      I4 => \q0_reg[0]_i_2__149_1\,
      I5 => \q0_reg[0]_i_2__149_0\,
      O => \q0[0]_i_7__149_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__149_n_3\,
      Q => p_ZL14storage_matrix_30_q0,
      R => '0'
    );
\q0_reg[0]_i_1__149\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__149_n_3\,
      I1 => \q0_reg[0]_i_3__149_n_3\,
      O => \q0_reg[0]_i_1__149_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__149\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__175_n_3\,
      I1 => \q0[0]_i_5__150_n_3\,
      O => \q0_reg[0]_i_2__149_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__149\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__150_n_3\,
      I1 => \q0[0]_i_7__149_n_3\,
      O => \q0_reg[0]_i_3__149_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_31_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_31_q0 : out STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_i_3__175_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_31_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_31_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_31_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_31_ROM_AUTO_1R is
  signal \q0[0]_i_4__207_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__177_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__176_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__175_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__175_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__175_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__175_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02420401A0004000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \q0_reg[0]_i_3__175_0\,
      O => \q0[0]_i_4__207_n_3\
    );
\q0[0]_i_5__177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000020000410010"
    )
        port map (
      I0 => Q(5),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \q0_reg[0]_i_3__175_0\,
      I5 => Q(4),
      O => \q0[0]_i_5__177_n_3\
    );
\q0[0]_i_6__176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000041000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__175_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(4),
      I5 => Q(5),
      O => \q0[0]_i_6__176_n_3\
    );
\q0[0]_i_7__175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002402010000040"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \q0_reg[0]_i_3__175_0\,
      O => \q0[0]_i_7__175_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__175_n_3\,
      Q => p_ZL14storage_matrix_31_q0,
      R => '0'
    );
\q0_reg[0]_i_1__175\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__175_n_3\,
      I1 => \q0_reg[0]_i_3__175_n_3\,
      O => \q0_reg[0]_i_1__175_n_3\,
      S => address0(0)
    );
\q0_reg[0]_i_2__175\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__207_n_3\,
      I1 => \q0[0]_i_5__177_n_3\,
      O => \q0_reg[0]_i_2__175_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__175\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__176_n_3\,
      I1 => \q0[0]_i_7__175_n_3\,
      O => \q0_reg[0]_i_3__175_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_32_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_32_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__3_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__3_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__3_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__3_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__3_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__3_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_32_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_32_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_32_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_32_ROM_AUTO_1R is
  signal \q0[0]_i_4__3_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__3_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__3_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__3_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__3_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000002000000140"
    )
        port map (
      I0 => \q0_reg[0]_i_3__3_0\,
      I1 => \q0_reg[0]_i_3__3_5\,
      I2 => \q0_reg[0]_i_3__3_2\,
      I3 => \q0_reg[0]_i_3__3_4\,
      I4 => \q0_reg[0]_i_3__3_3\,
      I5 => \q0_reg[0]_i_3__3_1\,
      O => \q0[0]_i_4__3_n_3\
    );
\q0[0]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200284400000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__3_0\,
      I1 => \q0_reg[0]_i_3__3_1\,
      I2 => \q0_reg[0]_i_3__3_2\,
      I3 => \q0_reg[0]_i_3__3_3\,
      I4 => \q0_reg[0]_i_3__3_4\,
      I5 => \q0_reg[0]_i_3__3_5\,
      O => \q0[0]_i_5__3_n_3\
    );
\q0[0]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010002000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__3_1\,
      I1 => \q0_reg[0]_i_3__3_3\,
      I2 => \q0_reg[0]_i_3__3_4\,
      I3 => \q0_reg[0]_i_3__3_2\,
      I4 => \q0_reg[0]_i_3__3_5\,
      I5 => \q0_reg[0]_i_3__3_0\,
      O => \q0[0]_i_6__3_n_3\
    );
\q0[0]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200304002020202"
    )
        port map (
      I0 => \q0_reg[0]_i_3__3_0\,
      I1 => \q0_reg[0]_i_3__3_5\,
      I2 => \q0_reg[0]_i_3__3_2\,
      I3 => \q0_reg[0]_i_3__3_3\,
      I4 => \q0_reg[0]_i_3__3_4\,
      I5 => \q0_reg[0]_i_3__3_1\,
      O => \q0[0]_i_7__3_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__3_n_3\,
      Q => p_ZL14storage_matrix_32_q0,
      R => '0'
    );
\q0_reg[0]_i_1__3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__3_n_3\,
      I1 => \q0_reg[0]_i_3__3_n_3\,
      O => \q0_reg[0]_i_1__3_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__3_n_3\,
      I1 => \q0[0]_i_5__3_n_3\,
      O => \q0_reg[0]_i_2__3_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__3_n_3\,
      I1 => \q0[0]_i_7__3_n_3\,
      O => \q0_reg[0]_i_3__3_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_33_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_33_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__30_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__30_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__30_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__30_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__30_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__30_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_33_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_33_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_33_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_33_ROM_AUTO_1R is
  signal \q0[0]_i_4__33_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__30_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__30_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__30_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__30_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__30_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__30_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000004"
    )
        port map (
      I0 => \q0_reg[0]_i_2__30_5\,
      I1 => \q0_reg[0]_i_2__30_1\,
      I2 => \q0_reg[0]_i_2__30_2\,
      I3 => \q0_reg[0]_i_2__30_3\,
      I4 => \q0_reg[0]_i_2__30_4\,
      I5 => \q0_reg[0]_i_2__30_0\,
      O => \q0[0]_i_4__33_n_3\
    );
\q0[0]_i_5__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000008000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__30_5\,
      I1 => \q0_reg[0]_i_2__30_1\,
      I2 => \q0_reg[0]_i_2__30_2\,
      I3 => \q0_reg[0]_i_2__30_3\,
      I4 => \q0_reg[0]_i_2__30_4\,
      I5 => \q0_reg[0]_i_2__30_0\,
      O => \q0[0]_i_5__30_n_3\
    );
\q0[0]_i_6__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005001200100000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__30_5\,
      I1 => \q0_reg[0]_i_2__30_1\,
      I2 => \q0_reg[0]_i_2__30_0\,
      I3 => \q0_reg[0]_i_2__30_3\,
      I4 => \q0_reg[0]_i_2__30_2\,
      I5 => \q0_reg[0]_i_2__30_4\,
      O => \q0[0]_i_6__30_n_3\
    );
\q0[0]_i_7__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200800800000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__30_0\,
      I1 => \q0_reg[0]_i_2__30_1\,
      I2 => \q0_reg[0]_i_2__30_2\,
      I3 => \q0_reg[0]_i_2__30_3\,
      I4 => \q0_reg[0]_i_2__30_4\,
      I5 => \q0_reg[0]_i_2__30_5\,
      O => \q0[0]_i_7__30_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__30_n_3\,
      Q => p_ZL14storage_matrix_33_q0,
      R => '0'
    );
\q0_reg[0]_i_1__30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__30_n_3\,
      I1 => \q0_reg[0]_i_3__30_n_3\,
      O => \q0_reg[0]_i_1__30_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__33_n_3\,
      I1 => \q0[0]_i_5__30_n_3\,
      O => \q0_reg[0]_i_2__30_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__30_n_3\,
      I1 => \q0[0]_i_7__30_n_3\,
      O => \q0_reg[0]_i_3__30_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_34_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_34_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__55_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__55_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__55_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__55_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__55_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__55_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_34_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_34_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_34_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_34_ROM_AUTO_1R is
  signal \q0[0]_i_4__61_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__55_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__55_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__55_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__55_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__55_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__55_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B20800000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__55_0\,
      I1 => \q0_reg[0]_i_2__55_1\,
      I2 => \q0_reg[0]_i_2__55_2\,
      I3 => \q0_reg[0]_i_2__55_3\,
      I4 => \q0_reg[0]_i_2__55_4\,
      I5 => \q0_reg[0]_i_2__55_5\,
      O => \q0[0]_i_4__61_n_3\
    );
\q0[0]_i_5__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \q0_reg[0]_i_2__55_4\,
      I1 => \q0_reg[0]_i_2__55_3\,
      I2 => \q0_reg[0]_i_2__55_2\,
      I3 => \q0_reg[0]_i_2__55_1\,
      I4 => \q0_reg[0]_i_2__55_0\,
      I5 => \q0_reg[0]_i_2__55_5\,
      O => \q0[0]_i_5__55_n_3\
    );
\q0[0]_i_6__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \q0_reg[0]_i_2__55_4\,
      I1 => \q0_reg[0]_i_2__55_3\,
      I2 => \q0_reg[0]_i_2__55_2\,
      I3 => \q0_reg[0]_i_2__55_1\,
      I4 => \q0_reg[0]_i_2__55_0\,
      I5 => \q0_reg[0]_i_2__55_5\,
      O => \q0[0]_i_6__55_n_3\
    );
\q0[0]_i_7__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800008000000030"
    )
        port map (
      I0 => \q0_reg[0]_i_2__55_1\,
      I1 => \q0_reg[0]_i_2__55_5\,
      I2 => \q0_reg[0]_i_2__55_0\,
      I3 => \q0_reg[0]_i_2__55_2\,
      I4 => \q0_reg[0]_i_2__55_3\,
      I5 => \q0_reg[0]_i_2__55_4\,
      O => \q0[0]_i_7__55_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__55_n_3\,
      Q => p_ZL14storage_matrix_34_q0,
      R => '0'
    );
\q0_reg[0]_i_1__55\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__55_n_3\,
      I1 => \q0_reg[0]_i_3__55_n_3\,
      O => \q0_reg[0]_i_1__55_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__61_n_3\,
      I1 => \q0[0]_i_5__55_n_3\,
      O => \q0_reg[0]_i_2__55_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__55_n_3\,
      I1 => \q0[0]_i_7__55_n_3\,
      O => \q0_reg[0]_i_3__55_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_35_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_35_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__80_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__80_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__80_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__80_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__80_4\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_35_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_35_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_35_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_35_ROM_AUTO_1R is
  signal \q0[0]_i_4__90_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__80_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__80_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__80_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__80_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__80_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__80_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0140104000004042"
    )
        port map (
      I0 => \q0_reg[0]_i_3__80_0\,
      I1 => \q0_reg[0]_i_3__80_1\,
      I2 => Q(0),
      I3 => \q0_reg[0]_i_3__80_2\,
      I4 => \q0_reg[0]_i_3__80_3\,
      I5 => \q0_reg[0]_i_3__80_4\,
      O => \q0[0]_i_4__90_n_3\
    );
\q0[0]_i_5__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800008000008001"
    )
        port map (
      I0 => \q0_reg[0]_i_3__80_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_3__80_2\,
      I3 => \q0_reg[0]_i_3__80_3\,
      I4 => \q0_reg[0]_i_3__80_4\,
      I5 => \q0_reg[0]_i_3__80_1\,
      O => \q0[0]_i_5__80_n_3\
    );
\q0[0]_i_6__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003020C110000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__80_0\,
      I1 => \q0_reg[0]_i_3__80_1\,
      I2 => Q(0),
      I3 => \q0_reg[0]_i_3__80_2\,
      I4 => \q0_reg[0]_i_3__80_3\,
      I5 => \q0_reg[0]_i_3__80_4\,
      O => \q0[0]_i_6__80_n_3\
    );
\q0[0]_i_7__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001200000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__80_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_3__80_3\,
      I3 => \q0_reg[0]_i_3__80_2\,
      I4 => \q0_reg[0]_i_3__80_4\,
      I5 => \q0_reg[0]_i_3__80_1\,
      O => \q0[0]_i_7__80_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__80_n_3\,
      Q => p_ZL14storage_matrix_35_q0,
      R => '0'
    );
\q0_reg[0]_i_1__80\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__80_n_3\,
      I1 => \q0_reg[0]_i_3__80_n_3\,
      O => \q0_reg[0]_i_1__80_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__90_n_3\,
      I1 => \q0[0]_i_5__80_n_3\,
      O => \q0_reg[0]_i_2__80_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__80_n_3\,
      I1 => \q0[0]_i_7__80_n_3\,
      O => \q0_reg[0]_i_3__80_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_36_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_36_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_3__103_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__103_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__103_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__103_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__103_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__103_5\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_36_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_36_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_36_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_36_ROM_AUTO_1R is
  signal \q0[0]_i_4__116_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__103_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__103_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__103_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__103_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__103_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__103_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011D00410000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__103_0\,
      I1 => \q0_reg[0]_i_3__103_1\,
      I2 => \q0_reg[0]_i_3__103_3\,
      I3 => \q0_reg[0]_i_3__103_2\,
      I4 => \q0_reg[0]_i_3__103_4\,
      I5 => \q0_reg[0]_i_3__103_5\,
      O => \q0[0]_i_4__116_n_3\
    );
\q0[0]_i_5__103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000001001100002"
    )
        port map (
      I0 => \q0_reg[0]_i_3__103_0\,
      I1 => \q0_reg[0]_i_3__103_1\,
      I2 => \q0_reg[0]_i_3__103_2\,
      I3 => \q0_reg[0]_i_3__103_3\,
      I4 => \q0_reg[0]_i_3__103_4\,
      I5 => \q0_reg[0]_i_3__103_5\,
      O => \q0[0]_i_5__103_n_3\
    );
\q0[0]_i_6__103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0240800000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__103_2\,
      I1 => \q0_reg[0]_i_3__103_3\,
      I2 => \q0_reg[0]_i_3__103_4\,
      I3 => \q0_reg[0]_i_3__103_5\,
      I4 => \q0_reg[0]_i_3__103_1\,
      I5 => \q0_reg[0]_i_3__103_0\,
      O => \q0[0]_i_6__103_n_3\
    );
\q0[0]_i_7__103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010002000060"
    )
        port map (
      I0 => \q0_reg[0]_i_3__103_0\,
      I1 => \q0_reg[0]_i_3__103_1\,
      I2 => \q0_reg[0]_i_3__103_5\,
      I3 => \q0_reg[0]_i_3__103_3\,
      I4 => \q0_reg[0]_i_3__103_4\,
      I5 => \q0_reg[0]_i_3__103_2\,
      O => \q0[0]_i_7__103_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__103_n_3\,
      Q => p_ZL14storage_matrix_36_q0,
      R => '0'
    );
\q0_reg[0]_i_1__103\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__103_n_3\,
      I1 => \q0_reg[0]_i_3__103_n_3\,
      O => \q0_reg[0]_i_1__103_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__116_n_3\,
      I1 => \q0[0]_i_5__103_n_3\,
      O => \q0_reg[0]_i_2__103_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_3__103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__103_n_3\,
      I1 => \q0[0]_i_7__103_n_3\,
      O => \q0_reg[0]_i_3__103_n_3\,
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_37_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_37_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_i_2__126_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__126_1\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_37_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_37_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_37_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_37_ROM_AUTO_1R is
  signal \q0[0]_i_4__145_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__127_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__127_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__126_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__126_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__126_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__126_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0000100"
    )
        port map (
      I0 => \q0_reg[0]_i_2__126_0\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \q0_reg[0]_i_2__126_1\,
      I5 => Q(1),
      O => \q0[0]_i_4__145_n_3\
    );
\q0[0]_i_5__127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000051000"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__126_0\,
      I2 => \q0_reg[0]_i_2__126_1\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(2),
      O => \q0[0]_i_5__127_n_3\
    );
\q0[0]_i_6__127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100001000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__126_0\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(2),
      I4 => \q0_reg[0]_i_2__126_1\,
      I5 => Q(1),
      O => \q0[0]_i_6__127_n_3\
    );
\q0[0]_i_7__126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018010000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__126_0\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(4),
      I5 => \q0_reg[0]_i_2__126_1\,
      O => \q0[0]_i_7__126_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__126_n_3\,
      Q => p_ZL14storage_matrix_37_q0,
      R => '0'
    );
\q0_reg[0]_i_1__126\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__126_n_3\,
      I1 => \q0_reg[0]_i_3__126_n_3\,
      O => \q0_reg[0]_i_1__126_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__126\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__145_n_3\,
      I1 => \q0[0]_i_5__127_n_3\,
      O => \q0_reg[0]_i_2__126_n_3\,
      S => Q(5)
    );
\q0_reg[0]_i_3__126\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__127_n_3\,
      I1 => \q0[0]_i_7__126_n_3\,
      O => \q0_reg[0]_i_3__126_n_3\,
      S => Q(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_38_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_38_q0 : out STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__150_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__150_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__150_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__150_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__150_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__150_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_38_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_38_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_38_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_38_ROM_AUTO_1R is
  signal \q0[0]_i_4__176_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__151_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__151_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__150_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__150_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__150_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__150_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000000020"
    )
        port map (
      I0 => \q0_reg[0]_i_3__150_0\,
      I1 => \q0_reg[0]_i_3__150_1\,
      I2 => \q0_reg[0]_i_3__150_2\,
      I3 => \q0_reg[0]_i_3__150_3\,
      I4 => \q0_reg[0]_i_3__150_4\,
      I5 => \q0_reg[0]_i_3__150_5\,
      O => \q0[0]_i_4__176_n_3\
    );
\q0[0]_i_5__151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8002604000110B80"
    )
        port map (
      I0 => \q0_reg[0]_i_3__150_0\,
      I1 => \q0_reg[0]_i_3__150_5\,
      I2 => \q0_reg[0]_i_3__150_2\,
      I3 => \q0_reg[0]_i_3__150_1\,
      I4 => \q0_reg[0]_i_3__150_3\,
      I5 => \q0_reg[0]_i_3__150_4\,
      O => \q0[0]_i_5__151_n_3\
    );
\q0[0]_i_6__151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001000C000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__150_0\,
      I1 => \q0_reg[0]_i_3__150_5\,
      I2 => \q0_reg[0]_i_3__150_4\,
      I3 => \q0_reg[0]_i_3__150_2\,
      I4 => \q0_reg[0]_i_3__150_3\,
      I5 => \q0_reg[0]_i_3__150_1\,
      O => \q0[0]_i_6__151_n_3\
    );
\q0[0]_i_7__150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \q0_reg[0]_i_3__150_1\,
      I1 => \q0_reg[0]_i_3__150_2\,
      I2 => \q0_reg[0]_i_3__150_3\,
      I3 => \q0_reg[0]_i_3__150_4\,
      I4 => \q0_reg[0]_i_3__150_5\,
      O => \q0[0]_i_7__150_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__150_n_3\,
      Q => p_ZL14storage_matrix_38_q0,
      R => '0'
    );
\q0_reg[0]_i_1__150\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__150_n_3\,
      I1 => \q0_reg[0]_i_3__150_n_3\,
      O => \q0_reg[0]_i_1__150_n_3\,
      S => address0(0)
    );
\q0_reg[0]_i_2__150\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__176_n_3\,
      I1 => \q0[0]_i_5__151_n_3\,
      O => \q0_reg[0]_i_2__150_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__150\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__151_n_3\,
      I1 => \q0[0]_i_7__150_n_3\,
      O => \q0_reg[0]_i_3__150_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_39_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_39_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]_i_2__176_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_39_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_39_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_39_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_39_ROM_AUTO_1R is
  signal \q0[0]_i_4__208_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__178_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__177_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__176_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__176_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__176_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__176_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000002000100"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(2),
      I5 => \q0_reg[0]_i_2__176_0\,
      O => \q0[0]_i_4__208_n_3\
    );
\q0[0]_i_5__178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000090040000000"
    )
        port map (
      I0 => Q(4),
      I1 => \q0_reg[0]_i_2__176_0\,
      I2 => Q(2),
      I3 => Q(5),
      I4 => Q(6),
      I5 => Q(3),
      O => \q0[0]_i_5__178_n_3\
    );
\q0[0]_i_6__177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2860102008000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(6),
      I3 => Q(5),
      I4 => Q(3),
      I5 => \q0_reg[0]_i_2__176_0\,
      O => \q0[0]_i_6__177_n_3\
    );
\q0[0]_i_7__176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000020"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(6),
      I3 => Q(5),
      I4 => Q(2),
      I5 => \q0_reg[0]_i_2__176_0\,
      O => \q0[0]_i_7__176_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__176_n_3\,
      Q => p_ZL14storage_matrix_39_q0,
      R => '0'
    );
\q0_reg[0]_i_1__176\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__176_n_3\,
      I1 => \q0_reg[0]_i_3__176_n_3\,
      O => \q0_reg[0]_i_1__176_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__176\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__208_n_3\,
      I1 => \q0[0]_i_5__178_n_3\,
      O => \q0_reg[0]_i_2__176_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_3__176\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__177_n_3\,
      I1 => \q0[0]_i_7__176_n_3\,
      O => \q0_reg[0]_i_3__176_n_3\,
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_3_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_3_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__77_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__77_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__77_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__77_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__77_4\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_3_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_3_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_3_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_3_ROM_AUTO_1R is
  signal \q0[0]_i_4__86_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__77_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__77_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__77_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__77_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__77_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__77_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030484003000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__77_4\,
      I1 => \q0_reg[0]_i_2__77_0\,
      I2 => \q0_reg[0]_i_2__77_1\,
      I3 => \q0_reg[0]_i_2__77_3\,
      I4 => \q0_reg[0]_i_2__77_2\,
      I5 => Q(0),
      O => \q0[0]_i_4__86_n_3\
    );
\q0[0]_i_5__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__77_1\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_2__77_2\,
      I3 => \q0_reg[0]_i_2__77_3\,
      I4 => \q0_reg[0]_i_2__77_4\,
      I5 => \q0_reg[0]_i_2__77_0\,
      O => \q0[0]_i_5__77_n_3\
    );
\q0[0]_i_6__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400004001220C800"
    )
        port map (
      I0 => \q0_reg[0]_i_2__77_0\,
      I1 => \q0_reg[0]_i_2__77_1\,
      I2 => Q(0),
      I3 => \q0_reg[0]_i_2__77_2\,
      I4 => \q0_reg[0]_i_2__77_3\,
      I5 => \q0_reg[0]_i_2__77_4\,
      O => \q0[0]_i_6__77_n_3\
    );
\q0[0]_i_7__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2040000D00008000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__77_0\,
      I1 => \q0_reg[0]_i_2__77_3\,
      I2 => \q0_reg[0]_i_2__77_1\,
      I3 => Q(0),
      I4 => \q0_reg[0]_i_2__77_2\,
      I5 => \q0_reg[0]_i_2__77_4\,
      O => \q0[0]_i_7__77_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__77_n_3\,
      Q => p_ZL14storage_matrix_3_q0,
      R => '0'
    );
\q0_reg[0]_i_1__77\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__77_n_3\,
      I1 => \q0_reg[0]_i_3__77_n_3\,
      O => \q0_reg[0]_i_1__77_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__86_n_3\,
      I1 => \q0[0]_i_5__77_n_3\,
      O => \q0_reg[0]_i_2__77_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__77_n_3\,
      I1 => \q0[0]_i_7__77_n_3\,
      O => \q0_reg[0]_i_3__77_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_40_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_40_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_40_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_40_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_40_ROM_AUTO_1R is
  signal \q0[0]_i_1_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4430440044004400"
    )
        port map (
      I0 => \q0[0]_i_2_n_3\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0[0]_i_3_n_3\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_3\,
      I5 => \q0_reg[0]_4\,
      O => \q0[0]_i_1_n_3\
    );
\q0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFEFD7EFFFFF"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => \q0_reg[0]_5\,
      I2 => address0(0),
      I3 => \q0_reg[0]_4\,
      I4 => address0(1),
      I5 => \q0_reg[0]_6\,
      O => \q0[0]_i_2_n_3\
    );
\q0[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8014"
    )
        port map (
      I0 => \q0_reg[0]_5\,
      I1 => address0(1),
      I2 => \q0_reg[0]_6\,
      I3 => address0(0),
      O => \q0[0]_i_3_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_41_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_41_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__31_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__31_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__31_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__31_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__31_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__31_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_41_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_41_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_41_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_41_ROM_AUTO_1R is
  signal \q0[0]_i_4__34_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__31_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__31_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__31_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__31_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__31_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__31_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080800000404024"
    )
        port map (
      I0 => \q0_reg[0]_i_2__31_0\,
      I1 => \q0_reg[0]_i_2__31_2\,
      I2 => \q0_reg[0]_i_2__31_5\,
      I3 => \q0_reg[0]_i_2__31_3\,
      I4 => \q0_reg[0]_i_2__31_4\,
      I5 => \q0_reg[0]_i_2__31_1\,
      O => \q0[0]_i_4__34_n_3\
    );
\q0[0]_i_5__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880044001021683"
    )
        port map (
      I0 => \q0_reg[0]_i_2__31_0\,
      I1 => \q0_reg[0]_i_2__31_1\,
      I2 => \q0_reg[0]_i_2__31_2\,
      I3 => \q0_reg[0]_i_2__31_3\,
      I4 => \q0_reg[0]_i_2__31_4\,
      I5 => \q0_reg[0]_i_2__31_5\,
      O => \q0[0]_i_5__31_n_3\
    );
\q0[0]_i_6__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404050000088000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__31_0\,
      I1 => \q0_reg[0]_i_2__31_1\,
      I2 => \q0_reg[0]_i_2__31_5\,
      I3 => \q0_reg[0]_i_2__31_3\,
      I4 => \q0_reg[0]_i_2__31_4\,
      I5 => \q0_reg[0]_i_2__31_2\,
      O => \q0[0]_i_6__31_n_3\
    );
\q0[0]_i_7__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0801044028000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__31_0\,
      I1 => \q0_reg[0]_i_2__31_5\,
      I2 => \q0_reg[0]_i_2__31_4\,
      I3 => \q0_reg[0]_i_2__31_3\,
      I4 => \q0_reg[0]_i_2__31_2\,
      I5 => \q0_reg[0]_i_2__31_1\,
      O => \q0[0]_i_7__31_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__31_n_3\,
      Q => p_ZL14storage_matrix_41_q0,
      R => '0'
    );
\q0_reg[0]_i_1__31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__31_n_3\,
      I1 => \q0_reg[0]_i_3__31_n_3\,
      O => \q0_reg[0]_i_1__31_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__34_n_3\,
      I1 => \q0[0]_i_5__31_n_3\,
      O => \q0_reg[0]_i_2__31_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__31_n_3\,
      I1 => \q0[0]_i_7__31_n_3\,
      O => \q0_reg[0]_i_3__31_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_42_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_42_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__56_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__56_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__56_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__56_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__56_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__56_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_42_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_42_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_42_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_42_ROM_AUTO_1R is
  signal \q0[0]_i_4__62_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__56_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__56_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__56_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__56_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__56_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__56_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000008000000600"
    )
        port map (
      I0 => \q0_reg[0]_i_3__56_0\,
      I1 => \q0_reg[0]_i_3__56_4\,
      I2 => \q0_reg[0]_i_3__56_3\,
      I3 => \q0_reg[0]_i_3__56_1\,
      I4 => \q0_reg[0]_i_3__56_2\,
      I5 => \q0_reg[0]_i_3__56_5\,
      O => \q0[0]_i_4__62_n_3\
    );
\q0[0]_i_5__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000002118141"
    )
        port map (
      I0 => \q0_reg[0]_i_3__56_0\,
      I1 => \q0_reg[0]_i_3__56_1\,
      I2 => \q0_reg[0]_i_3__56_2\,
      I3 => \q0_reg[0]_i_3__56_3\,
      I4 => \q0_reg[0]_i_3__56_4\,
      I5 => \q0_reg[0]_i_3__56_5\,
      O => \q0[0]_i_5__56_n_3\
    );
\q0[0]_i_6__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6800040000800000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__56_0\,
      I1 => \q0_reg[0]_i_3__56_4\,
      I2 => \q0_reg[0]_i_3__56_2\,
      I3 => \q0_reg[0]_i_3__56_1\,
      I4 => \q0_reg[0]_i_3__56_3\,
      I5 => \q0_reg[0]_i_3__56_5\,
      O => \q0[0]_i_6__56_n_3\
    );
\q0[0]_i_7__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__56_5\,
      I1 => \q0_reg[0]_i_3__56_2\,
      I2 => \q0_reg[0]_i_3__56_1\,
      I3 => \q0_reg[0]_i_3__56_3\,
      I4 => \q0_reg[0]_i_3__56_4\,
      I5 => \q0_reg[0]_i_3__56_0\,
      O => \q0[0]_i_7__56_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__56_n_3\,
      Q => p_ZL14storage_matrix_42_q0,
      R => '0'
    );
\q0_reg[0]_i_1__56\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__56_n_3\,
      I1 => \q0_reg[0]_i_3__56_n_3\,
      O => \q0_reg[0]_i_1__56_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__62_n_3\,
      I1 => \q0[0]_i_5__56_n_3\,
      O => \q0_reg[0]_i_2__56_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__56_n_3\,
      I1 => \q0[0]_i_7__56_n_3\,
      O => \q0_reg[0]_i_3__56_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_43_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_43_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__81_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__81_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__81_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__81_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__81_4\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_43_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_43_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_43_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_43_ROM_AUTO_1R is
  signal \q0[0]_i_4__91_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__81_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__81_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__81_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__81_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__81_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__81_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000880000000C000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__81_0\,
      I1 => \q0_reg[0]_i_3__81_1\,
      I2 => \q0_reg[0]_i_3__81_2\,
      I3 => Q(0),
      I4 => \q0_reg[0]_i_3__81_3\,
      I5 => \q0_reg[0]_i_3__81_4\,
      O => \q0[0]_i_4__91_n_3\
    );
\q0[0]_i_5__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4080400000100001"
    )
        port map (
      I0 => \q0_reg[0]_i_3__81_0\,
      I1 => \q0_reg[0]_i_3__81_4\,
      I2 => \q0_reg[0]_i_3__81_1\,
      I3 => \q0_reg[0]_i_3__81_2\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_3__81_3\,
      O => \q0[0]_i_5__81_n_3\
    );
\q0[0]_i_6__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020400A02000005"
    )
        port map (
      I0 => \q0_reg[0]_i_3__81_0\,
      I1 => \q0_reg[0]_i_3__81_2\,
      I2 => \q0_reg[0]_i_3__81_4\,
      I3 => \q0_reg[0]_i_3__81_3\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_3__81_1\,
      O => \q0[0]_i_6__81_n_3\
    );
\q0[0]_i_7__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800090002008202"
    )
        port map (
      I0 => \q0_reg[0]_i_3__81_0\,
      I1 => \q0_reg[0]_i_3__81_1\,
      I2 => Q(0),
      I3 => \q0_reg[0]_i_3__81_2\,
      I4 => \q0_reg[0]_i_3__81_3\,
      I5 => \q0_reg[0]_i_3__81_4\,
      O => \q0[0]_i_7__81_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__81_n_3\,
      Q => p_ZL14storage_matrix_43_q0,
      R => '0'
    );
\q0_reg[0]_i_1__81\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__81_n_3\,
      I1 => \q0_reg[0]_i_3__81_n_3\,
      O => \q0_reg[0]_i_1__81_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__91_n_3\,
      I1 => \q0[0]_i_5__81_n_3\,
      O => \q0_reg[0]_i_2__81_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__81_n_3\,
      I1 => \q0[0]_i_7__81_n_3\,
      O => \q0_reg[0]_i_3__81_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_44_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_44_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_44_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_44_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_44_ROM_AUTO_1R is
  signal \q0[0]_i_1__27_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__26_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__23_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0[0]_i_2__26_n_3\,
      I2 => \q0_reg[0]_2\(0),
      I3 => \q0[0]_i_3__23_n_3\,
      O => \q0[0]_i_1__27_n_3\
    );
\q0[0]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7FFFFDAFFFFFFEF"
    )
        port map (
      I0 => \q0_reg[0]_2\(1),
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_4\,
      I3 => address0(0),
      I4 => \q0_reg[0]_5\,
      I5 => address0(1),
      O => \q0[0]_i_2__26_n_3\
    );
\q0[0]_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFF7FFFF"
    )
        port map (
      I0 => address0(1),
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_4\,
      I3 => \q0_reg[0]_5\,
      I4 => address0(0),
      I5 => \q0_reg[0]_2\(1),
      O => \q0[0]_i_3__23_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__27_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_45_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_45_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_i_3__127_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__127_1\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_45_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_45_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_45_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_45_ROM_AUTO_1R is
  signal \q0[0]_i_4__146_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__128_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__128_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__127_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__127_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__127_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__127_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000A0040800013"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(5),
      I4 => \q0_reg[0]_i_3__127_0\,
      I5 => \q0_reg[0]_i_3__127_1\,
      O => \q0[0]_i_4__146_n_3\
    );
\q0[0]_i_5__128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000800A0010402"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => \q0_reg[0]_i_3__127_0\,
      I5 => \q0_reg[0]_i_3__127_1\,
      O => \q0[0]_i_5__128_n_3\
    );
\q0[0]_i_6__128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018040080"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => \q0_reg[0]_i_3__127_0\,
      I3 => \q0_reg[0]_i_3__127_1\,
      I4 => Q(4),
      I5 => Q(1),
      O => \q0[0]_i_6__128_n_3\
    );
\q0[0]_i_7__127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808000024215100"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \q0_reg[0]_i_3__127_1\,
      I4 => Q(3),
      I5 => \q0_reg[0]_i_3__127_0\,
      O => \q0[0]_i_7__127_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__127_n_3\,
      Q => p_ZL14storage_matrix_45_q0,
      R => '0'
    );
\q0_reg[0]_i_1__127\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__127_n_3\,
      I1 => \q0_reg[0]_i_3__127_n_3\,
      O => \q0_reg[0]_i_1__127_n_3\,
      S => Q(2)
    );
\q0_reg[0]_i_2__127\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__146_n_3\,
      I1 => \q0[0]_i_5__128_n_3\,
      O => \q0_reg[0]_i_2__127_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__127\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__128_n_3\,
      I1 => \q0[0]_i_7__127_n_3\,
      O => \q0_reg[0]_i_3__127_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_46_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_46_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__151_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__151_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__151_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__151_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__151_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__151_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_46_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_46_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_46_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_46_ROM_AUTO_1R is
  signal \q0[0]_i_4__177_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__152_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__152_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__151_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__151_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__151_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__151_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000830800800800"
    )
        port map (
      I0 => \q0_reg[0]_i_2__151_1\,
      I1 => \q0_reg[0]_i_2__151_0\,
      I2 => \q0_reg[0]_i_2__151_2\,
      I3 => \q0_reg[0]_i_2__151_3\,
      I4 => \q0_reg[0]_i_2__151_4\,
      I5 => \q0_reg[0]_i_2__151_5\,
      O => \q0[0]_i_4__177_n_3\
    );
\q0[0]_i_5__152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082240408044009"
    )
        port map (
      I0 => \q0_reg[0]_i_2__151_0\,
      I1 => \q0_reg[0]_i_2__151_1\,
      I2 => \q0_reg[0]_i_2__151_2\,
      I3 => \q0_reg[0]_i_2__151_3\,
      I4 => \q0_reg[0]_i_2__151_4\,
      I5 => \q0_reg[0]_i_2__151_5\,
      O => \q0[0]_i_5__152_n_3\
    );
\q0[0]_i_6__152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04C0080100020000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__151_0\,
      I1 => \q0_reg[0]_i_2__151_1\,
      I2 => \q0_reg[0]_i_2__151_2\,
      I3 => \q0_reg[0]_i_2__151_3\,
      I4 => \q0_reg[0]_i_2__151_4\,
      I5 => \q0_reg[0]_i_2__151_5\,
      O => \q0[0]_i_6__152_n_3\
    );
\q0[0]_i_7__151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1804200000015008"
    )
        port map (
      I0 => \q0_reg[0]_i_2__151_0\,
      I1 => \q0_reg[0]_i_2__151_1\,
      I2 => \q0_reg[0]_i_2__151_5\,
      I3 => \q0_reg[0]_i_2__151_4\,
      I4 => \q0_reg[0]_i_2__151_3\,
      I5 => \q0_reg[0]_i_2__151_2\,
      O => \q0[0]_i_7__151_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__151_n_3\,
      Q => p_ZL14storage_matrix_46_q0,
      R => '0'
    );
\q0_reg[0]_i_1__151\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__151_n_3\,
      I1 => \q0_reg[0]_i_3__151_n_3\,
      O => \q0_reg[0]_i_1__151_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__151\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__177_n_3\,
      I1 => \q0[0]_i_5__152_n_3\,
      O => \q0_reg[0]_i_2__151_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__151\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__152_n_3\,
      I1 => \q0[0]_i_7__151_n_3\,
      O => \q0_reg[0]_i_3__151_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_47_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_47_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_47_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_47_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_47_ROM_AUTO_1R is
  signal \q0[0]_i_1__50_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__49_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => address0(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0[0]_i_2__49_n_3\,
      O => \q0[0]_i_1__50_n_3\
    );
\q0[0]_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000040000810"
    )
        port map (
      I0 => \q0_reg[0]_1\(2),
      I1 => \q0_reg[0]_1\(3),
      I2 => \q0_reg[0]_1\(1),
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_1\(4),
      I5 => address0(0),
      O => \q0[0]_i_2__49_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__50_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_48_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_48_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__4_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__4_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__4_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__4_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__4_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__4_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_48_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_48_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_48_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_48_ROM_AUTO_1R is
  signal \q0[0]_i_4__4_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__4_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__4_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__4_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__4_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6025802020000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__4_0\,
      I1 => \q0_reg[0]_i_3__4_1\,
      I2 => \q0_reg[0]_i_3__4_2\,
      I3 => \q0_reg[0]_i_3__4_3\,
      I4 => \q0_reg[0]_i_3__4_4\,
      I5 => \q0_reg[0]_i_3__4_5\,
      O => \q0[0]_i_4__4_n_3\
    );
\q0[0]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1041000204000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__4_0\,
      I1 => \q0_reg[0]_i_3__4_2\,
      I2 => \q0_reg[0]_i_3__4_5\,
      I3 => \q0_reg[0]_i_3__4_4\,
      I4 => \q0_reg[0]_i_3__4_3\,
      I5 => \q0_reg[0]_i_3__4_1\,
      O => \q0[0]_i_5__4_n_3\
    );
\q0[0]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001080040308600"
    )
        port map (
      I0 => \q0_reg[0]_i_3__4_0\,
      I1 => \q0_reg[0]_i_3__4_2\,
      I2 => \q0_reg[0]_i_3__4_5\,
      I3 => \q0_reg[0]_i_3__4_4\,
      I4 => \q0_reg[0]_i_3__4_3\,
      I5 => \q0_reg[0]_i_3__4_1\,
      O => \q0[0]_i_6__4_n_3\
    );
\q0[0]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4818054004000021"
    )
        port map (
      I0 => \q0_reg[0]_i_3__4_0\,
      I1 => \q0_reg[0]_i_3__4_2\,
      I2 => \q0_reg[0]_i_3__4_5\,
      I3 => \q0_reg[0]_i_3__4_1\,
      I4 => \q0_reg[0]_i_3__4_3\,
      I5 => \q0_reg[0]_i_3__4_4\,
      O => \q0[0]_i_7__4_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__4_n_3\,
      Q => p_ZL14storage_matrix_48_q0,
      R => '0'
    );
\q0_reg[0]_i_1__4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__4_n_3\,
      I1 => \q0_reg[0]_i_3__4_n_3\,
      O => \q0_reg[0]_i_1__4_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__4_n_3\,
      I1 => \q0[0]_i_5__4_n_3\,
      O => \q0_reg[0]_i_2__4_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__4_n_3\,
      I1 => \q0[0]_i_7__4_n_3\,
      O => \q0_reg[0]_i_3__4_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_49_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_49_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__32_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__32_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__32_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__32_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__32_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__32_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_49_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_49_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_49_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_49_ROM_AUTO_1R is
  signal \q0[0]_i_4__35_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__32_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__32_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__32_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__32_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__32_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__32_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1200000420000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__32_0\,
      I1 => \q0_reg[0]_i_2__32_4\,
      I2 => \q0_reg[0]_i_2__32_3\,
      I3 => \q0_reg[0]_i_2__32_2\,
      I4 => \q0_reg[0]_i_2__32_1\,
      I5 => \q0_reg[0]_i_2__32_5\,
      O => \q0[0]_i_4__35_n_3\
    );
\q0[0]_i_5__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000400000080"
    )
        port map (
      I0 => \q0_reg[0]_i_2__32_0\,
      I1 => \q0_reg[0]_i_2__32_1\,
      I2 => \q0_reg[0]_i_2__32_2\,
      I3 => \q0_reg[0]_i_2__32_3\,
      I4 => \q0_reg[0]_i_2__32_4\,
      I5 => \q0_reg[0]_i_2__32_5\,
      O => \q0[0]_i_5__32_n_3\
    );
\q0[0]_i_6__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__32_1\,
      I1 => \q0_reg[0]_i_2__32_2\,
      I2 => \q0_reg[0]_i_2__32_3\,
      I3 => \q0_reg[0]_i_2__32_4\,
      I4 => \q0_reg[0]_i_2__32_5\,
      O => \q0[0]_i_6__32_n_3\
    );
\q0[0]_i_7__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"068008080000A000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__32_0\,
      I1 => \q0_reg[0]_i_2__32_1\,
      I2 => \q0_reg[0]_i_2__32_2\,
      I3 => \q0_reg[0]_i_2__32_3\,
      I4 => \q0_reg[0]_i_2__32_4\,
      I5 => \q0_reg[0]_i_2__32_5\,
      O => \q0[0]_i_7__32_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__32_n_3\,
      Q => p_ZL14storage_matrix_49_q0,
      R => '0'
    );
\q0_reg[0]_i_1__32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__32_n_3\,
      I1 => \q0_reg[0]_i_3__32_n_3\,
      O => \q0_reg[0]_i_1__32_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__35_n_3\,
      I1 => \q0[0]_i_5__32_n_3\,
      O => \q0_reg[0]_i_2__32_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__32_n_3\,
      I1 => \q0[0]_i_7__32_n_3\,
      O => \q0_reg[0]_i_3__32_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_4_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_4_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_2__102_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__102_1\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__102_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__102_3\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_4_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_4_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_4_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_4_ROM_AUTO_1R is
  signal \q0[0]_i_4__114_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__102_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__102_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__102_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__102_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__102_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__102_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__102_3\,
      I1 => \q0_reg[0]_i_2__102_2\,
      I2 => \q0_reg[0]_i_2__102_1\,
      I3 => \q0_reg[0]_i_2__102_0\,
      I4 => Q(1),
      O => \q0[0]_i_4__114_n_3\
    );
\q0[0]_i_5__102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002080000000024"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__102_0\,
      I2 => \q0_reg[0]_i_2__102_1\,
      I3 => address0(0),
      I4 => \q0_reg[0]_i_2__102_2\,
      I5 => \q0_reg[0]_i_2__102_3\,
      O => \q0[0]_i_5__102_n_3\
    );
\q0[0]_i_6__102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010082100000000"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__102_0\,
      I2 => \q0_reg[0]_i_2__102_2\,
      I3 => address0(0),
      I4 => \q0_reg[0]_i_2__102_1\,
      I5 => \q0_reg[0]_i_2__102_3\,
      O => \q0[0]_i_6__102_n_3\
    );
\q0[0]_i_7__102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__102_0\,
      I1 => \q0_reg[0]_i_2__102_1\,
      I2 => address0(0),
      I3 => \q0_reg[0]_i_2__102_2\,
      I4 => \q0_reg[0]_i_2__102_3\,
      O => \q0[0]_i_7__102_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__102_n_3\,
      Q => p_ZL14storage_matrix_4_q0,
      R => '0'
    );
\q0_reg[0]_i_1__102\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__102_n_3\,
      I1 => \q0_reg[0]_i_3__102_n_3\,
      O => \q0_reg[0]_i_1__102_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__114_n_3\,
      I1 => \q0[0]_i_5__102_n_3\,
      O => \q0_reg[0]_i_2__102_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__102_n_3\,
      I1 => \q0[0]_i_7__102_n_3\,
      O => \q0_reg[0]_i_3__102_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_50_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    \q0_reg[0]_6\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_50_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_50_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_50_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_50_ROM_AUTO_1R is
  signal \q0[0]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__11_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__9_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAA"
    )
        port map (
      I0 => \q0[0]_i_2__11_n_3\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0[0]_i_3__9_n_3\,
      I3 => \q0_reg[0]_2\,
      O => \q0[0]_i_1__11_n_3\
    );
\q0[0]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => address0(0),
      I2 => address0(1),
      I3 => \q0_reg[0]_6\,
      I4 => \q0_reg[0]_5\,
      I5 => \q0_reg[0]_1\,
      O => \q0[0]_i_2__11_n_3\
    );
\q0[0]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFFFFFFFF7C"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => \q0_reg[0]_4\,
      I2 => \q0_reg[0]_5\,
      I3 => \q0_reg[0]_6\,
      I4 => address0(1),
      I5 => address0(0),
      O => \q0[0]_i_3__9_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__11_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_51_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_51_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__82_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__82_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__82_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__82_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__82_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__82_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_51_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_51_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_51_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_51_ROM_AUTO_1R is
  signal \q0[0]_i_4__92_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__82_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__82_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__82_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__82_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__82_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__82_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200040500820000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__82_0\,
      I1 => \q0_reg[0]_i_2__82_1\,
      I2 => \q0_reg[0]_i_2__82_2\,
      I3 => \q0_reg[0]_i_2__82_4\,
      I4 => \q0_reg[0]_i_2__82_3\,
      I5 => \q0_reg[0]_i_2__82_5\,
      O => \q0[0]_i_4__92_n_3\
    );
\q0[0]_i_5__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E410000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__82_0\,
      I1 => \q0_reg[0]_i_2__82_1\,
      I2 => \q0_reg[0]_i_2__82_2\,
      I3 => \q0_reg[0]_i_2__82_4\,
      I4 => \q0_reg[0]_i_2__82_3\,
      I5 => \q0_reg[0]_i_2__82_5\,
      O => \q0[0]_i_5__82_n_3\
    );
\q0[0]_i_6__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__82_5\,
      I1 => \q0_reg[0]_i_2__82_3\,
      I2 => \q0_reg[0]_i_2__82_4\,
      I3 => \q0_reg[0]_i_2__82_2\,
      I4 => \q0_reg[0]_i_2__82_1\,
      O => \q0[0]_i_6__82_n_3\
    );
\q0[0]_i_7__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080080089000041"
    )
        port map (
      I0 => \q0_reg[0]_i_2__82_0\,
      I1 => \q0_reg[0]_i_2__82_1\,
      I2 => \q0_reg[0]_i_2__82_2\,
      I3 => \q0_reg[0]_i_2__82_3\,
      I4 => \q0_reg[0]_i_2__82_4\,
      I5 => \q0_reg[0]_i_2__82_5\,
      O => \q0[0]_i_7__82_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__82_n_3\,
      Q => p_ZL14storage_matrix_51_q0,
      R => '0'
    );
\q0_reg[0]_i_1__82\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__82_n_3\,
      I1 => \q0_reg[0]_i_3__82_n_3\,
      O => \q0_reg[0]_i_1__82_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__92_n_3\,
      I1 => \q0[0]_i_5__82_n_3\,
      O => \q0_reg[0]_i_2__82_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__82_n_3\,
      I1 => \q0[0]_i_7__82_n_3\,
      O => \q0_reg[0]_i_3__82_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_52_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_52_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_52_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_52_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_52_ROM_AUTO_1R is
  signal \q0[0]_i_1__28_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__27_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A08"
    )
        port map (
      I0 => \q0[0]_i_2__27_n_3\,
      I1 => \q0_reg[0]_1\,
      I2 => address0(1),
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_3\(1),
      I5 => address0(0),
      O => \q0[0]_i_1__28_n_3\
    );
\q0[0]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000440400402222"
    )
        port map (
      I0 => \q0_reg[0]_3\(0),
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_1\,
      I3 => address0(1),
      I4 => \q0_reg[0]_4\,
      I5 => \q0_reg[0]_5\,
      O => \q0[0]_i_2__27_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__28_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_53_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_53_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_i_2__128_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__128_1\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_53_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_53_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_53_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_53_ROM_AUTO_1R is
  signal \q0[0]_i_4__147_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__129_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__129_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__128_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__128_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__128_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__128_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088040000800300"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \q0_reg[0]_i_2__128_1\,
      I4 => Q(4),
      I5 => \q0_reg[0]_i_2__128_0\,
      O => \q0[0]_i_4__147_n_3\
    );
\q0[0]_i_5__129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180400000250218"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => \q0_reg[0]_i_2__128_0\,
      I3 => Q(5),
      I4 => Q(4),
      I5 => \q0_reg[0]_i_2__128_1\,
      O => \q0[0]_i_5__129_n_3\
    );
\q0[0]_i_6__129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1060000100000242"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(4),
      I3 => \q0_reg[0]_i_2__128_1\,
      I4 => Q(5),
      I5 => \q0_reg[0]_i_2__128_0\,
      O => \q0[0]_i_6__129_n_3\
    );
\q0[0]_i_7__128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8048070008000800"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \q0_reg[0]_i_2__128_1\,
      I4 => Q(4),
      I5 => \q0_reg[0]_i_2__128_0\,
      O => \q0[0]_i_7__128_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__128_n_3\,
      Q => p_ZL14storage_matrix_53_q0,
      R => '0'
    );
\q0_reg[0]_i_1__128\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__128_n_3\,
      I1 => \q0_reg[0]_i_3__128_n_3\,
      O => \q0_reg[0]_i_1__128_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_2__128\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__147_n_3\,
      I1 => \q0[0]_i_5__129_n_3\,
      O => \q0_reg[0]_i_2__128_n_3\,
      S => Q(2)
    );
\q0_reg[0]_i_3__128\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__129_n_3\,
      I1 => \q0[0]_i_7__128_n_3\,
      O => \q0_reg[0]_i_3__128_n_3\,
      S => Q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_54_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_54_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__152_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__152_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__152_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__152_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__152_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__152_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_54_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_54_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_54_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_54_ROM_AUTO_1R is
  signal \q0[0]_i_4__178_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__153_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__153_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__152_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__152_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__152_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__152_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"890070430CC04404"
    )
        port map (
      I0 => \q0_reg[0]_i_3__152_0\,
      I1 => \q0_reg[0]_i_3__152_1\,
      I2 => \q0_reg[0]_i_3__152_2\,
      I3 => \q0_reg[0]_i_3__152_3\,
      I4 => \q0_reg[0]_i_3__152_4\,
      I5 => \q0_reg[0]_i_3__152_5\,
      O => \q0[0]_i_4__178_n_3\
    );
\q0[0]_i_5__153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04200020011001B9"
    )
        port map (
      I0 => \q0_reg[0]_i_3__152_0\,
      I1 => \q0_reg[0]_i_3__152_1\,
      I2 => \q0_reg[0]_i_3__152_5\,
      I3 => \q0_reg[0]_i_3__152_2\,
      I4 => \q0_reg[0]_i_3__152_4\,
      I5 => \q0_reg[0]_i_3__152_3\,
      O => \q0[0]_i_5__153_n_3\
    );
\q0[0]_i_6__153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4060033000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__152_0\,
      I1 => \q0_reg[0]_i_3__152_4\,
      I2 => \q0_reg[0]_i_3__152_3\,
      I3 => \q0_reg[0]_i_3__152_2\,
      I4 => \q0_reg[0]_i_3__152_5\,
      I5 => \q0_reg[0]_i_3__152_1\,
      O => \q0[0]_i_6__153_n_3\
    );
\q0[0]_i_7__152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"488000000000000B"
    )
        port map (
      I0 => \q0_reg[0]_i_3__152_1\,
      I1 => \q0_reg[0]_i_3__152_0\,
      I2 => \q0_reg[0]_i_3__152_4\,
      I3 => \q0_reg[0]_i_3__152_2\,
      I4 => \q0_reg[0]_i_3__152_3\,
      I5 => \q0_reg[0]_i_3__152_5\,
      O => \q0[0]_i_7__152_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__152_n_3\,
      Q => p_ZL14storage_matrix_54_q0,
      R => '0'
    );
\q0_reg[0]_i_1__152\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__152_n_3\,
      I1 => \q0_reg[0]_i_3__152_n_3\,
      O => \q0_reg[0]_i_1__152_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__152\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__178_n_3\,
      I1 => \q0[0]_i_5__153_n_3\,
      O => \q0_reg[0]_i_2__152_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__152\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__153_n_3\,
      I1 => \q0[0]_i_7__152_n_3\,
      O => \q0_reg[0]_i_3__152_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_55_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_55_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_55_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_55_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_55_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_55_ROM_AUTO_1R is
  signal \q0[0]_i_1__51_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__50_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__44_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => \q0[0]_i_2__50_n_3\,
      I1 => Q(0),
      I2 => \q0[0]_i_3__44_n_3\,
      I3 => Q(1),
      O => \q0[0]_i_1__51_n_3\
    );
\q0[0]_i_2__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100400000000000"
    )
        port map (
      I0 => address0(1),
      I1 => address0(0),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => \q0_reg[0]_0\,
      O => \q0[0]_i_2__50_n_3\
    );
\q0[0]_i_3__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000020800128"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => address0(1),
      I2 => address0(0),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(2),
      O => \q0[0]_i_3__44_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0[0]_i_1__51_n_3\,
      Q => p_ZL14storage_matrix_55_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_56_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_56_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__5_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__5_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__5_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__5_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__5_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__5_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_56_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_56_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_56_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_56_ROM_AUTO_1R is
  signal \q0[0]_i_4__5_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__5_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__5_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__5_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__5_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__5_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000088000A4820"
    )
        port map (
      I0 => \q0_reg[0]_i_3__5_0\,
      I1 => \q0_reg[0]_i_3__5_2\,
      I2 => \q0_reg[0]_i_3__5_3\,
      I3 => \q0_reg[0]_i_3__5_5\,
      I4 => \q0_reg[0]_i_3__5_4\,
      I5 => \q0_reg[0]_i_3__5_1\,
      O => \q0[0]_i_4__5_n_3\
    );
\q0[0]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3801410118B00048"
    )
        port map (
      I0 => \q0_reg[0]_i_3__5_0\,
      I1 => \q0_reg[0]_i_3__5_1\,
      I2 => \q0_reg[0]_i_3__5_2\,
      I3 => \q0_reg[0]_i_3__5_3\,
      I4 => \q0_reg[0]_i_3__5_4\,
      I5 => \q0_reg[0]_i_3__5_5\,
      O => \q0[0]_i_5__5_n_3\
    );
\q0[0]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4206880009480010"
    )
        port map (
      I0 => \q0_reg[0]_i_3__5_0\,
      I1 => \q0_reg[0]_i_3__5_1\,
      I2 => \q0_reg[0]_i_3__5_2\,
      I3 => \q0_reg[0]_i_3__5_3\,
      I4 => \q0_reg[0]_i_3__5_5\,
      I5 => \q0_reg[0]_i_3__5_4\,
      O => \q0[0]_i_6__5_n_3\
    );
\q0[0]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08210000080204"
    )
        port map (
      I0 => \q0_reg[0]_i_3__5_0\,
      I1 => \q0_reg[0]_i_3__5_1\,
      I2 => \q0_reg[0]_i_3__5_4\,
      I3 => \q0_reg[0]_i_3__5_3\,
      I4 => \q0_reg[0]_i_3__5_5\,
      I5 => \q0_reg[0]_i_3__5_2\,
      O => \q0[0]_i_7__5_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__5_n_3\,
      Q => p_ZL14storage_matrix_56_q0,
      R => '0'
    );
\q0_reg[0]_i_1__5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__5_n_3\,
      I1 => \q0_reg[0]_i_3__5_n_3\,
      O => \q0_reg[0]_i_1__5_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__5_n_3\,
      I1 => \q0[0]_i_5__5_n_3\,
      O => \q0_reg[0]_i_2__5_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__5_n_3\,
      I1 => \q0[0]_i_7__5_n_3\,
      O => \q0_reg[0]_i_3__5_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_57_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_57_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__33_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__33_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__33_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__33_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__33_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__33_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_57_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_57_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_57_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_57_ROM_AUTO_1R is
  signal \q0[0]_i_4__36_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__33_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__33_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__33_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__33_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__33_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__33_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000200080"
    )
        port map (
      I0 => \q0_reg[0]_i_3__33_0\,
      I1 => \q0_reg[0]_i_3__33_2\,
      I2 => \q0_reg[0]_i_3__33_3\,
      I3 => \q0_reg[0]_i_3__33_4\,
      I4 => \q0_reg[0]_i_3__33_5\,
      I5 => \q0_reg[0]_i_3__33_1\,
      O => \q0[0]_i_4__36_n_3\
    );
\q0[0]_i_5__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0021880812200260"
    )
        port map (
      I0 => \q0_reg[0]_i_3__33_0\,
      I1 => \q0_reg[0]_i_3__33_1\,
      I2 => \q0_reg[0]_i_3__33_2\,
      I3 => \q0_reg[0]_i_3__33_3\,
      I4 => \q0_reg[0]_i_3__33_4\,
      I5 => \q0_reg[0]_i_3__33_5\,
      O => \q0[0]_i_5__33_n_3\
    );
\q0[0]_i_6__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820000001020004"
    )
        port map (
      I0 => \q0_reg[0]_i_3__33_0\,
      I1 => \q0_reg[0]_i_3__33_1\,
      I2 => \q0_reg[0]_i_3__33_5\,
      I3 => \q0_reg[0]_i_3__33_4\,
      I4 => \q0_reg[0]_i_3__33_3\,
      I5 => \q0_reg[0]_i_3__33_2\,
      O => \q0[0]_i_6__33_n_3\
    );
\q0[0]_i_7__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000003400"
    )
        port map (
      I0 => \q0_reg[0]_i_3__33_2\,
      I1 => \q0_reg[0]_i_3__33_0\,
      I2 => \q0_reg[0]_i_3__33_5\,
      I3 => \q0_reg[0]_i_3__33_4\,
      I4 => \q0_reg[0]_i_3__33_3\,
      I5 => \q0_reg[0]_i_3__33_1\,
      O => \q0[0]_i_7__33_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__33_n_3\,
      Q => p_ZL14storage_matrix_57_q0,
      R => '0'
    );
\q0_reg[0]_i_1__33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__33_n_3\,
      I1 => \q0_reg[0]_i_3__33_n_3\,
      O => \q0_reg[0]_i_1__33_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__36_n_3\,
      I1 => \q0[0]_i_5__33_n_3\,
      O => \q0_reg[0]_i_2__33_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__33_n_3\,
      I1 => \q0[0]_i_7__33_n_3\,
      O => \q0_reg[0]_i_3__33_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_58_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_58_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__57_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__57_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__57_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__57_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__57_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__57_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_58_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_58_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_58_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_58_ROM_AUTO_1R is
  signal \q0[0]_i_4__63_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__57_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__57_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__57_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__57_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__57_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__57_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000004080000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__57_0\,
      I1 => \q0_reg[0]_i_3__57_1\,
      I2 => \q0_reg[0]_i_3__57_3\,
      I3 => \q0_reg[0]_i_3__57_4\,
      I4 => \q0_reg[0]_i_3__57_2\,
      I5 => \q0_reg[0]_i_3__57_5\,
      O => \q0[0]_i_4__63_n_3\
    );
\q0[0]_i_5__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000021020401"
    )
        port map (
      I0 => \q0_reg[0]_i_3__57_2\,
      I1 => \q0_reg[0]_i_3__57_4\,
      I2 => \q0_reg[0]_i_3__57_3\,
      I3 => \q0_reg[0]_i_3__57_1\,
      I4 => \q0_reg[0]_i_3__57_5\,
      I5 => \q0_reg[0]_i_3__57_0\,
      O => \q0[0]_i_5__57_n_3\
    );
\q0[0]_i_6__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__57_5\,
      I1 => \q0_reg[0]_i_3__57_2\,
      I2 => \q0_reg[0]_i_3__57_4\,
      I3 => \q0_reg[0]_i_3__57_3\,
      I4 => \q0_reg[0]_i_3__57_1\,
      I5 => \q0_reg[0]_i_3__57_0\,
      O => \q0[0]_i_6__57_n_3\
    );
\q0[0]_i_7__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010810000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__57_0\,
      I1 => \q0_reg[0]_i_3__57_1\,
      I2 => \q0_reg[0]_i_3__57_2\,
      I3 => \q0_reg[0]_i_3__57_3\,
      I4 => \q0_reg[0]_i_3__57_4\,
      I5 => \q0_reg[0]_i_3__57_5\,
      O => \q0[0]_i_7__57_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__57_n_3\,
      Q => p_ZL14storage_matrix_58_q0,
      R => '0'
    );
\q0_reg[0]_i_1__57\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__57_n_3\,
      I1 => \q0_reg[0]_i_3__57_n_3\,
      O => \q0_reg[0]_i_1__57_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__63_n_3\,
      I1 => \q0[0]_i_5__57_n_3\,
      O => \q0_reg[0]_i_2__57_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__57_n_3\,
      I1 => \q0[0]_i_7__57_n_3\,
      O => \q0_reg[0]_i_3__57_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_59_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_59_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__83_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__83_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__83_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__83_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__83_4\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_59_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_59_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_59_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_59_ROM_AUTO_1R is
  signal \q0[0]_i_4__93_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__83_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__83_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__83_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__83_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__83_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__83_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0208020000008400"
    )
        port map (
      I0 => \q0_reg[0]_i_2__83_0\,
      I1 => \q0_reg[0]_i_2__83_4\,
      I2 => Q(0),
      I3 => \q0_reg[0]_i_2__83_2\,
      I4 => \q0_reg[0]_i_2__83_3\,
      I5 => \q0_reg[0]_i_2__83_1\,
      O => \q0[0]_i_4__93_n_3\
    );
\q0[0]_i_5__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08008000010000A0"
    )
        port map (
      I0 => \q0_reg[0]_i_2__83_0\,
      I1 => \q0_reg[0]_i_2__83_4\,
      I2 => Q(0),
      I3 => \q0_reg[0]_i_2__83_2\,
      I4 => \q0_reg[0]_i_2__83_3\,
      I5 => \q0_reg[0]_i_2__83_1\,
      O => \q0[0]_i_5__83_n_3\
    );
\q0[0]_i_6__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8042820000110900"
    )
        port map (
      I0 => \q0_reg[0]_i_2__83_0\,
      I1 => \q0_reg[0]_i_2__83_1\,
      I2 => \q0_reg[0]_i_2__83_2\,
      I3 => Q(0),
      I4 => \q0_reg[0]_i_2__83_3\,
      I5 => \q0_reg[0]_i_2__83_4\,
      O => \q0[0]_i_6__83_n_3\
    );
\q0[0]_i_7__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000900108"
    )
        port map (
      I0 => \q0_reg[0]_i_2__83_0\,
      I1 => \q0_reg[0]_i_2__83_4\,
      I2 => \q0_reg[0]_i_2__83_3\,
      I3 => \q0_reg[0]_i_2__83_2\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_2__83_1\,
      O => \q0[0]_i_7__83_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__83_n_3\,
      Q => p_ZL14storage_matrix_59_q0,
      R => '0'
    );
\q0_reg[0]_i_1__83\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__83_n_3\,
      I1 => \q0_reg[0]_i_3__83_n_3\,
      O => \q0_reg[0]_i_1__83_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__93_n_3\,
      I1 => \q0[0]_i_5__83_n_3\,
      O => \q0_reg[0]_i_2__83_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__83_n_3\,
      I1 => \q0[0]_i_7__83_n_3\,
      O => \q0_reg[0]_i_3__83_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_5_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_5_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_i_3__123_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__123_1\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_5_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_5_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_5_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_5_ROM_AUTO_1R is
  signal \q0[0]_i_4__141_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__124_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__124_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__123_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__123_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__123_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__123_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000040001"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \q0_reg[0]_i_3__123_1\,
      I3 => \q0_reg[0]_i_3__123_0\,
      I4 => Q(5),
      I5 => Q(4),
      O => \q0[0]_i_4__141_n_3\
    );
\q0[0]_i_5__124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800090800104"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => \q0_reg[0]_i_3__123_0\,
      I3 => \q0_reg[0]_i_3__123_1\,
      I4 => Q(3),
      I5 => Q(5),
      O => \q0[0]_i_5__124_n_3\
    );
\q0[0]_i_6__124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800020100000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      I2 => \q0_reg[0]_i_3__123_0\,
      I3 => \q0_reg[0]_i_3__123_1\,
      I4 => Q(3),
      I5 => Q(4),
      O => \q0[0]_i_6__124_n_3\
    );
\q0[0]_i_7__123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004003000020000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \q0_reg[0]_i_3__123_0\,
      I3 => \q0_reg[0]_i_3__123_1\,
      I4 => Q(5),
      I5 => Q(4),
      O => \q0[0]_i_7__123_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__123_n_3\,
      Q => p_ZL14storage_matrix_5_q0,
      R => '0'
    );
\q0_reg[0]_i_1__123\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__123_n_3\,
      I1 => \q0_reg[0]_i_3__123_n_3\,
      O => \q0_reg[0]_i_1__123_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__123\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__141_n_3\,
      I1 => \q0[0]_i_5__124_n_3\,
      O => \q0_reg[0]_i_2__123_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_3__123\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__124_n_3\,
      I1 => \q0[0]_i_7__123_n_3\,
      O => \q0_reg[0]_i_3__123_n_3\,
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_60_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_60_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_3__104_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__104_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__104_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__104_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__104_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__104_5\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_60_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_60_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_60_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_60_ROM_AUTO_1R is
  signal \q0[0]_i_4__117_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__104_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__104_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__104_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__104_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__104_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__104_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \q0_reg[0]_i_3__104_0\,
      I1 => \q0_reg[0]_i_3__104_1\,
      I2 => \q0_reg[0]_i_3__104_2\,
      I3 => \q0_reg[0]_i_3__104_3\,
      I4 => \q0_reg[0]_i_3__104_4\,
      I5 => \q0_reg[0]_i_3__104_5\,
      O => \q0[0]_i_4__117_n_3\
    );
\q0[0]_i_5__104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000080802"
    )
        port map (
      I0 => \q0_reg[0]_i_3__104_5\,
      I1 => \q0_reg[0]_i_3__104_4\,
      I2 => \q0_reg[0]_i_3__104_2\,
      I3 => \q0_reg[0]_i_3__104_3\,
      I4 => \q0_reg[0]_i_3__104_1\,
      I5 => \q0_reg[0]_i_3__104_0\,
      O => \q0[0]_i_5__104_n_3\
    );
\q0[0]_i_6__104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100080000000088"
    )
        port map (
      I0 => \q0_reg[0]_i_3__104_5\,
      I1 => \q0_reg[0]_i_3__104_4\,
      I2 => \q0_reg[0]_i_3__104_2\,
      I3 => \q0_reg[0]_i_3__104_3\,
      I4 => \q0_reg[0]_i_3__104_1\,
      I5 => \q0_reg[0]_i_3__104_0\,
      O => \q0[0]_i_6__104_n_3\
    );
\q0[0]_i_7__104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000008000100"
    )
        port map (
      I0 => \q0_reg[0]_i_3__104_5\,
      I1 => \q0_reg[0]_i_3__104_4\,
      I2 => \q0_reg[0]_i_3__104_3\,
      I3 => \q0_reg[0]_i_3__104_2\,
      I4 => \q0_reg[0]_i_3__104_1\,
      I5 => \q0_reg[0]_i_3__104_0\,
      O => \q0[0]_i_7__104_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__104_n_3\,
      Q => p_ZL14storage_matrix_60_q0,
      R => '0'
    );
\q0_reg[0]_i_1__104\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__104_n_3\,
      I1 => \q0_reg[0]_i_3__104_n_3\,
      O => \q0_reg[0]_i_1__104_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__117_n_3\,
      I1 => \q0[0]_i_5__104_n_3\,
      O => \q0_reg[0]_i_2__104_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_3__104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__104_n_3\,
      I1 => \q0[0]_i_7__104_n_3\,
      O => \q0_reg[0]_i_3__104_n_3\,
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_61_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_61_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_61_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_61_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_61_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_61_ROM_AUTO_1R is
  signal \q0[0]_i_1__36_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__35_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__31_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__148_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \q0[0]_i_2__35_n_3\,
      I1 => \q0[0]_i_3__31_n_3\,
      I2 => Q(0),
      I3 => \q0[0]_i_4__148_n_3\,
      I4 => address0(1),
      O => \q0[0]_i_1__36_n_3\
    );
\q0[0]_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000838"
    )
        port map (
      I0 => address0(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => \q0[0]_i_2__35_n_3\
    );
\q0[0]_i_3__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D7FD"
    )
        port map (
      I0 => Q(5),
      I1 => address0(0),
      I2 => address0(1),
      I3 => Q(4),
      O => \q0[0]_i_3__31_n_3\
    );
\q0[0]_i_4__148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40210020000A2000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(2),
      I4 => Q(3),
      I5 => address0(0),
      O => \q0[0]_i_4__148_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[0]_i_1__36_n_3\,
      Q => p_ZL14storage_matrix_61_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_62_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_62_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__153_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__153_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__153_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_2__153_3\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_62_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_62_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_62_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_62_ROM_AUTO_1R is
  signal \q0[0]_i_4__179_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__154_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__154_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__153_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__153_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__153_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__153_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0240500002040000"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__153_3\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_2__153_2\,
      I4 => \q0_reg[0]_i_2__153_1\,
      I5 => \q0_reg[0]_i_2__153_0\,
      O => \q0[0]_i_4__179_n_3\
    );
\q0[0]_i_5__154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001001000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__153_0\,
      I1 => \q0_reg[0]_i_2__153_1\,
      I2 => \q0_reg[0]_i_2__153_2\,
      I3 => Q(1),
      I4 => \q0_reg[0]_i_2__153_3\,
      I5 => Q(0),
      O => \q0[0]_i_5__154_n_3\
    );
\q0[0]_i_6__154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100200000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__153_0\,
      I1 => \q0_reg[0]_i_2__153_1\,
      I2 => \q0_reg[0]_i_2__153_2\,
      I3 => Q(1),
      I4 => \q0_reg[0]_i_2__153_3\,
      I5 => Q(0),
      O => \q0[0]_i_6__154_n_3\
    );
\q0[0]_i_7__153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000404A100004000"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__153_3\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_2__153_1\,
      I4 => \q0_reg[0]_i_2__153_2\,
      I5 => \q0_reg[0]_i_2__153_0\,
      O => \q0[0]_i_7__153_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__153_n_3\,
      Q => p_ZL14storage_matrix_62_q0,
      R => '0'
    );
\q0_reg[0]_i_1__153\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__153_n_3\,
      I1 => \q0_reg[0]_i_3__153_n_3\,
      O => \q0_reg[0]_i_1__153_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__153\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__179_n_3\,
      I1 => \q0[0]_i_5__154_n_3\,
      O => \q0_reg[0]_i_2__153_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__153\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__154_n_3\,
      I1 => \q0[0]_i_7__153_n_3\,
      O => \q0_reg[0]_i_3__153_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_63_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_63_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_63_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_63_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_63_ROM_AUTO_1R is
  signal \q0[0]_i_1__52_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__51_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__45_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__209_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \q0[0]_i_2__51_n_3\,
      I1 => \q0[0]_i_3__45_n_3\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0[0]_i_4__209_n_3\,
      I4 => \q0_reg[0]_2\(0),
      O => \q0[0]_i_1__52_n_3\
    );
\q0[0]_i_2__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B008"
    )
        port map (
      I0 => \q0_reg[0]_2\(0),
      I1 => \q0_reg[0]_2\(4),
      I2 => \q0_reg[0]_2\(2),
      I3 => \q0_reg[0]_2\(1),
      O => \q0[0]_i_2__51_n_3\
    );
\q0[0]_i_3__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF9F"
    )
        port map (
      I0 => \q0_reg[0]_2\(2),
      I1 => \q0_reg[0]_2\(3),
      I2 => address0(1),
      I3 => address0(0),
      O => \q0[0]_i_3__45_n_3\
    );
\q0[0]_i_4__209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200080000001002"
    )
        port map (
      I0 => \q0_reg[0]_2\(1),
      I1 => \q0_reg[0]_2\(3),
      I2 => address0(0),
      I3 => address0(1),
      I4 => \q0_reg[0]_2\(2),
      I5 => \q0_reg[0]_2\(4),
      O => \q0[0]_i_4__209_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__52_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_64_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_64_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__6_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__6_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__6_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__6_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__6_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__6_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_64_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_64_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_64_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_64_ROM_AUTO_1R is
  signal \q0[0]_i_4__6_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__6_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__6_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__6_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__6_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__6_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C01A001200020000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__6_5\,
      I1 => \q0_reg[0]_i_3__6_2\,
      I2 => \q0_reg[0]_i_3__6_1\,
      I3 => \q0_reg[0]_i_3__6_4\,
      I4 => \q0_reg[0]_i_3__6_3\,
      I5 => \q0_reg[0]_i_3__6_0\,
      O => \q0[0]_i_4__6_n_3\
    );
\q0[0]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__6_0\,
      I1 => \q0_reg[0]_i_3__6_1\,
      I2 => \q0_reg[0]_i_3__6_2\,
      I3 => \q0_reg[0]_i_3__6_3\,
      I4 => \q0_reg[0]_i_3__6_4\,
      I5 => \q0_reg[0]_i_3__6_5\,
      O => \q0[0]_i_5__6_n_3\
    );
\q0[0]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000104804"
    )
        port map (
      I0 => \q0_reg[0]_i_3__6_2\,
      I1 => \q0_reg[0]_i_3__6_1\,
      I2 => \q0_reg[0]_i_3__6_3\,
      I3 => \q0_reg[0]_i_3__6_4\,
      I4 => \q0_reg[0]_i_3__6_0\,
      I5 => \q0_reg[0]_i_3__6_5\,
      O => \q0[0]_i_6__6_n_3\
    );
\q0[0]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8002010020000200"
    )
        port map (
      I0 => \q0_reg[0]_i_3__6_5\,
      I1 => \q0_reg[0]_i_3__6_4\,
      I2 => \q0_reg[0]_i_3__6_3\,
      I3 => \q0_reg[0]_i_3__6_1\,
      I4 => \q0_reg[0]_i_3__6_2\,
      I5 => \q0_reg[0]_i_3__6_0\,
      O => \q0[0]_i_7__6_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__6_n_3\,
      Q => p_ZL14storage_matrix_64_q0,
      R => '0'
    );
\q0_reg[0]_i_1__6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__6_n_3\,
      I1 => \q0_reg[0]_i_3__6_n_3\,
      O => \q0_reg[0]_i_1__6_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__6_n_3\,
      I1 => \q0[0]_i_5__6_n_3\,
      O => \q0_reg[0]_i_2__6_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__6_n_3\,
      I1 => \q0[0]_i_7__6_n_3\,
      O => \q0_reg[0]_i_3__6_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_65_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_65_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__34_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__34_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__34_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__34_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__34_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__34_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_65_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_65_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_65_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_65_ROM_AUTO_1R is
  signal \q0[0]_i_4__37_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__34_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__34_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__34_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__34_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__34_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__34_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000080100000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__34_4\,
      I1 => \q0_reg[0]_i_2__34_2\,
      I2 => \q0_reg[0]_i_2__34_1\,
      I3 => \q0_reg[0]_i_2__34_3\,
      I4 => \q0_reg[0]_i_2__34_5\,
      I5 => \q0_reg[0]_i_2__34_0\,
      O => \q0[0]_i_4__37_n_3\
    );
\q0[0]_i_5__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__34_5\,
      I1 => \q0_reg[0]_i_2__34_4\,
      I2 => \q0_reg[0]_i_2__34_2\,
      I3 => \q0_reg[0]_i_2__34_1\,
      I4 => \q0_reg[0]_i_2__34_3\,
      I5 => \q0_reg[0]_i_2__34_0\,
      O => \q0[0]_i_5__34_n_3\
    );
\q0[0]_i_6__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000420140"
    )
        port map (
      I0 => \q0_reg[0]_i_2__34_0\,
      I1 => \q0_reg[0]_i_2__34_1\,
      I2 => \q0_reg[0]_i_2__34_2\,
      I3 => \q0_reg[0]_i_2__34_3\,
      I4 => \q0_reg[0]_i_2__34_4\,
      I5 => \q0_reg[0]_i_2__34_5\,
      O => \q0[0]_i_6__34_n_3\
    );
\q0[0]_i_7__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400080000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__34_0\,
      I1 => \q0_reg[0]_i_2__34_3\,
      I2 => \q0_reg[0]_i_2__34_1\,
      I3 => \q0_reg[0]_i_2__34_2\,
      I4 => \q0_reg[0]_i_2__34_4\,
      I5 => \q0_reg[0]_i_2__34_5\,
      O => \q0[0]_i_7__34_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__34_n_3\,
      Q => p_ZL14storage_matrix_65_q0,
      R => '0'
    );
\q0_reg[0]_i_1__34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__34_n_3\,
      I1 => \q0_reg[0]_i_3__34_n_3\,
      O => \q0_reg[0]_i_1__34_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__37_n_3\,
      I1 => \q0[0]_i_5__34_n_3\,
      O => \q0_reg[0]_i_2__34_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__34_n_3\,
      I1 => \q0[0]_i_7__34_n_3\,
      O => \q0_reg[0]_i_3__34_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_66_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_66_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__58_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__58_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__58_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__58_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__58_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__58_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_66_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_66_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_66_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_66_ROM_AUTO_1R is
  signal \q0[0]_i_4__64_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__58_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__58_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__58_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__58_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__58_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__58_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0284000040000009"
    )
        port map (
      I0 => \q0_reg[0]_i_3__58_0\,
      I1 => \q0_reg[0]_i_3__58_1\,
      I2 => \q0_reg[0]_i_3__58_2\,
      I3 => \q0_reg[0]_i_3__58_4\,
      I4 => \q0_reg[0]_i_3__58_3\,
      I5 => \q0_reg[0]_i_3__58_5\,
      O => \q0[0]_i_4__64_n_3\
    );
\q0[0]_i_5__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400002008822000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__58_0\,
      I1 => \q0_reg[0]_i_3__58_5\,
      I2 => \q0_reg[0]_i_3__58_3\,
      I3 => \q0_reg[0]_i_3__58_4\,
      I4 => \q0_reg[0]_i_3__58_2\,
      I5 => \q0_reg[0]_i_3__58_1\,
      O => \q0[0]_i_5__58_n_3\
    );
\q0[0]_i_6__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002100000402200"
    )
        port map (
      I0 => \q0_reg[0]_i_3__58_0\,
      I1 => \q0_reg[0]_i_3__58_1\,
      I2 => \q0_reg[0]_i_3__58_2\,
      I3 => \q0_reg[0]_i_3__58_4\,
      I4 => \q0_reg[0]_i_3__58_3\,
      I5 => \q0_reg[0]_i_3__58_5\,
      O => \q0[0]_i_6__58_n_3\
    );
\q0[0]_i_7__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0204000021400205"
    )
        port map (
      I0 => \q0_reg[0]_i_3__58_0\,
      I1 => \q0_reg[0]_i_3__58_1\,
      I2 => \q0_reg[0]_i_3__58_2\,
      I3 => \q0_reg[0]_i_3__58_3\,
      I4 => \q0_reg[0]_i_3__58_4\,
      I5 => \q0_reg[0]_i_3__58_5\,
      O => \q0[0]_i_7__58_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__58_n_3\,
      Q => p_ZL14storage_matrix_66_q0,
      R => '0'
    );
\q0_reg[0]_i_1__58\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__58_n_3\,
      I1 => \q0_reg[0]_i_3__58_n_3\,
      O => \q0_reg[0]_i_1__58_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__64_n_3\,
      I1 => \q0[0]_i_5__58_n_3\,
      O => \q0_reg[0]_i_2__58_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__58_n_3\,
      I1 => \q0[0]_i_7__58_n_3\,
      O => \q0_reg[0]_i_3__58_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_67_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_67_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__84_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__84_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__84_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__84_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__84_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__84_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_67_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_67_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_67_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_67_ROM_AUTO_1R is
  signal \q0[0]_i_4__94_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__84_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__84_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__84_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__84_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__84_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__84_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002001028"
    )
        port map (
      I0 => \q0_reg[0]_i_2__84_2\,
      I1 => \q0_reg[0]_i_2__84_3\,
      I2 => \q0_reg[0]_i_2__84_4\,
      I3 => \q0_reg[0]_i_2__84_5\,
      I4 => \q0_reg[0]_i_2__84_1\,
      I5 => \q0_reg[0]_i_2__84_0\,
      O => \q0[0]_i_4__94_n_3\
    );
\q0[0]_i_5__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2080050040040002"
    )
        port map (
      I0 => \q0_reg[0]_i_2__84_0\,
      I1 => \q0_reg[0]_i_2__84_1\,
      I2 => \q0_reg[0]_i_2__84_2\,
      I3 => \q0_reg[0]_i_2__84_3\,
      I4 => \q0_reg[0]_i_2__84_4\,
      I5 => \q0_reg[0]_i_2__84_5\,
      O => \q0[0]_i_5__84_n_3\
    );
\q0[0]_i_6__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08B0900008000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__84_0\,
      I1 => \q0_reg[0]_i_2__84_2\,
      I2 => \q0_reg[0]_i_2__84_4\,
      I3 => \q0_reg[0]_i_2__84_3\,
      I4 => \q0_reg[0]_i_2__84_5\,
      I5 => \q0_reg[0]_i_2__84_1\,
      O => \q0[0]_i_6__84_n_3\
    );
\q0[0]_i_7__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080040000000B000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__84_5\,
      I1 => \q0_reg[0]_i_2__84_0\,
      I2 => \q0_reg[0]_i_2__84_2\,
      I3 => \q0_reg[0]_i_2__84_3\,
      I4 => \q0_reg[0]_i_2__84_4\,
      I5 => \q0_reg[0]_i_2__84_1\,
      O => \q0[0]_i_7__84_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__84_n_3\,
      Q => p_ZL14storage_matrix_67_q0,
      R => '0'
    );
\q0_reg[0]_i_1__84\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__84_n_3\,
      I1 => \q0_reg[0]_i_3__84_n_3\,
      O => \q0_reg[0]_i_1__84_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__94_n_3\,
      I1 => \q0[0]_i_5__84_n_3\,
      O => \q0_reg[0]_i_2__84_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__84_n_3\,
      I1 => \q0[0]_i_7__84_n_3\,
      O => \q0_reg[0]_i_3__84_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_68_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_68_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__105_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__105_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__105_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__105_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__105_4\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_68_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_68_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_68_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_68_ROM_AUTO_1R is
  signal \q0[0]_i_4__118_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__105_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__105_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__105_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__105_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__105_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__105_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800006000003000"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__105_0\,
      I2 => \q0_reg[0]_i_3__105_1\,
      I3 => \q0_reg[0]_i_3__105_2\,
      I4 => \q0_reg[0]_i_3__105_3\,
      I5 => \q0_reg[0]_i_3__105_4\,
      O => \q0[0]_i_4__118_n_3\
    );
\q0[0]_i_5__105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020204000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__105_1\,
      I1 => \q0_reg[0]_i_3__105_2\,
      I2 => \q0_reg[0]_i_3__105_3\,
      I3 => \q0_reg[0]_i_3__105_4\,
      I4 => \q0_reg[0]_i_3__105_0\,
      I5 => Q(0),
      O => \q0[0]_i_5__105_n_3\
    );
\q0[0]_i_6__105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000100400804"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__105_0\,
      I2 => \q0_reg[0]_i_3__105_1\,
      I3 => \q0_reg[0]_i_3__105_2\,
      I4 => \q0_reg[0]_i_3__105_3\,
      I5 => \q0_reg[0]_i_3__105_4\,
      O => \q0[0]_i_6__105_n_3\
    );
\q0[0]_i_7__105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800201"
    )
        port map (
      I0 => \q0_reg[0]_i_3__105_1\,
      I1 => \q0_reg[0]_i_3__105_2\,
      I2 => \q0_reg[0]_i_3__105_3\,
      I3 => \q0_reg[0]_i_3__105_4\,
      I4 => \q0_reg[0]_i_3__105_0\,
      I5 => Q(0),
      O => \q0[0]_i_7__105_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__105_n_3\,
      Q => p_ZL14storage_matrix_68_q0,
      R => '0'
    );
\q0_reg[0]_i_1__105\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__105_n_3\,
      I1 => \q0_reg[0]_i_3__105_n_3\,
      O => \q0_reg[0]_i_1__105_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_2__105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__118_n_3\,
      I1 => \q0[0]_i_5__105_n_3\,
      O => \q0_reg[0]_i_2__105_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__105_n_3\,
      I1 => \q0[0]_i_7__105_n_3\,
      O => \q0_reg[0]_i_3__105_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_69_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_69_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_i_2__129_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__129_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__129_2\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_69_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_69_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_69_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_69_ROM_AUTO_1R is
  signal \q0[0]_i_4__149_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__130_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__130_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__129_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__129_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__129_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__129_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000001000400000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__129_0\,
      I3 => Q(2),
      I4 => \q0_reg[0]_i_2__129_1\,
      I5 => \q0_reg[0]_i_2__129_2\,
      O => \q0[0]_i_4__149_n_3\
    );
\q0[0]_i_5__130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008020000840040"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_2__129_0\,
      I2 => \q0_reg[0]_i_2__129_1\,
      I3 => Q(2),
      I4 => \q0_reg[0]_i_2__129_2\,
      I5 => Q(1),
      O => \q0[0]_i_5__130_n_3\
    );
\q0[0]_i_6__130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000050080"
    )
        port map (
      I0 => \q0_reg[0]_i_2__129_2\,
      I1 => \q0_reg[0]_i_2__129_1\,
      I2 => Q(2),
      I3 => \q0_reg[0]_i_2__129_0\,
      I4 => Q(1),
      I5 => Q(0),
      O => \q0[0]_i_6__130_n_3\
    );
\q0[0]_i_7__129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000C0A802010"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__129_2\,
      I3 => \q0_reg[0]_i_2__129_1\,
      I4 => Q(2),
      I5 => \q0_reg[0]_i_2__129_0\,
      O => \q0[0]_i_7__129_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__129_n_3\,
      Q => p_ZL14storage_matrix_69_q0,
      R => '0'
    );
\q0_reg[0]_i_1__129\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__129_n_3\,
      I1 => \q0_reg[0]_i_3__129_n_3\,
      O => \q0_reg[0]_i_1__129_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__129\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__149_n_3\,
      I1 => \q0[0]_i_5__130_n_3\,
      O => \q0_reg[0]_i_2__129_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__129\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__130_n_3\,
      I1 => \q0[0]_i_7__129_n_3\,
      O => \q0_reg[0]_i_3__129_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_6_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_6_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__147_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_2__147_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__147_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__147_3\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_6_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_6_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_6_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_6_ROM_AUTO_1R is
  signal \q0[0]_i_4__172_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__148_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__148_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__147_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__147_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__147_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__147_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040014000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__147_1\,
      I2 => \q0_reg[0]_i_2__147_2\,
      I3 => \q0_reg[0]_i_2__147_3\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_2__147_0\,
      O => \q0[0]_i_4__172_n_3\
    );
\q0[0]_i_5__148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001040000"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__147_1\,
      I2 => \q0_reg[0]_i_2__147_2\,
      I3 => \q0_reg[0]_i_2__147_3\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_2__147_0\,
      O => \q0[0]_i_5__148_n_3\
    );
\q0[0]_i_6__148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820100000800051"
    )
        port map (
      I0 => \q0_reg[0]_i_2__147_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__147_1\,
      I3 => \q0_reg[0]_i_2__147_2\,
      I4 => \q0_reg[0]_i_2__147_3\,
      I5 => Q(0),
      O => \q0[0]_i_6__148_n_3\
    );
\q0[0]_i_7__147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002140000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__147_1\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_2__147_3\,
      I3 => \q0_reg[0]_i_2__147_2\,
      I4 => Q(1),
      I5 => \q0_reg[0]_i_2__147_0\,
      O => \q0[0]_i_7__147_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__147_n_3\,
      Q => p_ZL14storage_matrix_6_q0,
      R => '0'
    );
\q0_reg[0]_i_1__147\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__147_n_3\,
      I1 => \q0_reg[0]_i_3__147_n_3\,
      O => \q0_reg[0]_i_1__147_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__147\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__172_n_3\,
      I1 => \q0[0]_i_5__148_n_3\,
      O => \q0_reg[0]_i_2__147_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__147\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__148_n_3\,
      I1 => \q0[0]_i_7__147_n_3\,
      O => \q0_reg[0]_i_3__147_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_70_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_70_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_70_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_70_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_70_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_70_ROM_AUTO_1R is
  signal \q0[0]_i_1__44_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__43_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__38_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__180_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \q0[0]_i_2__43_n_3\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0[0]_i_3__38_n_3\,
      I3 => \q0_reg[0]_1\,
      I4 => \q0[0]_i_4__180_n_3\,
      O => \q0[0]_i_1__44_n_3\
    );
\q0[0]_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000040002"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_4\,
      I2 => Q(0),
      I3 => address0(1),
      I4 => address0(0),
      I5 => \q0_reg[0]_3\,
      O => \q0[0]_i_2__43_n_3\
    );
\q0[0]_i_3__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => address0(0),
      I2 => address0(1),
      I3 => Q(0),
      I4 => \q0_reg[0]_4\,
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_3__38_n_3\
    );
\q0[0]_i_4__180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004008020A800001"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_3\,
      I2 => address0(0),
      I3 => address0(1),
      I4 => Q(0),
      I5 => \q0_reg[0]_4\,
      O => \q0[0]_i_4__180_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_5\(0),
      D => \q0[0]_i_1__44_n_3\,
      Q => p_ZL14storage_matrix_70_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_71_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_5\ : in STD_LOGIC;
    \q0_reg[0]_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_71_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_71_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_71_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_71_ROM_AUTO_1R is
  signal \q0[0]_i_1__53_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__52_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__46_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202000002020FF00"
    )
        port map (
      I0 => \q0[0]_i_2__52_n_3\,
      I1 => address0(1),
      I2 => \q0_reg[0]_1\,
      I3 => \q0[0]_i_3__46_n_3\,
      I4 => \q0_reg[0]_2\,
      I5 => \q0_reg[0]_3\,
      O => \q0[0]_i_1__53_n_3\
    );
\q0[0]_i_2__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000083"
    )
        port map (
      I0 => \q0_reg[0]_4\(0),
      I1 => \q0_reg[0]_5\,
      I2 => \q0_reg[0]_3\,
      I3 => \q0_reg[0]_6\,
      I4 => address0(0),
      O => \q0[0]_i_2__52_n_3\
    );
\q0[0]_i_3__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2400000000000208"
    )
        port map (
      I0 => \q0_reg[0]_6\,
      I1 => \q0_reg[0]_5\,
      I2 => \q0_reg[0]_1\,
      I3 => address0(1),
      I4 => address0(0),
      I5 => \q0_reg[0]_4\(0),
      O => \q0[0]_i_3__46_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0[0]_i_1__53_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_72_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_72_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__7_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__7_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__7_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__7_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__7_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__7_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_72_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_72_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_72_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_72_ROM_AUTO_1R is
  signal \q0[0]_i_4__7_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__7_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__7_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__7_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__7_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__7_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8300002002008000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__7_0\,
      I1 => \q0_reg[0]_i_3__7_1\,
      I2 => \q0_reg[0]_i_3__7_3\,
      I3 => \q0_reg[0]_i_3__7_2\,
      I4 => \q0_reg[0]_i_3__7_4\,
      I5 => \q0_reg[0]_i_3__7_5\,
      O => \q0[0]_i_4__7_n_3\
    );
\q0[0]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080800120A100405"
    )
        port map (
      I0 => \q0_reg[0]_i_3__7_0\,
      I1 => \q0_reg[0]_i_3__7_5\,
      I2 => \q0_reg[0]_i_3__7_1\,
      I3 => \q0_reg[0]_i_3__7_2\,
      I4 => \q0_reg[0]_i_3__7_3\,
      I5 => \q0_reg[0]_i_3__7_4\,
      O => \q0[0]_i_5__7_n_3\
    );
\q0[0]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000240001011"
    )
        port map (
      I0 => \q0_reg[0]_i_3__7_0\,
      I1 => \q0_reg[0]_i_3__7_4\,
      I2 => \q0_reg[0]_i_3__7_3\,
      I3 => \q0_reg[0]_i_3__7_2\,
      I4 => \q0_reg[0]_i_3__7_1\,
      I5 => \q0_reg[0]_i_3__7_5\,
      O => \q0[0]_i_6__7_n_3\
    );
\q0[0]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002446000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__7_0\,
      I1 => \q0_reg[0]_i_3__7_1\,
      I2 => \q0_reg[0]_i_3__7_2\,
      I3 => \q0_reg[0]_i_3__7_3\,
      I4 => \q0_reg[0]_i_3__7_4\,
      I5 => \q0_reg[0]_i_3__7_5\,
      O => \q0[0]_i_7__7_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__7_n_3\,
      Q => p_ZL14storage_matrix_72_q0,
      R => '0'
    );
\q0_reg[0]_i_1__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__7_n_3\,
      I1 => \q0_reg[0]_i_3__7_n_3\,
      O => \q0_reg[0]_i_1__7_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__7_n_3\,
      I1 => \q0[0]_i_5__7_n_3\,
      O => \q0_reg[0]_i_2__7_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__7_n_3\,
      I1 => \q0[0]_i_7__7_n_3\,
      O => \q0_reg[0]_i_3__7_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_73_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_73_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__35_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__35_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__35_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__35_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__35_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__35_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_73_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_73_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_73_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_73_ROM_AUTO_1R is
  signal \q0[0]_i_4__38_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__35_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__35_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__35_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__35_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__35_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__35_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0120002200000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__35_0\,
      I1 => \q0_reg[0]_i_3__35_1\,
      I2 => \q0_reg[0]_i_3__35_2\,
      I3 => \q0_reg[0]_i_3__35_3\,
      I4 => \q0_reg[0]_i_3__35_4\,
      I5 => \q0_reg[0]_i_3__35_5\,
      O => \q0[0]_i_4__38_n_3\
    );
\q0[0]_i_5__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0120000000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__35_0\,
      I1 => \q0_reg[0]_i_3__35_1\,
      I2 => \q0_reg[0]_i_3__35_3\,
      I3 => \q0_reg[0]_i_3__35_2\,
      I4 => \q0_reg[0]_i_3__35_4\,
      I5 => \q0_reg[0]_i_3__35_5\,
      O => \q0[0]_i_5__35_n_3\
    );
\q0[0]_i_6__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000010080800040"
    )
        port map (
      I0 => \q0_reg[0]_i_3__35_0\,
      I1 => \q0_reg[0]_i_3__35_5\,
      I2 => \q0_reg[0]_i_3__35_3\,
      I3 => \q0_reg[0]_i_3__35_2\,
      I4 => \q0_reg[0]_i_3__35_4\,
      I5 => \q0_reg[0]_i_3__35_1\,
      O => \q0[0]_i_6__35_n_3\
    );
\q0[0]_i_7__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0140080100000200"
    )
        port map (
      I0 => \q0_reg[0]_i_3__35_0\,
      I1 => \q0_reg[0]_i_3__35_4\,
      I2 => \q0_reg[0]_i_3__35_2\,
      I3 => \q0_reg[0]_i_3__35_3\,
      I4 => \q0_reg[0]_i_3__35_1\,
      I5 => \q0_reg[0]_i_3__35_5\,
      O => \q0[0]_i_7__35_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__35_n_3\,
      Q => p_ZL14storage_matrix_73_q0,
      R => '0'
    );
\q0_reg[0]_i_1__35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__35_n_3\,
      I1 => \q0_reg[0]_i_3__35_n_3\,
      O => \q0_reg[0]_i_1__35_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__38_n_3\,
      I1 => \q0[0]_i_5__35_n_3\,
      O => \q0_reg[0]_i_2__35_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__35_n_3\,
      I1 => \q0[0]_i_7__35_n_3\,
      O => \q0_reg[0]_i_3__35_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_74_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_74_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_74_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_74_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_74_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_74_ROM_AUTO_1R is
  signal \q0[0]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__12_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__10_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__65_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0C0C0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__12_n_3\,
      I1 => \q0[0]_i_3__10_n_3\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0[0]_i_4__65_n_3\,
      I4 => address0(1),
      I5 => Q(0),
      O => \q0[0]_i_1__12_n_3\
    );
\q0[0]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200020000101002"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_3\,
      I2 => address0(0),
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_4\,
      I5 => address0(1),
      O => \q0[0]_i_2__12_n_3\
    );
\q0[0]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020010000004"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \q0_reg[0]_4\,
      I4 => address0(0),
      I5 => address0(1),
      O => \q0[0]_i_3__10_n_3\
    );
\q0[0]_i_4__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20C08140"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_2\,
      I3 => \q0_reg[0]_4\,
      I4 => address0(0),
      O => \q0[0]_i_4__65_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_5\(0),
      D => \q0[0]_i_1__12_n_3\,
      Q => p_ZL14storage_matrix_74_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_75_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_75_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__85_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__85_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__85_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__85_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__85_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__85_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_75_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_75_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_75_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_75_ROM_AUTO_1R is
  signal \q0[0]_i_4__95_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__85_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__85_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__85_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__85_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__85_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__85_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080400000A4"
    )
        port map (
      I0 => \q0_reg[0]_i_3__85_0\,
      I1 => \q0_reg[0]_i_3__85_2\,
      I2 => \q0_reg[0]_i_3__85_4\,
      I3 => \q0_reg[0]_i_3__85_3\,
      I4 => \q0_reg[0]_i_3__85_5\,
      I5 => \q0_reg[0]_i_3__85_1\,
      O => \q0[0]_i_4__95_n_3\
    );
\q0[0]_i_5__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008100004000020"
    )
        port map (
      I0 => \q0_reg[0]_i_3__85_0\,
      I1 => \q0_reg[0]_i_3__85_1\,
      I2 => \q0_reg[0]_i_3__85_2\,
      I3 => \q0_reg[0]_i_3__85_4\,
      I4 => \q0_reg[0]_i_3__85_3\,
      I5 => \q0_reg[0]_i_3__85_5\,
      O => \q0[0]_i_5__85_n_3\
    );
\q0[0]_i_6__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048800A000001802"
    )
        port map (
      I0 => \q0_reg[0]_i_3__85_0\,
      I1 => \q0_reg[0]_i_3__85_1\,
      I2 => \q0_reg[0]_i_3__85_2\,
      I3 => \q0_reg[0]_i_3__85_3\,
      I4 => \q0_reg[0]_i_3__85_4\,
      I5 => \q0_reg[0]_i_3__85_5\,
      O => \q0[0]_i_6__85_n_3\
    );
\q0[0]_i_7__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080043000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__85_1\,
      I1 => \q0_reg[0]_i_3__85_0\,
      I2 => \q0_reg[0]_i_3__85_2\,
      I3 => \q0_reg[0]_i_3__85_4\,
      I4 => \q0_reg[0]_i_3__85_3\,
      I5 => \q0_reg[0]_i_3__85_5\,
      O => \q0[0]_i_7__85_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__85_n_3\,
      Q => p_ZL14storage_matrix_75_q0,
      R => '0'
    );
\q0_reg[0]_i_1__85\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__85_n_3\,
      I1 => \q0_reg[0]_i_3__85_n_3\,
      O => \q0_reg[0]_i_1__85_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__95_n_3\,
      I1 => \q0[0]_i_5__85_n_3\,
      O => \q0_reg[0]_i_2__85_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__85_n_3\,
      I1 => \q0[0]_i_7__85_n_3\,
      O => \q0_reg[0]_i_3__85_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_76_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_76_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__106_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__106_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__106_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__106_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__106_4\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_76_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_76_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_76_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_76_ROM_AUTO_1R is
  signal \q0[0]_i_4__119_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__106_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__106_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__106_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__106_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__106_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__106_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004000800B"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__106_0\,
      I2 => \q0_reg[0]_i_2__106_4\,
      I3 => \q0_reg[0]_i_2__106_2\,
      I4 => \q0_reg[0]_i_2__106_3\,
      I5 => \q0_reg[0]_i_2__106_1\,
      O => \q0[0]_i_4__119_n_3\
    );
\q0[0]_i_5__106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0850108402000020"
    )
        port map (
      I0 => \q0_reg[0]_i_2__106_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__106_3\,
      I3 => \q0_reg[0]_i_2__106_2\,
      I4 => \q0_reg[0]_i_2__106_4\,
      I5 => \q0_reg[0]_i_2__106_1\,
      O => \q0[0]_i_5__106_n_3\
    );
\q0[0]_i_6__106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001600800000410"
    )
        port map (
      I0 => \q0_reg[0]_i_2__106_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_2__106_1\,
      I3 => \q0_reg[0]_i_2__106_2\,
      I4 => \q0_reg[0]_i_2__106_3\,
      I5 => \q0_reg[0]_i_2__106_4\,
      O => \q0[0]_i_6__106_n_3\
    );
\q0[0]_i_7__106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__106_4\,
      I2 => \q0_reg[0]_i_2__106_2\,
      I3 => \q0_reg[0]_i_2__106_3\,
      I4 => \q0_reg[0]_i_2__106_1\,
      I5 => \q0_reg[0]_i_2__106_0\,
      O => \q0[0]_i_7__106_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__106_n_3\,
      Q => p_ZL14storage_matrix_76_q0,
      R => '0'
    );
\q0_reg[0]_i_1__106\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__106_n_3\,
      I1 => \q0_reg[0]_i_3__106_n_3\,
      O => \q0_reg[0]_i_1__106_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__119_n_3\,
      I1 => \q0[0]_i_5__106_n_3\,
      O => \q0_reg[0]_i_2__106_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__106_n_3\,
      I1 => \q0[0]_i_7__106_n_3\,
      O => \q0_reg[0]_i_3__106_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_77_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_77_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__130_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__130_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__130_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__130_3\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_77_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_77_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_77_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_77_ROM_AUTO_1R is
  signal \q0[0]_i_4__150_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__131_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__131_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__130_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__130_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__130_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__130_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000002000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__130_0\,
      I1 => \q0_reg[0]_i_3__130_3\,
      I2 => Q(2),
      I3 => \q0_reg[0]_i_3__130_2\,
      I4 => \q0_reg[0]_i_3__130_1\,
      I5 => Q(1),
      O => \q0[0]_i_4__150_n_3\
    );
\q0[0]_i_5__131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002080000001000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__130_0\,
      I1 => \q0_reg[0]_i_3__130_3\,
      I2 => \q0_reg[0]_i_3__130_2\,
      I3 => Q(2),
      I4 => \q0_reg[0]_i_3__130_1\,
      I5 => Q(1),
      O => \q0[0]_i_5__131_n_3\
    );
\q0[0]_i_6__131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030008012002005"
    )
        port map (
      I0 => \q0_reg[0]_i_3__130_0\,
      I1 => \q0_reg[0]_i_3__130_2\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__130_1\,
      I4 => Q(2),
      I5 => \q0_reg[0]_i_3__130_3\,
      O => \q0[0]_i_6__131_n_3\
    );
\q0[0]_i_7__130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028004044080001"
    )
        port map (
      I0 => \q0_reg[0]_i_3__130_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_3__130_1\,
      I3 => Q(2),
      I4 => \q0_reg[0]_i_3__130_2\,
      I5 => \q0_reg[0]_i_3__130_3\,
      O => \q0[0]_i_7__130_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__130_n_3\,
      Q => p_ZL14storage_matrix_77_q0,
      R => '0'
    );
\q0_reg[0]_i_1__130\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__130_n_3\,
      I1 => \q0_reg[0]_i_3__130_n_3\,
      O => \q0_reg[0]_i_1__130_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__130\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__150_n_3\,
      I1 => \q0[0]_i_5__131_n_3\,
      O => \q0_reg[0]_i_2__130_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__130\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__131_n_3\,
      I1 => \q0[0]_i_7__130_n_3\,
      O => \q0_reg[0]_i_3__130_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_78_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_78_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__154_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__154_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_i_3__154_2\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_78_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_78_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_78_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_78_ROM_AUTO_1R is
  signal \q0[0]_i_4__181_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__155_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__155_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__154_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__154_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__154_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__154_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440160000000013"
    )
        port map (
      I0 => \q0_reg[0]_i_3__154_0\,
      I1 => \q0_reg[0]_i_3__154_1\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \q0_reg[0]_i_3__154_2\,
      I5 => Q(2),
      O => \q0[0]_i_4__181_n_3\
    );
\q0[0]_i_5__155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100002000080000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__154_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__154_2\,
      I4 => Q(2),
      I5 => \q0_reg[0]_i_3__154_1\,
      O => \q0[0]_i_5__155_n_3\
    );
\q0[0]_i_6__155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000080012000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__154_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__154_2\,
      I4 => Q(2),
      I5 => \q0_reg[0]_i_3__154_1\,
      O => \q0[0]_i_6__155_n_3\
    );
\q0[0]_i_7__154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080028010000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__154_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__154_2\,
      I4 => Q(2),
      I5 => \q0_reg[0]_i_3__154_1\,
      O => \q0[0]_i_7__154_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__154_n_3\,
      Q => p_ZL14storage_matrix_78_q0,
      R => '0'
    );
\q0_reg[0]_i_1__154\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__154_n_3\,
      I1 => \q0_reg[0]_i_3__154_n_3\,
      O => \q0_reg[0]_i_1__154_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__154\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__181_n_3\,
      I1 => \q0[0]_i_5__155_n_3\,
      O => \q0_reg[0]_i_2__154_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__154\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__155_n_3\,
      I1 => \q0[0]_i_7__154_n_3\,
      O => \q0_reg[0]_i_3__154_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_79_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_79_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__177_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__177_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__177_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__177_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__177_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__177_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_79_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_79_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_79_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_79_ROM_AUTO_1R is
  signal \q0[0]_i_4__210_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__179_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__178_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__177_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__177_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__177_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__177_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0108004088008000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__177_0\,
      I1 => \q0_reg[0]_i_3__177_2\,
      I2 => \q0_reg[0]_i_3__177_3\,
      I3 => \q0_reg[0]_i_3__177_4\,
      I4 => \q0_reg[0]_i_3__177_5\,
      I5 => \q0_reg[0]_i_3__177_1\,
      O => \q0[0]_i_4__210_n_3\
    );
\q0[0]_i_5__179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0448204030480000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__177_0\,
      I1 => \q0_reg[0]_i_3__177_1\,
      I2 => \q0_reg[0]_i_3__177_2\,
      I3 => \q0_reg[0]_i_3__177_3\,
      I4 => \q0_reg[0]_i_3__177_4\,
      I5 => \q0_reg[0]_i_3__177_5\,
      O => \q0[0]_i_5__179_n_3\
    );
\q0[0]_i_6__178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000000040A0010"
    )
        port map (
      I0 => \q0_reg[0]_i_3__177_0\,
      I1 => \q0_reg[0]_i_3__177_2\,
      I2 => \q0_reg[0]_i_3__177_3\,
      I3 => \q0_reg[0]_i_3__177_4\,
      I4 => \q0_reg[0]_i_3__177_5\,
      I5 => \q0_reg[0]_i_3__177_1\,
      O => \q0[0]_i_6__178_n_3\
    );
\q0[0]_i_7__177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400008011000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__177_0\,
      I1 => \q0_reg[0]_i_3__177_1\,
      I2 => \q0_reg[0]_i_3__177_5\,
      I3 => \q0_reg[0]_i_3__177_3\,
      I4 => \q0_reg[0]_i_3__177_4\,
      I5 => \q0_reg[0]_i_3__177_2\,
      O => \q0[0]_i_7__177_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__177_n_3\,
      Q => p_ZL14storage_matrix_79_q0,
      R => '0'
    );
\q0_reg[0]_i_1__177\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__177_n_3\,
      I1 => \q0_reg[0]_i_3__177_n_3\,
      O => \q0_reg[0]_i_1__177_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__177\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__210_n_3\,
      I1 => \q0[0]_i_5__179_n_3\,
      O => \q0_reg[0]_i_2__177_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__177\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__178_n_3\,
      I1 => \q0[0]_i_7__177_n_3\,
      O => \q0_reg[0]_i_3__177_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_7_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_7_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_7_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_7_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_7_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_7_ROM_AUTO_1R is
  signal \q0[0]_i_4__204_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__174_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__173_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__172_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__172_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__172_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__172_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400001"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(5),
      I4 => Q(2),
      I5 => Q(1),
      O => \q0[0]_i_4__204_n_3\
    );
\q0[0]_i_5__174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800008020000100"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(6),
      O => \q0[0]_i_5__174_n_3\
    );
\q0[0]_i_6__173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(1),
      O => \q0[0]_i_6__173_n_3\
    );
\q0[0]_i_7__172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400100100000080"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(2),
      I4 => Q(4),
      I5 => Q(6),
      O => \q0[0]_i_7__172_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__172_n_3\,
      Q => p_ZL14storage_matrix_7_q0,
      R => '0'
    );
\q0_reg[0]_i_1__172\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__172_n_3\,
      I1 => \q0_reg[0]_i_3__172_n_3\,
      O => \q0_reg[0]_i_1__172_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__172\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__204_n_3\,
      I1 => \q0[0]_i_5__174_n_3\,
      O => \q0_reg[0]_i_2__172_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__172\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__173_n_3\,
      I1 => \q0[0]_i_7__172_n_3\,
      O => \q0_reg[0]_i_3__172_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_80_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_80_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__8_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__8_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__8_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__8_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__8_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__8_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_80_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_80_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_80_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_80_ROM_AUTO_1R is
  signal \q0[0]_i_4__8_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__8_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__8_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__8_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__8_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__8_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000800"
    )
        port map (
      I0 => \q0_reg[0]_i_2__8_0\,
      I1 => \q0_reg[0]_i_2__8_5\,
      I2 => \q0_reg[0]_i_2__8_4\,
      I3 => \q0_reg[0]_i_2__8_3\,
      I4 => \q0_reg[0]_i_2__8_2\,
      I5 => \q0_reg[0]_i_2__8_1\,
      O => \q0[0]_i_4__8_n_3\
    );
\q0[0]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0120200000005111"
    )
        port map (
      I0 => \q0_reg[0]_i_2__8_0\,
      I1 => \q0_reg[0]_i_2__8_1\,
      I2 => \q0_reg[0]_i_2__8_3\,
      I3 => \q0_reg[0]_i_2__8_5\,
      I4 => \q0_reg[0]_i_2__8_4\,
      I5 => \q0_reg[0]_i_2__8_2\,
      O => \q0[0]_i_5__8_n_3\
    );
\q0[0]_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4003000000001408"
    )
        port map (
      I0 => \q0_reg[0]_i_2__8_0\,
      I1 => \q0_reg[0]_i_2__8_1\,
      I2 => \q0_reg[0]_i_2__8_5\,
      I3 => \q0_reg[0]_i_2__8_3\,
      I4 => \q0_reg[0]_i_2__8_4\,
      I5 => \q0_reg[0]_i_2__8_2\,
      O => \q0[0]_i_6__8_n_3\
    );
\q0[0]_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000A40000003"
    )
        port map (
      I0 => \q0_reg[0]_i_2__8_0\,
      I1 => \q0_reg[0]_i_2__8_1\,
      I2 => \q0_reg[0]_i_2__8_2\,
      I3 => \q0_reg[0]_i_2__8_3\,
      I4 => \q0_reg[0]_i_2__8_4\,
      I5 => \q0_reg[0]_i_2__8_5\,
      O => \q0[0]_i_7__8_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__8_n_3\,
      Q => p_ZL14storage_matrix_80_q0,
      R => '0'
    );
\q0_reg[0]_i_1__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__8_n_3\,
      I1 => \q0_reg[0]_i_3__8_n_3\,
      O => \q0_reg[0]_i_1__8_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__8_n_3\,
      I1 => \q0[0]_i_5__8_n_3\,
      O => \q0_reg[0]_i_2__8_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__8_n_3\,
      I1 => \q0[0]_i_7__8_n_3\,
      O => \q0_reg[0]_i_3__8_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_81_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_81_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__36_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__36_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__36_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__36_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__36_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__36_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_81_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_81_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_81_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_81_ROM_AUTO_1R is
  signal \q0[0]_i_4__39_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__36_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__36_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__36_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__36_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__36_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__36_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2004028002022002"
    )
        port map (
      I0 => \q0_reg[0]_i_3__36_0\,
      I1 => \q0_reg[0]_i_3__36_2\,
      I2 => \q0_reg[0]_i_3__36_3\,
      I3 => \q0_reg[0]_i_3__36_4\,
      I4 => \q0_reg[0]_i_3__36_5\,
      I5 => \q0_reg[0]_i_3__36_1\,
      O => \q0[0]_i_4__39_n_3\
    );
\q0[0]_i_5__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2004020004081004"
    )
        port map (
      I0 => \q0_reg[0]_i_3__36_0\,
      I1 => \q0_reg[0]_i_3__36_1\,
      I2 => \q0_reg[0]_i_3__36_5\,
      I3 => \q0_reg[0]_i_3__36_4\,
      I4 => \q0_reg[0]_i_3__36_3\,
      I5 => \q0_reg[0]_i_3__36_2\,
      O => \q0[0]_i_5__36_n_3\
    );
\q0[0]_i_6__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8004010000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__36_0\,
      I1 => \q0_reg[0]_i_3__36_1\,
      I2 => \q0_reg[0]_i_3__36_5\,
      I3 => \q0_reg[0]_i_3__36_4\,
      I4 => \q0_reg[0]_i_3__36_3\,
      I5 => \q0_reg[0]_i_3__36_2\,
      O => \q0[0]_i_6__36_n_3\
    );
\q0[0]_i_7__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0902200210030"
    )
        port map (
      I0 => \q0_reg[0]_i_3__36_0\,
      I1 => \q0_reg[0]_i_3__36_1\,
      I2 => \q0_reg[0]_i_3__36_2\,
      I3 => \q0_reg[0]_i_3__36_3\,
      I4 => \q0_reg[0]_i_3__36_4\,
      I5 => \q0_reg[0]_i_3__36_5\,
      O => \q0[0]_i_7__36_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__36_n_3\,
      Q => p_ZL14storage_matrix_81_q0,
      R => '0'
    );
\q0_reg[0]_i_1__36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__36_n_3\,
      I1 => \q0_reg[0]_i_3__36_n_3\,
      O => \q0_reg[0]_i_1__36_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__39_n_3\,
      I1 => \q0[0]_i_5__36_n_3\,
      O => \q0_reg[0]_i_2__36_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_3__36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__36_n_3\,
      I1 => \q0[0]_i_7__36_n_3\,
      O => \q0_reg[0]_i_3__36_n_3\,
      S => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_82_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_82_q0 : out STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_82_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_82_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_82_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_82_ROM_AUTO_1R is
  signal \q0[0]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__13_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__11_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__66_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => address0(0),
      I1 => \q0[0]_i_2__13_n_3\,
      I2 => Q(0),
      I3 => \q0[0]_i_3__11_n_3\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0[0]_i_4__66_n_3\,
      O => \q0[0]_i_1__13_n_3\
    );
\q0[0]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9B7AAFFEFFFAFBFF"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => address0(1),
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[0]_4\,
      O => \q0[0]_i_2__13_n_3\
    );
\q0[0]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000803004848"
    )
        port map (
      I0 => address0(0),
      I1 => \q0_reg[0]_3\,
      I2 => address0(1),
      I3 => \q0_reg[0]_4\,
      I4 => \q0_reg[0]_1\,
      I5 => \q0_reg[0]_2\,
      O => \q0[0]_i_3__11_n_3\
    );
\q0[0]_i_4__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000200000000100"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_4\,
      I3 => \q0_reg[0]_1\,
      I4 => address0(0),
      I5 => address0(1),
      O => \q0[0]_i_4__66_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_5\(0),
      D => \q0[0]_i_1__13_n_3\,
      Q => p_ZL14storage_matrix_82_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_83_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_83_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__86_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__86_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__86_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__86_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__86_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__86_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_83_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_83_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_83_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_83_ROM_AUTO_1R is
  signal \q0[0]_i_4__96_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__86_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__86_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__86_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__86_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__86_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__86_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0801503240044818"
    )
        port map (
      I0 => \q0_reg[0]_i_3__86_0\,
      I1 => \q0_reg[0]_i_3__86_1\,
      I2 => \q0_reg[0]_i_3__86_5\,
      I3 => \q0_reg[0]_i_3__86_2\,
      I4 => \q0_reg[0]_i_3__86_3\,
      I5 => \q0_reg[0]_i_3__86_4\,
      O => \q0[0]_i_4__96_n_3\
    );
\q0[0]_i_5__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600100E00040008"
    )
        port map (
      I0 => \q0_reg[0]_i_3__86_0\,
      I1 => \q0_reg[0]_i_3__86_1\,
      I2 => \q0_reg[0]_i_3__86_4\,
      I3 => \q0_reg[0]_i_3__86_2\,
      I4 => \q0_reg[0]_i_3__86_3\,
      I5 => \q0_reg[0]_i_3__86_5\,
      O => \q0[0]_i_5__86_n_3\
    );
\q0[0]_i_6__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A22000000009000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__86_0\,
      I1 => \q0_reg[0]_i_3__86_1\,
      I2 => \q0_reg[0]_i_3__86_4\,
      I3 => \q0_reg[0]_i_3__86_2\,
      I4 => \q0_reg[0]_i_3__86_3\,
      I5 => \q0_reg[0]_i_3__86_5\,
      O => \q0[0]_i_6__86_n_3\
    );
\q0[0]_i_7__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8040000000109661"
    )
        port map (
      I0 => \q0_reg[0]_i_3__86_0\,
      I1 => \q0_reg[0]_i_3__86_1\,
      I2 => \q0_reg[0]_i_3__86_2\,
      I3 => \q0_reg[0]_i_3__86_3\,
      I4 => \q0_reg[0]_i_3__86_4\,
      I5 => \q0_reg[0]_i_3__86_5\,
      O => \q0[0]_i_7__86_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__86_n_3\,
      Q => p_ZL14storage_matrix_83_q0,
      R => '0'
    );
\q0_reg[0]_i_1__86\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__86_n_3\,
      I1 => \q0_reg[0]_i_3__86_n_3\,
      O => \q0_reg[0]_i_1__86_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__96_n_3\,
      I1 => \q0[0]_i_5__86_n_3\,
      O => \q0_reg[0]_i_2__86_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__86_n_3\,
      I1 => \q0[0]_i_7__86_n_3\,
      O => \q0_reg[0]_i_3__86_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_84_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_84_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_i_3__107_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__107_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__107_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__107_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__107_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__107_5\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_84_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_84_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_84_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_84_ROM_AUTO_1R is
  signal \q0[0]_i_4__120_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__107_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__107_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__107_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__107_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__107_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__107_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0800000811A100"
    )
        port map (
      I0 => \q0_reg[0]_i_3__107_0\,
      I1 => \q0_reg[0]_i_3__107_5\,
      I2 => \q0_reg[0]_i_3__107_1\,
      I3 => \q0_reg[0]_i_3__107_4\,
      I4 => \q0_reg[0]_i_3__107_3\,
      I5 => \q0_reg[0]_i_3__107_2\,
      O => \q0[0]_i_4__120_n_3\
    );
\q0[0]_i_5__107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002022005400140"
    )
        port map (
      I0 => \q0_reg[0]_i_3__107_0\,
      I1 => \q0_reg[0]_i_3__107_1\,
      I2 => \q0_reg[0]_i_3__107_2\,
      I3 => \q0_reg[0]_i_3__107_3\,
      I4 => \q0_reg[0]_i_3__107_4\,
      I5 => \q0_reg[0]_i_3__107_5\,
      O => \q0[0]_i_5__107_n_3\
    );
\q0[0]_i_6__107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1852000500000062"
    )
        port map (
      I0 => \q0_reg[0]_i_3__107_0\,
      I1 => \q0_reg[0]_i_3__107_4\,
      I2 => \q0_reg[0]_i_3__107_5\,
      I3 => \q0_reg[0]_i_3__107_1\,
      I4 => \q0_reg[0]_i_3__107_2\,
      I5 => \q0_reg[0]_i_3__107_3\,
      O => \q0[0]_i_6__107_n_3\
    );
\q0[0]_i_7__107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4905112001020020"
    )
        port map (
      I0 => \q0_reg[0]_i_3__107_0\,
      I1 => \q0_reg[0]_i_3__107_5\,
      I2 => \q0_reg[0]_i_3__107_4\,
      I3 => \q0_reg[0]_i_3__107_3\,
      I4 => \q0_reg[0]_i_3__107_2\,
      I5 => \q0_reg[0]_i_3__107_1\,
      O => \q0[0]_i_7__107_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0_reg[0]_i_1__107_n_3\,
      Q => p_ZL14storage_matrix_84_q0,
      R => '0'
    );
\q0_reg[0]_i_1__107\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__107_n_3\,
      I1 => \q0_reg[0]_i_3__107_n_3\,
      O => \q0_reg[0]_i_1__107_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_2__107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__120_n_3\,
      I1 => \q0[0]_i_5__107_n_3\,
      O => \q0_reg[0]_i_2__107_n_3\,
      S => Q(1)
    );
\q0_reg[0]_i_3__107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__107_n_3\,
      I1 => \q0[0]_i_7__107_n_3\,
      O => \q0_reg[0]_i_3__107_n_3\,
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_85_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_85_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_i_3__131_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__131_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__131_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__131_3\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_85_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_85_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_85_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_85_ROM_AUTO_1R is
  signal \q0[0]_i_4__151_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__132_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__132_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__131_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__131_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__131_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__131_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D10400001010008"
    )
        port map (
      I0 => \q0_reg[0]_i_3__131_0\,
      I1 => \q0_reg[0]_i_3__131_3\,
      I2 => Q(1),
      I3 => \q0_reg[0]_i_3__131_1\,
      I4 => Q(2),
      I5 => \q0_reg[0]_i_3__131_2\,
      O => \q0[0]_i_4__151_n_3\
    );
\q0[0]_i_5__132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040400600A00002"
    )
        port map (
      I0 => \q0_reg[0]_i_3__131_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_3__131_1\,
      I3 => \q0_reg[0]_i_3__131_2\,
      I4 => Q(2),
      I5 => \q0_reg[0]_i_3__131_3\,
      O => \q0[0]_i_5__132_n_3\
    );
\q0[0]_i_6__132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004040082000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__131_0\,
      I1 => Q(1),
      I2 => \q0_reg[0]_i_3__131_1\,
      I3 => Q(2),
      I4 => \q0_reg[0]_i_3__131_2\,
      I5 => \q0_reg[0]_i_3__131_3\,
      O => \q0[0]_i_6__132_n_3\
    );
\q0[0]_i_7__131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000300008080"
    )
        port map (
      I0 => \q0_reg[0]_i_3__131_2\,
      I1 => \q0_reg[0]_i_3__131_0\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \q0_reg[0]_i_3__131_1\,
      I5 => \q0_reg[0]_i_3__131_3\,
      O => \q0[0]_i_7__131_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__131_n_3\,
      Q => p_ZL14storage_matrix_85_q0,
      R => '0'
    );
\q0_reg[0]_i_1__131\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__131_n_3\,
      I1 => \q0_reg[0]_i_3__131_n_3\,
      O => \q0_reg[0]_i_1__131_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__131\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__151_n_3\,
      I1 => \q0[0]_i_5__132_n_3\,
      O => \q0_reg[0]_i_2__131_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__131\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__132_n_3\,
      I1 => \q0[0]_i_7__131_n_3\,
      O => \q0_reg[0]_i_3__131_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_86_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_86_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_86_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_86_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_86_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_86_ROM_AUTO_1R is
  signal \q0[0]_i_1__45_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__44_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__39_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__182_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0[0]_i_2__44_n_3\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0[0]_i_3__39_n_3\,
      I4 => \q0_reg[0]_2\,
      I5 => \q0[0]_i_4__182_n_3\,
      O => \q0[0]_i_1__45_n_3\
    );
\q0[0]_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7E57FFFFFFF"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => \q0_reg[0]_4\,
      I2 => Q(0),
      I3 => \q0_reg[0]_2\,
      I4 => address0(0),
      I5 => address0(1),
      O => \q0[0]_i_2__44_n_3\
    );
\q0[0]_i_3__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002400"
    )
        port map (
      I0 => address0(0),
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_4\,
      I3 => Q(0),
      I4 => address0(1),
      I5 => \q0_reg[0]_0\,
      O => \q0[0]_i_3__39_n_3\
    );
\q0[0]_i_4__182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000010020004"
    )
        port map (
      I0 => address0(1),
      I1 => Q(0),
      I2 => \q0_reg[0]_3\,
      I3 => \q0_reg[0]_0\,
      I4 => address0(0),
      I5 => \q0_reg[0]_4\,
      O => \q0[0]_i_4__182_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_5\(0),
      D => \q0[0]_i_1__45_n_3\,
      Q => p_ZL14storage_matrix_86_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_87_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_87_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_i_2__178_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__178_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__178_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__178_3\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_87_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_87_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_87_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_87_ROM_AUTO_1R is
  signal \q0[0]_i_4__211_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__180_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__179_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__178_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__178_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__178_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__178_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000206220"
    )
        port map (
      I0 => \q0_reg[0]_i_2__178_0\,
      I1 => \q0_reg[0]_i_2__178_1\,
      I2 => \q0_reg[0]_i_2__178_2\,
      I3 => \q0_reg[0]_i_2__178_3\,
      I4 => Q(2),
      I5 => Q(1),
      O => \q0[0]_i_4__211_n_3\
    );
\q0[0]_i_5__180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002200000"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_i_2__178_3\,
      I2 => \q0_reg[0]_i_2__178_2\,
      I3 => Q(2),
      I4 => \q0_reg[0]_i_2__178_1\,
      I5 => \q0_reg[0]_i_2__178_0\,
      O => \q0[0]_i_5__180_n_3\
    );
\q0[0]_i_6__179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000001000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__178_0\,
      I1 => \q0_reg[0]_i_2__178_1\,
      I2 => \q0_reg[0]_i_2__178_2\,
      I3 => \q0_reg[0]_i_2__178_3\,
      I4 => Q(2),
      I5 => Q(1),
      O => \q0[0]_i_6__179_n_3\
    );
\q0[0]_i_7__178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200100000000008A"
    )
        port map (
      I0 => \q0_reg[0]_i_2__178_0\,
      I1 => \q0_reg[0]_i_2__178_1\,
      I2 => \q0_reg[0]_i_2__178_2\,
      I3 => \q0_reg[0]_i_2__178_3\,
      I4 => Q(2),
      I5 => Q(1),
      O => \q0[0]_i_7__178_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__178_n_3\,
      Q => p_ZL14storage_matrix_87_q0,
      R => '0'
    );
\q0_reg[0]_i_1__178\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__178_n_3\,
      I1 => \q0_reg[0]_i_3__178_n_3\,
      O => \q0_reg[0]_i_1__178_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__178\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__211_n_3\,
      I1 => \q0[0]_i_5__180_n_3\,
      O => \q0_reg[0]_i_2__178_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__178\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__179_n_3\,
      I1 => \q0[0]_i_7__178_n_3\,
      O => \q0_reg[0]_i_3__178_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_88_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_88_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__9_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__9_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__9_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__9_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__9_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__9_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_88_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_88_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_88_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_88_ROM_AUTO_1R is
  signal \q0[0]_i_4__9_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__9_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__9_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__9_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__9_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__9_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2001200000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__9_3\,
      I1 => \q0_reg[0]_i_2__9_2\,
      I2 => \q0_reg[0]_i_2__9_5\,
      I3 => \q0_reg[0]_i_2__9_1\,
      I4 => \q0_reg[0]_i_2__9_0\,
      I5 => \q0_reg[0]_i_2__9_4\,
      O => \q0[0]_i_4__9_n_3\
    );
\q0[0]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480680100000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__9_4\,
      I1 => \q0_reg[0]_i_2__9_2\,
      I2 => \q0_reg[0]_i_2__9_5\,
      I3 => \q0_reg[0]_i_2__9_1\,
      I4 => \q0_reg[0]_i_2__9_3\,
      I5 => \q0_reg[0]_i_2__9_0\,
      O => \q0[0]_i_5__9_n_3\
    );
\q0[0]_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110006000000008"
    )
        port map (
      I0 => \q0_reg[0]_i_2__9_4\,
      I1 => \q0_reg[0]_i_2__9_1\,
      I2 => \q0_reg[0]_i_2__9_2\,
      I3 => \q0_reg[0]_i_2__9_5\,
      I4 => \q0_reg[0]_i_2__9_3\,
      I5 => \q0_reg[0]_i_2__9_0\,
      O => \q0[0]_i_6__9_n_3\
    );
\q0[0]_i_7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \q0_reg[0]_i_2__9_0\,
      I1 => \q0_reg[0]_i_2__9_1\,
      I2 => \q0_reg[0]_i_2__9_2\,
      I3 => \q0_reg[0]_i_2__9_3\,
      I4 => \q0_reg[0]_i_2__9_4\,
      O => \q0[0]_i_7__9_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__9_n_3\,
      Q => p_ZL14storage_matrix_88_q0,
      R => '0'
    );
\q0_reg[0]_i_1__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__9_n_3\,
      I1 => \q0_reg[0]_i_3__9_n_3\,
      O => \q0_reg[0]_i_1__9_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__9_n_3\,
      I1 => \q0[0]_i_5__9_n_3\,
      O => \q0_reg[0]_i_2__9_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__9_n_3\,
      I1 => \q0[0]_i_7__9_n_3\,
      O => \q0_reg[0]_i_3__9_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_89_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_89_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__37_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__37_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__37_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__37_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__37_4\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_89_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_89_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_89_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_89_ROM_AUTO_1R is
  signal \q0[0]_i_4__40_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__37_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__37_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__37_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__37_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__37_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__37_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000101031"
    )
        port map (
      I0 => \q0_reg[0]_i_2__37_0\,
      I1 => \q0_reg[0]_i_2__37_4\,
      I2 => \q0_reg[0]_i_2__37_3\,
      I3 => \q0_reg[0]_i_2__37_2\,
      I4 => \q0_reg[0]_i_2__37_1\,
      I5 => Q(0),
      O => \q0[0]_i_4__40_n_3\
    );
\q0[0]_i_5__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2008040020000200"
    )
        port map (
      I0 => \q0_reg[0]_i_2__37_0\,
      I1 => \q0_reg[0]_i_2__37_4\,
      I2 => \q0_reg[0]_i_2__37_2\,
      I3 => \q0_reg[0]_i_2__37_1\,
      I4 => \q0_reg[0]_i_2__37_3\,
      I5 => Q(0),
      O => \q0[0]_i_5__37_n_3\
    );
\q0[0]_i_6__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1002101080060000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__37_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_2__37_3\,
      I3 => \q0_reg[0]_i_2__37_2\,
      I4 => \q0_reg[0]_i_2__37_1\,
      I5 => \q0_reg[0]_i_2__37_4\,
      O => \q0[0]_i_6__37_n_3\
    );
\q0[0]_i_7__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000010042000800"
    )
        port map (
      I0 => \q0_reg[0]_i_2__37_0\,
      I1 => Q(0),
      I2 => \q0_reg[0]_i_2__37_1\,
      I3 => \q0_reg[0]_i_2__37_2\,
      I4 => \q0_reg[0]_i_2__37_3\,
      I5 => \q0_reg[0]_i_2__37_4\,
      O => \q0[0]_i_7__37_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__37_n_3\,
      Q => p_ZL14storage_matrix_89_q0,
      R => '0'
    );
\q0_reg[0]_i_1__37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__37_n_3\,
      I1 => \q0_reg[0]_i_3__37_n_3\,
      O => \q0_reg[0]_i_1__37_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__40_n_3\,
      I1 => \q0[0]_i_5__37_n_3\,
      O => \q0_reg[0]_i_2__37_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__37_n_3\,
      I1 => \q0[0]_i_7__37_n_3\,
      O => \q0_reg[0]_i_3__37_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_8_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_8_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__0_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__0_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__0_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__0_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__0_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__0_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_8_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_8_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_8_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_8_ROM_AUTO_1R is
  signal \q0[0]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__0_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000080200000082"
    )
        port map (
      I0 => \q0_reg[0]_i_3__0_0\,
      I1 => \q0_reg[0]_i_3__0_1\,
      I2 => \q0_reg[0]_i_3__0_2\,
      I3 => \q0_reg[0]_i_3__0_3\,
      I4 => \q0_reg[0]_i_3__0_4\,
      I5 => \q0_reg[0]_i_3__0_5\,
      O => \q0[0]_i_4__0_n_3\
    );
\q0[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000A00000800000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__0_0\,
      I1 => \q0_reg[0]_i_3__0_1\,
      I2 => \q0_reg[0]_i_3__0_2\,
      I3 => \q0_reg[0]_i_3__0_3\,
      I4 => \q0_reg[0]_i_3__0_4\,
      I5 => \q0_reg[0]_i_3__0_5\,
      O => \q0[0]_i_5__0_n_3\
    );
\q0[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000800000050000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__0_0\,
      I1 => \q0_reg[0]_i_3__0_3\,
      I2 => \q0_reg[0]_i_3__0_5\,
      I3 => \q0_reg[0]_i_3__0_4\,
      I4 => \q0_reg[0]_i_3__0_2\,
      I5 => \q0_reg[0]_i_3__0_1\,
      O => \q0[0]_i_6__0_n_3\
    );
\q0[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000180000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__0_0\,
      I1 => \q0_reg[0]_i_3__0_1\,
      I2 => \q0_reg[0]_i_3__0_4\,
      I3 => \q0_reg[0]_i_3__0_3\,
      I4 => \q0_reg[0]_i_3__0_2\,
      I5 => \q0_reg[0]_i_3__0_5\,
      O => \q0[0]_i_7__0_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__0_n_3\,
      Q => p_ZL14storage_matrix_8_q0,
      R => '0'
    );
\q0_reg[0]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__0_n_3\,
      I1 => \q0_reg[0]_i_3__0_n_3\,
      O => \q0_reg[0]_i_1__0_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__0_n_3\,
      I1 => \q0[0]_i_5__0_n_3\,
      O => \q0_reg[0]_i_2__0_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__0_n_3\,
      I1 => \q0[0]_i_7__0_n_3\,
      O => \q0_reg[0]_i_3__0_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_90_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_3__59_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__59_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__59_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__59_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__59_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__59_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_90_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_90_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_90_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_90_ROM_AUTO_1R is
  signal \q0[0]_i_4__67_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__59_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__59_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__59_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__59_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__59_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__59_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300024000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__59_0\,
      I1 => \q0_reg[0]_i_3__59_1\,
      I2 => \q0_reg[0]_i_3__59_2\,
      I3 => \q0_reg[0]_i_3__59_3\,
      I4 => \q0_reg[0]_i_3__59_4\,
      I5 => \q0_reg[0]_i_3__59_5\,
      O => \q0[0]_i_4__67_n_3\
    );
\q0[0]_i_5__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000820000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__59_4\,
      I1 => \q0_reg[0]_i_3__59_3\,
      I2 => \q0_reg[0]_i_3__59_2\,
      I3 => \q0_reg[0]_i_3__59_1\,
      I4 => \q0_reg[0]_i_3__59_0\,
      I5 => \q0_reg[0]_i_3__59_5\,
      O => \q0[0]_i_5__59_n_3\
    );
\q0[0]_i_6__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044000030000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__59_2\,
      I1 => \q0_reg[0]_i_3__59_5\,
      I2 => \q0_reg[0]_i_3__59_3\,
      I3 => \q0_reg[0]_i_3__59_1\,
      I4 => \q0_reg[0]_i_3__59_0\,
      I5 => \q0_reg[0]_i_3__59_4\,
      O => \q0[0]_i_6__59_n_3\
    );
\q0[0]_i_7__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \q0_reg[0]_i_3__59_4\,
      I1 => \q0_reg[0]_i_3__59_0\,
      I2 => \q0_reg[0]_i_3__59_1\,
      I3 => \q0_reg[0]_i_3__59_2\,
      I4 => \q0_reg[0]_i_3__59_3\,
      I5 => \q0_reg[0]_i_3__59_5\,
      O => \q0[0]_i_7__59_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__59_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
\q0_reg[0]_i_1__59\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__59_n_3\,
      I1 => \q0_reg[0]_i_3__59_n_3\,
      O => \q0_reg[0]_i_1__59_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_2__59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__67_n_3\,
      I1 => \q0[0]_i_5__59_n_3\,
      O => \q0_reg[0]_i_2__59_n_3\,
      S => \q0_reg[0]_2\(0)
    );
\q0_reg[0]_i_3__59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__59_n_3\,
      I1 => \q0[0]_i_7__59_n_3\,
      O => \q0_reg[0]_i_3__59_n_3\,
      S => \q0_reg[0]_2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_91_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_91_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__87_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__87_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__87_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__87_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__87_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__87_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_91_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_91_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_91_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_91_ROM_AUTO_1R is
  signal \q0[0]_i_4__97_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__87_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__87_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__87_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__87_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__87_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__87_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008203000200"
    )
        port map (
      I0 => \q0_reg[0]_i_2__87_0\,
      I1 => \q0_reg[0]_i_2__87_5\,
      I2 => \q0_reg[0]_i_2__87_3\,
      I3 => \q0_reg[0]_i_2__87_4\,
      I4 => \q0_reg[0]_i_2__87_2\,
      I5 => \q0_reg[0]_i_2__87_1\,
      O => \q0[0]_i_4__97_n_3\
    );
\q0[0]_i_5__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000041020000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__87_0\,
      I1 => \q0_reg[0]_i_2__87_1\,
      I2 => \q0_reg[0]_i_2__87_2\,
      I3 => \q0_reg[0]_i_2__87_3\,
      I4 => \q0_reg[0]_i_2__87_4\,
      I5 => \q0_reg[0]_i_2__87_5\,
      O => \q0[0]_i_5__87_n_3\
    );
\q0[0]_i_6__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110000000008000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__87_0\,
      I1 => \q0_reg[0]_i_2__87_5\,
      I2 => \q0_reg[0]_i_2__87_3\,
      I3 => \q0_reg[0]_i_2__87_4\,
      I4 => \q0_reg[0]_i_2__87_2\,
      I5 => \q0_reg[0]_i_2__87_1\,
      O => \q0[0]_i_6__87_n_3\
    );
\q0[0]_i_7__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8424010400088000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__87_0\,
      I1 => \q0_reg[0]_i_2__87_1\,
      I2 => \q0_reg[0]_i_2__87_2\,
      I3 => \q0_reg[0]_i_2__87_3\,
      I4 => \q0_reg[0]_i_2__87_4\,
      I5 => \q0_reg[0]_i_2__87_5\,
      O => \q0[0]_i_7__87_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__87_n_3\,
      Q => p_ZL14storage_matrix_91_q0,
      R => '0'
    );
\q0_reg[0]_i_1__87\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__87_n_3\,
      I1 => \q0_reg[0]_i_3__87_n_3\,
      O => \q0_reg[0]_i_1__87_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__97_n_3\,
      I1 => \q0[0]_i_5__87_n_3\,
      O => \q0_reg[0]_i_2__87_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__87_n_3\,
      I1 => \q0[0]_i_7__87_n_3\,
      O => \q0_reg[0]_i_3__87_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_92_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_92_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_92_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_92_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_92_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_92_ROM_AUTO_1R is
  signal \q0[0]_i_1__29_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__28_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__24_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__121_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__28_n_3\,
      I1 => \q0[0]_i_3__24_n_3\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0[0]_i_4__121_n_3\,
      I4 => Q(0),
      O => \q0[0]_i_1__29_n_3\
    );
\q0[0]_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => address0(0),
      I2 => \q0_reg[0]_2\,
      I3 => address0(1),
      I4 => \q0_reg[0]_1\,
      I5 => Q(1),
      O => \q0[0]_i_2__28_n_3\
    );
\q0[0]_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020020100"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => address0(1),
      I2 => \q0_reg[0]_2\,
      I3 => address0(0),
      I4 => \q0_reg[0]_3\,
      I5 => Q(1),
      O => \q0[0]_i_3__24_n_3\
    );
\q0[0]_i_4__121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000800100000800"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_1\,
      I2 => address0(0),
      I3 => \q0_reg[0]_2\,
      I4 => address0(1),
      I5 => \q0_reg[0]_3\,
      O => \q0[0]_i_4__121_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_4\(0),
      D => \q0[0]_i_1__29_n_3\,
      Q => p_ZL14storage_matrix_92_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_93_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_93_q0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_93_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_93_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_93_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_93_ROM_AUTO_1R is
  signal \q0[0]_i_1__37_n_3\ : STD_LOGIC;
  signal \q0[0]_i_2__36_n_3\ : STD_LOGIC;
  signal \q0[0]_i_3__32_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__152_n_3\ : STD_LOGIC;
begin
\q0[0]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \q0[0]_i_2__36_n_3\,
      I1 => Q(1),
      I2 => \q0[0]_i_3__32_n_3\,
      I3 => Q(0),
      I4 => \q0_reg[0]_0\,
      I5 => \q0[0]_i_4__152_n_3\,
      O => \q0[0]_i_1__37_n_3\
    );
\q0[0]_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A000043"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_2\,
      I2 => address0(0),
      I3 => \q0_reg[0]_0\,
      I4 => Q(2),
      I5 => address0(1),
      O => \q0[0]_i_2__36_n_3\
    );
\q0[0]_i_3__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000004400020"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_0\,
      I3 => address0(0),
      I4 => address0(1),
      I5 => Q(2),
      O => \q0[0]_i_3__32_n_3\
    );
\q0[0]_i_4__152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFF7FFBF7FFAF"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_2\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => address0(0),
      I5 => address0(1),
      O => \q0[0]_i_4__152_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_3\(0),
      D => \q0[0]_i_1__37_n_3\,
      Q => p_ZL14storage_matrix_93_q0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_94_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_94_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__155_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__155_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__155_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_94_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_94_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_94_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_94_ROM_AUTO_1R is
  signal \q0[0]_i_4__183_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__156_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__156_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__155_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__155_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__155_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__155_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0802000800000100"
    )
        port map (
      I0 => \q0_reg[0]_i_2__155_0\,
      I1 => \q0_reg[0]_i_3__155_0\,
      I2 => \q0_reg[0]_i_3__155_1\,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => \q0[0]_i_4__183_n_3\
    );
\q0[0]_i_5__156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080040081800"
    )
        port map (
      I0 => \q0_reg[0]_i_2__155_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \q0_reg[0]_i_3__155_1\,
      I4 => Q(0),
      I5 => \q0_reg[0]_i_3__155_0\,
      O => \q0[0]_i_5__156_n_3\
    );
\q0[0]_i_6__156\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \q0_reg[0]_i_3__155_0\,
      I1 => \q0_reg[0]_i_3__155_1\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => \q0[0]_i_6__156_n_3\
    );
\q0[0]_i_7__155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000020008100"
    )
        port map (
      I0 => \q0_reg[0]_i_2__155_0\,
      I1 => \q0_reg[0]_i_3__155_0\,
      I2 => Q(0),
      I3 => \q0_reg[0]_i_3__155_1\,
      I4 => Q(2),
      I5 => Q(1),
      O => \q0[0]_i_7__155_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__155_n_3\,
      Q => p_ZL14storage_matrix_94_q0,
      R => '0'
    );
\q0_reg[0]_i_1__155\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__155_n_3\,
      I1 => \q0_reg[0]_i_3__155_n_3\,
      O => \q0_reg[0]_i_1__155_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__155\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__183_n_3\,
      I1 => \q0[0]_i_5__156_n_3\,
      O => \q0_reg[0]_i_2__155_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__155\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__156_n_3\,
      I1 => \q0[0]_i_7__155_n_3\,
      O => \q0_reg[0]_i_3__155_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_95_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_95_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__179_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__179_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__179_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__179_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__179_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_95_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_95_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_95_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_95_ROM_AUTO_1R is
  signal \q0[0]_i_4__212_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__181_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__180_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__179_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__179_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__179_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__179_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000E04081800"
    )
        port map (
      I0 => \q0_reg[0]_i_3__179_0\,
      I1 => \q0_reg[0]_i_3__179_1\,
      I2 => \q0_reg[0]_i_3__179_2\,
      I3 => \q0_reg[0]_i_3__179_3\,
      I4 => \q0_reg[0]_i_3__179_4\,
      I5 => Q(0),
      O => \q0[0]_i_4__212_n_3\
    );
\q0[0]_i_5__181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000040001024400"
    )
        port map (
      I0 => \q0_reg[0]_i_3__179_0\,
      I1 => \q0_reg[0]_i_3__179_1\,
      I2 => \q0_reg[0]_i_3__179_2\,
      I3 => \q0_reg[0]_i_3__179_3\,
      I4 => \q0_reg[0]_i_3__179_4\,
      I5 => Q(0),
      O => \q0[0]_i_5__181_n_3\
    );
\q0[0]_i_6__180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000024080051"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_i_3__179_3\,
      I2 => \q0_reg[0]_i_3__179_4\,
      I3 => \q0_reg[0]_i_3__179_2\,
      I4 => \q0_reg[0]_i_3__179_1\,
      I5 => \q0_reg[0]_i_3__179_0\,
      O => \q0[0]_i_6__180_n_3\
    );
\q0[0]_i_7__179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0128048402200026"
    )
        port map (
      I0 => \q0_reg[0]_i_3__179_0\,
      I1 => \q0_reg[0]_i_3__179_1\,
      I2 => \q0_reg[0]_i_3__179_2\,
      I3 => \q0_reg[0]_i_3__179_3\,
      I4 => \q0_reg[0]_i_3__179_4\,
      I5 => Q(0),
      O => \q0[0]_i_7__179_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_2\(0),
      D => \q0_reg[0]_i_1__179_n_3\,
      Q => p_ZL14storage_matrix_95_q0,
      R => '0'
    );
\q0_reg[0]_i_1__179\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__179_n_3\,
      I1 => \q0_reg[0]_i_3__179_n_3\,
      O => \q0_reg[0]_i_1__179_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__179\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__212_n_3\,
      I1 => \q0[0]_i_5__181_n_3\,
      O => \q0_reg[0]_i_2__179_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__179\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__180_n_3\,
      I1 => \q0[0]_i_7__179_n_3\,
      O => \q0_reg[0]_i_3__179_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_96_ROM_AUTO_1R is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__10_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__10_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__10_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__10_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__10_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__10_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_96_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_96_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_96_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_96_ROM_AUTO_1R is
  signal \q0[0]_i_4__10_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__10_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__10_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__10_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__10_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__10_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__10_5\,
      I1 => \q0_reg[0]_i_2__10_4\,
      I2 => \q0_reg[0]_i_2__10_3\,
      I3 => \q0_reg[0]_i_2__10_2\,
      I4 => \q0_reg[0]_i_2__10_1\,
      I5 => \q0_reg[0]_i_2__10_0\,
      O => \q0[0]_i_4__10_n_3\
    );
\q0[0]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004100000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__10_5\,
      I1 => \q0_reg[0]_i_2__10_3\,
      I2 => \q0_reg[0]_i_2__10_2\,
      I3 => \q0_reg[0]_i_2__10_4\,
      I4 => \q0_reg[0]_i_2__10_1\,
      I5 => \q0_reg[0]_i_2__10_0\,
      O => \q0[0]_i_5__10_n_3\
    );
\q0[0]_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000400"
    )
        port map (
      I0 => \q0_reg[0]_i_2__10_5\,
      I1 => \q0_reg[0]_i_2__10_1\,
      I2 => \q0_reg[0]_i_2__10_2\,
      I3 => \q0_reg[0]_i_2__10_3\,
      I4 => \q0_reg[0]_i_2__10_4\,
      I5 => \q0_reg[0]_i_2__10_0\,
      O => \q0[0]_i_6__10_n_3\
    );
\q0[0]_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000012000000020"
    )
        port map (
      I0 => \q0_reg[0]_i_2__10_0\,
      I1 => \q0_reg[0]_i_2__10_1\,
      I2 => \q0_reg[0]_i_2__10_2\,
      I3 => \q0_reg[0]_i_2__10_3\,
      I4 => \q0_reg[0]_i_2__10_4\,
      I5 => \q0_reg[0]_i_2__10_5\,
      O => \q0[0]_i_7__10_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__10_n_3\,
      Q => \q0_reg[0]_0\,
      R => '0'
    );
\q0_reg[0]_i_1__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__10_n_3\,
      I1 => \q0_reg[0]_i_3__10_n_3\,
      O => \q0_reg[0]_i_1__10_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_2__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__10_n_3\,
      I1 => \q0[0]_i_5__10_n_3\,
      O => \q0_reg[0]_i_2__10_n_3\,
      S => \q0_reg[0]_2\
    );
\q0_reg[0]_i_3__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__10_n_3\,
      I1 => \q0[0]_i_7__10_n_3\,
      O => \q0_reg[0]_i_3__10_n_3\,
      S => \q0_reg[0]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_97_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_97_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__38_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__38_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__38_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__38_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__38_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__38_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_97_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_97_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_97_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_97_ROM_AUTO_1R is
  signal \q0[0]_i_4__41_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__38_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__38_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__38_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__38_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__38_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__38_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000010350050"
    )
        port map (
      I0 => \q0_reg[0]_i_2__38_0\,
      I1 => \q0_reg[0]_i_2__38_2\,
      I2 => \q0_reg[0]_i_2__38_1\,
      I3 => \q0_reg[0]_i_2__38_4\,
      I4 => \q0_reg[0]_i_2__38_3\,
      I5 => \q0_reg[0]_i_2__38_5\,
      O => \q0[0]_i_4__41_n_3\
    );
\q0[0]_i_5__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A020000004884100"
    )
        port map (
      I0 => \q0_reg[0]_i_2__38_0\,
      I1 => \q0_reg[0]_i_2__38_1\,
      I2 => \q0_reg[0]_i_2__38_2\,
      I3 => \q0_reg[0]_i_2__38_3\,
      I4 => \q0_reg[0]_i_2__38_4\,
      I5 => \q0_reg[0]_i_2__38_5\,
      O => \q0[0]_i_5__38_n_3\
    );
\q0[0]_i_6__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000020000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__38_5\,
      I1 => \q0_reg[0]_i_2__38_3\,
      I2 => \q0_reg[0]_i_2__38_4\,
      I3 => \q0_reg[0]_i_2__38_2\,
      I4 => \q0_reg[0]_i_2__38_1\,
      I5 => \q0_reg[0]_i_2__38_0\,
      O => \q0[0]_i_6__38_n_3\
    );
\q0[0]_i_7__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001C0680"
    )
        port map (
      I0 => \q0_reg[0]_i_2__38_2\,
      I1 => \q0_reg[0]_i_2__38_4\,
      I2 => \q0_reg[0]_i_2__38_3\,
      I3 => \q0_reg[0]_i_2__38_5\,
      I4 => \q0_reg[0]_i_2__38_1\,
      I5 => \q0_reg[0]_i_2__38_0\,
      O => \q0[0]_i_7__38_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__38_n_3\,
      Q => p_ZL14storage_matrix_97_q0,
      R => '0'
    );
\q0_reg[0]_i_1__38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__38_n_3\,
      I1 => \q0_reg[0]_i_3__38_n_3\,
      O => \q0_reg[0]_i_1__38_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__41_n_3\,
      I1 => \q0[0]_i_5__38_n_3\,
      O => \q0_reg[0]_i_2__38_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__38_n_3\,
      I1 => \q0[0]_i_7__38_n_3\,
      O => \q0_reg[0]_i_3__38_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_98_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_98_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_i_2__60_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__60_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__60_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__60_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__60_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__60_5\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_98_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_98_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_98_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_98_ROM_AUTO_1R is
  signal \q0[0]_i_4__68_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__60_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__60_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__60_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__60_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__60_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__60_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8900800200280202"
    )
        port map (
      I0 => \q0_reg[0]_i_2__60_0\,
      I1 => \q0_reg[0]_i_2__60_2\,
      I2 => \q0_reg[0]_i_2__60_3\,
      I3 => \q0_reg[0]_i_2__60_4\,
      I4 => \q0_reg[0]_i_2__60_5\,
      I5 => \q0_reg[0]_i_2__60_1\,
      O => \q0[0]_i_4__68_n_3\
    );
\q0[0]_i_5__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000442930"
    )
        port map (
      I0 => \q0_reg[0]_i_2__60_0\,
      I1 => \q0_reg[0]_i_2__60_5\,
      I2 => \q0_reg[0]_i_2__60_3\,
      I3 => \q0_reg[0]_i_2__60_4\,
      I4 => \q0_reg[0]_i_2__60_2\,
      I5 => \q0_reg[0]_i_2__60_1\,
      O => \q0[0]_i_5__60_n_3\
    );
\q0[0]_i_6__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018080104800800"
    )
        port map (
      I0 => \q0_reg[0]_i_2__60_0\,
      I1 => \q0_reg[0]_i_2__60_1\,
      I2 => \q0_reg[0]_i_2__60_2\,
      I3 => \q0_reg[0]_i_2__60_3\,
      I4 => \q0_reg[0]_i_2__60_4\,
      I5 => \q0_reg[0]_i_2__60_5\,
      O => \q0[0]_i_6__60_n_3\
    );
\q0[0]_i_7__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400001001140810"
    )
        port map (
      I0 => \q0_reg[0]_i_2__60_0\,
      I1 => \q0_reg[0]_i_2__60_1\,
      I2 => \q0_reg[0]_i_2__60_2\,
      I3 => \q0_reg[0]_i_2__60_3\,
      I4 => \q0_reg[0]_i_2__60_4\,
      I5 => \q0_reg[0]_i_2__60_5\,
      O => \q0[0]_i_7__60_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_1\(0),
      D => \q0_reg[0]_i_1__60_n_3\,
      Q => p_ZL14storage_matrix_98_q0,
      R => '0'
    );
\q0_reg[0]_i_1__60\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__60_n_3\,
      I1 => \q0_reg[0]_i_3__60_n_3\,
      O => \q0_reg[0]_i_1__60_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__68_n_3\,
      I1 => \q0[0]_i_5__60_n_3\,
      O => \q0_reg[0]_i_2__60_n_3\,
      S => Q(0)
    );
\q0_reg[0]_i_3__60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__60_n_3\,
      I1 => \q0[0]_i_7__60_n_3\,
      O => \q0_reg[0]_i_3__60_n_3\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_99_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_99_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__88_0\ : in STD_LOGIC;
    \q0_reg[0]_i_2__88_1\ : in STD_LOGIC;
    \q0_reg[0]_i_2__88_2\ : in STD_LOGIC;
    \q0_reg[0]_i_2__88_3\ : in STD_LOGIC;
    \q0_reg[0]_i_2__88_4\ : in STD_LOGIC;
    \q0_reg[0]_i_2__88_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_99_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_99_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_99_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_99_ROM_AUTO_1R is
  signal \q0[0]_i_4__98_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__88_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__88_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__88_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__88_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__88_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__88_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2040094320000000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__88_0\,
      I1 => \q0_reg[0]_i_2__88_1\,
      I2 => \q0_reg[0]_i_2__88_2\,
      I3 => \q0_reg[0]_i_2__88_3\,
      I4 => \q0_reg[0]_i_2__88_4\,
      I5 => \q0_reg[0]_i_2__88_5\,
      O => \q0[0]_i_4__98_n_3\
    );
\q0[0]_i_5__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000104000048"
    )
        port map (
      I0 => \q0_reg[0]_i_2__88_0\,
      I1 => \q0_reg[0]_i_2__88_5\,
      I2 => \q0_reg[0]_i_2__88_2\,
      I3 => \q0_reg[0]_i_2__88_1\,
      I4 => \q0_reg[0]_i_2__88_3\,
      I5 => \q0_reg[0]_i_2__88_4\,
      O => \q0[0]_i_5__88_n_3\
    );
\q0[0]_i_6__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200080200141410"
    )
        port map (
      I0 => \q0_reg[0]_i_2__88_0\,
      I1 => \q0_reg[0]_i_2__88_3\,
      I2 => \q0_reg[0]_i_2__88_1\,
      I3 => \q0_reg[0]_i_2__88_2\,
      I4 => \q0_reg[0]_i_2__88_4\,
      I5 => \q0_reg[0]_i_2__88_5\,
      O => \q0[0]_i_6__88_n_3\
    );
\q0[0]_i_7__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088010002000"
    )
        port map (
      I0 => \q0_reg[0]_i_2__88_0\,
      I1 => \q0_reg[0]_i_2__88_4\,
      I2 => \q0_reg[0]_i_2__88_3\,
      I3 => \q0_reg[0]_i_2__88_1\,
      I4 => \q0_reg[0]_i_2__88_2\,
      I5 => \q0_reg[0]_i_2__88_5\,
      O => \q0[0]_i_7__88_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__88_n_3\,
      Q => p_ZL14storage_matrix_99_q0,
      R => '0'
    );
\q0_reg[0]_i_1__88\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__88_n_3\,
      I1 => \q0_reg[0]_i_3__88_n_3\,
      O => \q0_reg[0]_i_1__88_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__98_n_3\,
      I1 => \q0[0]_i_5__88_n_3\,
      O => \q0_reg[0]_i_2__88_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__88_n_3\,
      I1 => \q0[0]_i_7__88_n_3\,
      O => \q0_reg[0]_i_3__88_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_9_ROM_AUTO_1R is
  port (
    p_ZL14storage_matrix_9_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__28_0\ : in STD_LOGIC;
    \q0_reg[0]_i_3__28_1\ : in STD_LOGIC;
    \q0_reg[0]_i_3__28_2\ : in STD_LOGIC;
    \q0_reg[0]_i_3__28_3\ : in STD_LOGIC;
    \q0_reg[0]_i_3__28_4\ : in STD_LOGIC;
    \q0_reg[0]_i_3__28_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_9_ROM_AUTO_1R : entity is "spiking_binam_p_ZL14storage_matrix_9_ROM_AUTO_1R";
end bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_9_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_9_ROM_AUTO_1R is
  signal \q0[0]_i_4__31_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__28_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__28_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__28_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_1__28_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__28_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__28_n_3\ : STD_LOGIC;
begin
\q0[0]_i_4__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000002000800"
    )
        port map (
      I0 => \q0_reg[0]_i_3__28_0\,
      I1 => \q0_reg[0]_i_3__28_1\,
      I2 => \q0_reg[0]_i_3__28_2\,
      I3 => \q0_reg[0]_i_3__28_3\,
      I4 => \q0_reg[0]_i_3__28_4\,
      I5 => \q0_reg[0]_i_3__28_5\,
      O => \q0[0]_i_4__31_n_3\
    );
\q0[0]_i_5__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000100001000004"
    )
        port map (
      I0 => \q0_reg[0]_i_3__28_0\,
      I1 => \q0_reg[0]_i_3__28_5\,
      I2 => \q0_reg[0]_i_3__28_1\,
      I3 => \q0_reg[0]_i_3__28_3\,
      I4 => \q0_reg[0]_i_3__28_2\,
      I5 => \q0_reg[0]_i_3__28_4\,
      O => \q0[0]_i_5__28_n_3\
    );
\q0[0]_i_6__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200810000020"
    )
        port map (
      I0 => \q0_reg[0]_i_3__28_0\,
      I1 => \q0_reg[0]_i_3__28_1\,
      I2 => \q0_reg[0]_i_3__28_3\,
      I3 => \q0_reg[0]_i_3__28_2\,
      I4 => \q0_reg[0]_i_3__28_4\,
      I5 => \q0_reg[0]_i_3__28_5\,
      O => \q0[0]_i_6__28_n_3\
    );
\q0[0]_i_7__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \q0_reg[0]_i_3__28_5\,
      I1 => \q0_reg[0]_i_3__28_4\,
      I2 => \q0_reg[0]_i_3__28_3\,
      I3 => \q0_reg[0]_i_3__28_2\,
      I4 => \q0_reg[0]_i_3__28_1\,
      I5 => \q0_reg[0]_i_3__28_0\,
      O => \q0[0]_i_7__28_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_i_1__28_n_3\,
      Q => p_ZL14storage_matrix_9_q0,
      R => '0'
    );
\q0_reg[0]_i_1__28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__28_n_3\,
      I1 => \q0_reg[0]_i_3__28_n_3\,
      O => \q0_reg[0]_i_1__28_n_3\,
      S => \q0_reg[0]_0\
    );
\q0_reg[0]_i_2__28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__31_n_3\,
      I1 => \q0[0]_i_5__28_n_3\,
      O => \q0_reg[0]_i_2__28_n_3\,
      S => \q0_reg[0]_1\
    );
\q0_reg[0]_i_3__28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__28_n_3\,
      I1 => \q0[0]_i_7__28_n_3\,
      O => \q0_reg[0]_i_3__28_n_3\,
      S => \q0_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W is
  port (
    \tmp_1_reg_3093_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    ref_timer_V_7_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[2]_0\ : in STD_LOGIC;
    ref_timer_V_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ref_timer_V_7_address1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_1_reg_3093 : in STD_LOGIC;
    icmp_ln1019_1_reg_3166 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W : entity is "spiking_binam_ref_timer_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W is
  signal q00 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_1_q0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln1019_1_reg_3166[0]_i_1\ : label is "soft_lutpair66";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "ref_timer_V_1_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "ref_timer_V_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "ref_timer_V_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute SOFT_HLUTNM of \v_V_1_addr_reg_3170[4]_i_1\ : label is "soft_lutpair66";
begin
\icmp_ln1019_1_reg_3166[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => ref_timer_V_1_q0(1),
      I1 => ref_timer_V_1_q0(0),
      I2 => ref_timer_V_1_q0(2),
      I3 => tmp_1_reg_3093,
      I4 => icmp_ln1019_1_reg_3166,
      O => \q0_reg[1]_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(0),
      Q => ref_timer_V_1_q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(1),
      Q => ref_timer_V_1_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(2),
      Q => ref_timer_V_1_q0(2),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => Q(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => Q(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => Q(2),
      R => '0'
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(0),
      DPO => q10(0),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(1),
      DPO => q10(1),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(2),
      DPO => q10(2),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
\v_V_1_addr_reg_3170[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => tmp_1_reg_3093,
      I1 => ref_timer_V_1_q0(2),
      I2 => ref_timer_V_1_q0(0),
      I3 => ref_timer_V_1_q0(1),
      O => \tmp_1_reg_3093_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_0 is
  port (
    \tmp_3_reg_3102_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    ref_timer_V_7_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[2]_0\ : in STD_LOGIC;
    ref_timer_V_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ref_timer_V_7_address1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_3_reg_3102 : in STD_LOGIC;
    icmp_ln1019_2_reg_3176 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_0 : entity is "spiking_binam_ref_timer_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_0;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_0 is
  signal q00 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_2_q0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln1019_2_reg_3176[0]_i_1\ : label is "soft_lutpair67";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "ref_timer_V_2_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "ref_timer_V_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "ref_timer_V_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute SOFT_HLUTNM of \v_V_2_addr_reg_3180[4]_i_1\ : label is "soft_lutpair67";
begin
\icmp_ln1019_2_reg_3176[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => ref_timer_V_2_q0(1),
      I1 => ref_timer_V_2_q0(0),
      I2 => ref_timer_V_2_q0(2),
      I3 => tmp_3_reg_3102,
      I4 => icmp_ln1019_2_reg_3176,
      O => \q0_reg[1]_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(0),
      Q => ref_timer_V_2_q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(1),
      Q => ref_timer_V_2_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(2),
      Q => ref_timer_V_2_q0(2),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => Q(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => Q(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => Q(2),
      R => '0'
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(0),
      DPO => q10(0),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(1),
      DPO => q10(1),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(2),
      DPO => q10(2),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
\v_V_2_addr_reg_3180[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => tmp_3_reg_3102,
      I1 => ref_timer_V_2_q0(2),
      I2 => ref_timer_V_2_q0(0),
      I3 => ref_timer_V_2_q0(1),
      O => \tmp_3_reg_3102_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_1 is
  port (
    \tmp_4_reg_3111_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    ref_timer_V_7_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[2]_0\ : in STD_LOGIC;
    ref_timer_V_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ref_timer_V_7_address1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_4_reg_3111 : in STD_LOGIC;
    icmp_ln1019_3_reg_3186 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_1 : entity is "spiking_binam_ref_timer_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_1;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_1 is
  signal q00 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_3_q0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln1019_3_reg_3186[0]_i_1\ : label is "soft_lutpair68";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "ref_timer_V_3_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "ref_timer_V_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "ref_timer_V_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute SOFT_HLUTNM of \v_V_3_addr_reg_3190[4]_i_1\ : label is "soft_lutpair68";
begin
\icmp_ln1019_3_reg_3186[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => ref_timer_V_3_q0(1),
      I1 => ref_timer_V_3_q0(0),
      I2 => ref_timer_V_3_q0(2),
      I3 => tmp_4_reg_3111,
      I4 => icmp_ln1019_3_reg_3186,
      O => \q0_reg[1]_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(0),
      Q => ref_timer_V_3_q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(1),
      Q => ref_timer_V_3_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(2),
      Q => ref_timer_V_3_q0(2),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => Q(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => Q(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => Q(2),
      R => '0'
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(0),
      DPO => q10(0),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(1),
      DPO => q10(1),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(2),
      DPO => q10(2),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
\v_V_3_addr_reg_3190[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => tmp_4_reg_3111,
      I1 => ref_timer_V_3_q0(2),
      I2 => ref_timer_V_3_q0(0),
      I3 => ref_timer_V_3_q0(1),
      O => \tmp_4_reg_3111_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_2 is
  port (
    \tmp_5_reg_3120_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q1_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    ref_timer_V_7_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[2]_1\ : in STD_LOGIC;
    ref_timer_V_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ref_timer_V_7_address1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_5_reg_3120 : in STD_LOGIC;
    icmp_ln1019_4_reg_3196 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_2 : entity is "spiking_binam_ref_timer_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_2;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_2 is
  signal q00 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_4_ce1 : STD_LOGIC;
  signal ref_timer_V_4_q0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln1019_4_reg_3196[0]_i_1\ : label is "soft_lutpair69";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "ref_timer_V_4_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "ref_timer_V_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "ref_timer_V_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute SOFT_HLUTNM of \v_V_4_addr_reg_3200[4]_i_1\ : label is "soft_lutpair69";
begin
\icmp_ln1019_4_reg_3196[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => ref_timer_V_4_q0(1),
      I1 => ref_timer_V_4_q0(0),
      I2 => ref_timer_V_4_q0(2),
      I3 => tmp_5_reg_3120,
      I4 => icmp_ln1019_4_reg_3196,
      O => \q0_reg[1]_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => ref_timer_V_4_q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => ref_timer_V_4_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => ref_timer_V_4_q0(2),
      R => '0'
    );
\q1[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      O => ref_timer_V_4_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ref_timer_V_4_ce1,
      D => q10(0),
      Q => \q1_reg[2]_0\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ref_timer_V_4_ce1,
      D => q10(1),
      Q => \q1_reg[2]_0\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ref_timer_V_4_ce1,
      D => q10(2),
      Q => \q1_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(0),
      DPO => q10(0),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \q1_reg[2]_1\
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(1),
      DPO => q10(1),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \q1_reg[2]_1\
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(2),
      DPO => q10(2),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \q1_reg[2]_1\
    );
\v_V_4_addr_reg_3200[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => tmp_5_reg_3120,
      I1 => ref_timer_V_4_q0(2),
      I2 => ref_timer_V_4_q0(0),
      I3 => ref_timer_V_4_q0(1),
      O => \tmp_5_reg_3120_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_3 is
  port (
    \tmp_7_reg_3129_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    ref_timer_V_7_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[2]_0\ : in STD_LOGIC;
    ref_timer_V_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ref_timer_V_7_address1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_7_reg_3129 : in STD_LOGIC;
    icmp_ln1019_5_reg_3206 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_3 : entity is "spiking_binam_ref_timer_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_3;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_3 is
  signal q00 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_5_q0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln1019_5_reg_3206[0]_i_1\ : label is "soft_lutpair70";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "ref_timer_V_5_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "ref_timer_V_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "ref_timer_V_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute SOFT_HLUTNM of \v_V_5_addr_reg_3210[4]_i_1\ : label is "soft_lutpair70";
begin
\icmp_ln1019_5_reg_3206[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => ref_timer_V_5_q0(1),
      I1 => ref_timer_V_5_q0(0),
      I2 => ref_timer_V_5_q0(2),
      I3 => tmp_7_reg_3129,
      I4 => icmp_ln1019_5_reg_3206,
      O => \q0_reg[1]_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(0),
      Q => ref_timer_V_5_q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(1),
      Q => ref_timer_V_5_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(2),
      Q => ref_timer_V_5_q0(2),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => Q(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => Q(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => Q(2),
      R => '0'
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(0),
      DPO => q10(0),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(1),
      DPO => q10(1),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(2),
      DPO => q10(2),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
\v_V_5_addr_reg_3210[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => tmp_7_reg_3129,
      I1 => ref_timer_V_5_q0(2),
      I2 => ref_timer_V_5_q0(0),
      I3 => ref_timer_V_5_q0(1),
      O => \tmp_7_reg_3129_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_4 is
  port (
    \tmp_8_reg_3138_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    ref_timer_V_7_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[2]_0\ : in STD_LOGIC;
    ref_timer_V_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ref_timer_V_7_address1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_8_reg_3138 : in STD_LOGIC;
    icmp_ln1019_6_reg_3216 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ref_timer_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_4 : entity is "spiking_binam_ref_timer_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_4;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_4 is
  signal q00 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_6_q0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln1019_6_reg_3216[0]_i_1\ : label is "soft_lutpair71";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "ref_timer_V_6_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "ref_timer_V_6_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "ref_timer_V_6_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute SOFT_HLUTNM of \v_V_6_addr_reg_3220[4]_i_1\ : label is "soft_lutpair71";
begin
\icmp_ln1019_6_reg_3216[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => ref_timer_V_6_q0(1),
      I1 => ref_timer_V_6_q0(0),
      I2 => ref_timer_V_6_q0(2),
      I3 => tmp_8_reg_3138,
      I4 => icmp_ln1019_6_reg_3216,
      O => \q0_reg[1]_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ref_timer_V_ce0,
      D => q00(0),
      Q => ref_timer_V_6_q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ref_timer_V_ce0,
      D => q00(1),
      Q => ref_timer_V_6_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ref_timer_V_ce0,
      D => q00(2),
      Q => ref_timer_V_6_q0(2),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => Q(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => Q(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => Q(2),
      R => '0'
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(0),
      DPO => q10(0),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(1),
      DPO => q10(1),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(2),
      DPO => q10(2),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
\v_V_6_addr_reg_3220[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => tmp_8_reg_3138,
      I1 => ref_timer_V_6_q0(2),
      I2 => ref_timer_V_6_q0(0),
      I3 => ref_timer_V_6_q0(1),
      O => \tmp_8_reg_3138_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_5 is
  port (
    \tmp_9_reg_3147_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    ref_timer_V_7_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[2]_1\ : in STD_LOGIC;
    ref_timer_V_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ref_timer_V_7_address1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_9_reg_3147 : in STD_LOGIC;
    icmp_ln1019_7_reg_3226 : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ref_timer_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_5 : entity is "spiking_binam_ref_timer_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_5;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_5 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal q00 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_7_q0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln1019_7_reg_3226[0]_i_1\ : label is "soft_lutpair72";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "ref_timer_V_7_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "ref_timer_V_7_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "ref_timer_V_7_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute SOFT_HLUTNM of \v_V_7_addr_reg_3230[4]_i_1\ : label is "soft_lutpair72";
begin
  E(0) <= \^e\(0);
\icmp_ln1019_7_reg_3226[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => ref_timer_V_7_q0(1),
      I1 => ref_timer_V_7_q0(0),
      I2 => ref_timer_V_7_q0(2),
      I3 => tmp_9_reg_3147,
      I4 => icmp_ln1019_7_reg_3226,
      O => \q0_reg[1]_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ref_timer_V_ce0,
      D => q00(0),
      Q => ref_timer_V_7_q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ref_timer_V_ce0,
      D => q00(1),
      Q => ref_timer_V_7_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ref_timer_V_ce0,
      D => q00(2),
      Q => ref_timer_V_7_q0(2),
      R => '0'
    );
\q1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      I1 => Q(0),
      O => \^e\(0)
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(0),
      Q => \q1_reg[2]_0\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(1),
      Q => \q1_reg[2]_0\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(2),
      Q => \q1_reg[2]_0\(2),
      R => '0'
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(0),
      DPO => q10(0),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \q1_reg[2]_1\
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(1),
      DPO => q10(1),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \q1_reg[2]_1\
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(2),
      DPO => q10(2),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \q1_reg[2]_1\
    );
\v_V_7_addr_reg_3230[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => tmp_9_reg_3147,
      I1 => ref_timer_V_7_q0(2),
      I2 => ref_timer_V_7_q0(0),
      I3 => ref_timer_V_7_q0(1),
      O => \tmp_9_reg_3147_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_6 is
  port (
    \tmp_reg_3084_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    ref_timer_V_7_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[2]_0\ : in STD_LOGIC;
    ref_timer_V_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ref_timer_V_7_address1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_reg_3084 : in STD_LOGIC;
    icmp_ln1019_reg_3156 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ref_timer_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_6 : entity is "spiking_binam_ref_timer_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_6;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_6 is
  signal q00 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_q0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln1019_reg_3156[0]_i_1\ : label is "soft_lutpair73";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "ref_timer_V_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "ref_timer_V_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 96;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "ref_timer_V_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute SOFT_HLUTNM of \v_V_addr_reg_3160[4]_i_1\ : label is "soft_lutpair73";
begin
\icmp_ln1019_reg_3156[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => ref_timer_V_q0(1),
      I1 => ref_timer_V_q0(0),
      I2 => ref_timer_V_q0(2),
      I3 => tmp_reg_3084,
      I4 => icmp_ln1019_reg_3156,
      O => \q0_reg[1]_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ref_timer_V_ce0,
      D => q00(0),
      Q => ref_timer_V_q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ref_timer_V_ce0,
      D => q00(1),
      Q => ref_timer_V_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ref_timer_V_ce0,
      D => q00(2),
      Q => ref_timer_V_q0(2),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => Q(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => Q(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => Q(2),
      R => '0'
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(0),
      DPO => q10(0),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(1),
      DPO => q10(1),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ref_timer_V_address0(0),
      A1 => ref_timer_V_address0(1),
      A2 => ref_timer_V_address0(2),
      A3 => ref_timer_V_address0(3),
      A4 => ref_timer_V_address0(4),
      D => ref_timer_V_7_d0(2),
      DPO => q10(2),
      DPRA0 => ref_timer_V_7_address1(0),
      DPRA1 => ref_timer_V_7_address1(1),
      DPRA2 => ref_timer_V_7_address1(2),
      DPRA3 => ref_timer_V_7_address1(3),
      DPRA4 => ref_timer_V_7_address1(4),
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \q1_reg[2]_0\
    );
\v_V_addr_reg_3160[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => tmp_reg_3084,
      I1 => ref_timer_V_q0(2),
      I2 => ref_timer_V_q0(0),
      I3 => ref_timer_V_q0(1),
      O => \tmp_reg_3084_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_regslice_both is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_nbread_fu_690_p2_0 : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ack_in : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_spikes_TDATA_int_regslice : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_2\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_3\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_4\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_5\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[6]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[6]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[6]_2\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[6]_3\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[6]_4\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[6]_5\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[6]_6\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[5]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[5]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[5]_2\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[5]_3\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[5]_4\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[5]_5\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[4]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[4]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[4]_2\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[4]_3\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[4]_4\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[4]_5\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]_2\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]_3\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]_4\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]_5\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[2]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[2]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[2]_2\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[2]_3\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[2]_4\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[1]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[1]_2\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[1]_3\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_2\ : out STD_LOGIC;
    ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    spikes_read_fu_612_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \has_spike_fu_616_reg[0]\ : in STD_LOGIC;
    has_spike_fu_616 : in STD_LOGIC;
    in_spikes_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_spikes_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_regslice_both : entity is "spiking_binam_regslice_both";
end bd_0_hls_inst_0_spiking_binam_regslice_both;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_regslice_both is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \B_V_data_1_payload_A[31]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_2_n_3\ : STD_LOGIC;
  signal \^ack_in\ : STD_LOGIC;
  signal \^grp_nbread_fu_690_p2_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cur_id_V_fu_604[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \cur_id_V_fu_604[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \cur_id_V_fu_604[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \cur_id_V_fu_604[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \cur_id_V_fu_604[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \cur_id_V_fu_604[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \cur_id_V_fu_604[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \cur_id_V_fu_604[7]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[10]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[11]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[12]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[13]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[14]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[15]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[4]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[6]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[8]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \cur_time_V_1_fu_608[9]_i_1\ : label is "soft_lutpair82";
begin
  ack_in <= \^ack_in\;
  grp_nbread_fu_690_p2_0 <= \^grp_nbread_fu_690_p2_0\;
\B_V_data_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^grp_nbread_fu_690_p2_0\,
      I1 => \^ack_in\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[31]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(8),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(9),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(10),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(11),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(12),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(13),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(14),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(15),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(16),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(17),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(18),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(19),
      Q => B_V_data_1_payload_A(27),
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(20),
      Q => B_V_data_1_payload_A(28),
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(21),
      Q => B_V_data_1_payload_A(29),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(22),
      Q => B_V_data_1_payload_A(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(23),
      Q => B_V_data_1_payload_A(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => in_spikes_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^grp_nbread_fu_690_p2_0\,
      I2 => \^ack_in\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(8),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(9),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(10),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(11),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(12),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(13),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(14),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(15),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(16),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(17),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(18),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(19),
      Q => B_V_data_1_payload_B(27),
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(20),
      Q => B_V_data_1_payload_B(28),
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(21),
      Q => B_V_data_1_payload_B(29),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(22),
      Q => B_V_data_1_payload_B(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(23),
      Q => B_V_data_1_payload_B(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in_spikes_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FFEA00"
    )
        port map (
      I0 => \has_spike_fu_616_reg[0]\,
      I1 => Q(0),
      I2 => ap_start,
      I3 => \^grp_nbread_fu_690_p2_0\,
      I4 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_3,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in_spikes_TVALID,
      I1 => \^ack_in\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => SR(0),
      I2 => \has_spike_fu_616_reg[0]\,
      I3 => in_spikes_TVALID,
      I4 => \^ack_in\,
      I5 => \^grp_nbread_fu_690_p2_0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAFFFFFFEAFF"
    )
        port map (
      I0 => \has_spike_fu_616_reg[0]\,
      I1 => Q(0),
      I2 => ap_start,
      I3 => \^grp_nbread_fu_690_p2_0\,
      I4 => \^ack_in\,
      I5 => in_spikes_TVALID,
      O => \B_V_data_1_state[1]_i_2_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^grp_nbread_fu_690_p2_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_2_n_3\,
      Q => \^ack_in\,
      R => ap_rst_n_inv
    );
\cur_id_V_fu_604[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(0)
    );
\cur_id_V_fu_604[0]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
\cur_id_V_fu_604[0]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[0]_1\
    );
\cur_id_V_fu_604[0]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[0]_2\
    );
\cur_id_V_fu_604[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(1)
    );
\cur_id_V_fu_604[1]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[1]_0\
    );
\cur_id_V_fu_604[1]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[1]_1\
    );
\cur_id_V_fu_604[1]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[1]_2\
    );
\cur_id_V_fu_604[1]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[1]_3\
    );
\cur_id_V_fu_604[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(2)
    );
\cur_id_V_fu_604[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[2]_0\
    );
\cur_id_V_fu_604[2]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[2]_1\
    );
\cur_id_V_fu_604[2]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[2]_2\
    );
\cur_id_V_fu_604[2]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[2]_3\
    );
\cur_id_V_fu_604[2]_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[2]_4\
    );
\cur_id_V_fu_604[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(3)
    );
\cur_id_V_fu_604[3]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[3]_0\
    );
\cur_id_V_fu_604[3]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[3]_1\
    );
\cur_id_V_fu_604[3]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[3]_2\
    );
\cur_id_V_fu_604[3]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[3]_3\
    );
\cur_id_V_fu_604[3]_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[3]_4\
    );
\cur_id_V_fu_604[3]_rep_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[3]_5\
    );
\cur_id_V_fu_604[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(4)
    );
\cur_id_V_fu_604[4]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[4]_0\
    );
\cur_id_V_fu_604[4]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[4]_1\
    );
\cur_id_V_fu_604[4]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[4]_2\
    );
\cur_id_V_fu_604[4]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[4]_3\
    );
\cur_id_V_fu_604[4]_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[4]_4\
    );
\cur_id_V_fu_604[4]_rep_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[4]_5\
    );
\cur_id_V_fu_604[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(5)
    );
\cur_id_V_fu_604[5]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[5]_0\
    );
\cur_id_V_fu_604[5]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[5]_1\
    );
\cur_id_V_fu_604[5]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[5]_2\
    );
\cur_id_V_fu_604[5]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[5]_3\
    );
\cur_id_V_fu_604[5]_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[5]_4\
    );
\cur_id_V_fu_604[5]_rep_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[5]_5\
    );
\cur_id_V_fu_604[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(6)
    );
\cur_id_V_fu_604[6]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[6]_0\
    );
\cur_id_V_fu_604[6]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[6]_1\
    );
\cur_id_V_fu_604[6]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[6]_2\
    );
\cur_id_V_fu_604[6]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[6]_3\
    );
\cur_id_V_fu_604[6]_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[6]_4\
    );
\cur_id_V_fu_604[6]_rep_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[6]_5\
    );
\cur_id_V_fu_604[6]_rep_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[6]_6\
    );
\cur_id_V_fu_604[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(7)
    );
\cur_id_V_fu_604[7]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[7]_0\
    );
\cur_id_V_fu_604[7]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[7]_1\
    );
\cur_id_V_fu_604[7]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[7]_2\
    );
\cur_id_V_fu_604[7]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[7]_3\
    );
\cur_id_V_fu_604[7]_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[7]_4\
    );
\cur_id_V_fu_604[7]_rep_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[7]_5\
    );
\cur_time_V_1_fu_608[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(8)
    );
\cur_time_V_1_fu_608[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(18)
    );
\cur_time_V_1_fu_608[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(19)
    );
\cur_time_V_1_fu_608[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(20)
    );
\cur_time_V_1_fu_608[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(21)
    );
\cur_time_V_1_fu_608[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(22)
    );
\cur_time_V_1_fu_608[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(23)
    );
\cur_time_V_1_fu_608[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(9)
    );
\cur_time_V_1_fu_608[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(10)
    );
\cur_time_V_1_fu_608[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(11)
    );
\cur_time_V_1_fu_608[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(12)
    );
\cur_time_V_1_fu_608[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(13)
    );
\cur_time_V_1_fu_608[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(14)
    );
\cur_time_V_1_fu_608[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(15)
    );
\cur_time_V_1_fu_608[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(16)
    );
\cur_time_V_1_fu_608[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      O => in_spikes_TDATA_int_regslice(17)
    );
\has_spike_fu_616[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => \^grp_nbread_fu_690_p2_0\,
      I1 => \has_spike_fu_616_reg[0]\,
      I2 => Q(0),
      I3 => ap_start,
      I4 => has_spike_fu_616,
      O => \B_V_data_1_state_reg[0]_0\
    );
\spikes_read_fu_612[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C555"
    )
        port map (
      I0 => spikes_read_fu_612_reg(0),
      I1 => \^grp_nbread_fu_690_p2_0\,
      I2 => Q(0),
      I3 => ap_start,
      O => S(0)
    );
\spikes_read_fu_612[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^grp_nbread_fu_690_p2_0\,
      I1 => ap_start,
      I2 => Q(0),
      I3 => spikes_read_fu_612_reg(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_regslice_both_7 is
  port (
    out_spikes_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : out STD_LOGIC;
    out_spikes_TDATA : out STD_LOGIC_VECTOR ( 18 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    out_spikes_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln33_fu_4693_p2 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[27]_0\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_regslice_both_7 : entity is "spiking_binam_regslice_both";
end bd_0_hls_inst_0_spiking_binam_regslice_both_7;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_regslice_both_7 is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \B_V_data_1_payload_A[27]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^out_spikes_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[0]_INST_0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[17]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[18]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[19]_INST_0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[1]_INST_0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[20]_INST_0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[21]_INST_0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[22]_INST_0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[23]_INST_0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[24]_INST_0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[25]_INST_0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[26]_INST_0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[2]_INST_0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[3]_INST_0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[4]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[5]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[6]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \out_spikes_TDATA[7]_INST_0\ : label is "soft_lutpair90";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_spikes_TREADY_int_regslice <= \^out_spikes_tready_int_regslice\;
\B_V_data_1_payload_A[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^out_spikes_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => \B_V_data_1_payload_A[27]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(8),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(9),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(10),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(11),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(12),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(13),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(14),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(15),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(16),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(17),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(18),
      Q => B_V_data_1_payload_A(27),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[27]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[27]_0\(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_B[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_spikes_tready_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(8),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(9),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(10),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(11),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(12),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(13),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(14),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(15),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(16),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(17),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(18),
      Q => B_V_data_1_payload_B(27),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[27]_0\(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_spikes_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => out_spikes_TREADY,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID,
      I3 => \^out_spikes_tready_int_regslice\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFFBBFFBBFFBB"
    )
        port map (
      I0 => out_spikes_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => \^out_spikes_tready_int_regslice\,
      I4 => Q(2),
      I5 => ap_enable_reg_pp0_iter2,
      O => \B_V_data_1_state[1]_i_1_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1_n_3\,
      Q => \^out_spikes_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F444F444F4"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => Q(3),
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \^out_spikes_tready_int_regslice\,
      I5 => out_spikes_TREADY,
      O => D(0)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F888F888F888"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln33_fu_4693_p2,
      I2 => Q(3),
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \^out_spikes_tready_int_regslice\,
      I5 => out_spikes_TREADY,
      O => D(1)
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(3),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_spikes_tready_int_regslice\,
      I3 => out_spikes_TREADY,
      O => ap_done
    );
\out_spikes_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(0)
    );
\out_spikes_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(8)
    );
\out_spikes_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(9)
    );
\out_spikes_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(10)
    );
\out_spikes_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(1)
    );
\out_spikes_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(11)
    );
\out_spikes_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(12)
    );
\out_spikes_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(13)
    );
\out_spikes_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(14)
    );
\out_spikes_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(15)
    );
\out_spikes_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(16)
    );
\out_spikes_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(17)
    );
\out_spikes_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(18)
    );
\out_spikes_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(2)
    );
\out_spikes_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(3)
    );
\out_spikes_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(4)
    );
\out_spikes_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(5)
    );
\out_spikes_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(6)
    );
\out_spikes_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => out_spikes_TDATA(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q1_reg[1]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[1]_3\ : in STD_LOGIC;
    \q1_reg[1]_4\ : in STD_LOGIC;
    \q1_reg[1]_5\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W : entity is "spiking_binam_v_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal q10 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ram_reg_0_31_0_6_i_2__5_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_3__5_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_4__5_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_5__5_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_6__5_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_7__5_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_8__5_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_31_0_6 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_6 : label is 224;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_6 : label is "v_V_1_U/ram_reg_0_31_0_6";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_6 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_6 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_6 : label is 6;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_31_0_6_i_22 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_2__5\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_3__5\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_6__5\ : label is "soft_lutpair96";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => \^q\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => \^q\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => \^q\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => \^q\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => \^q\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => \^q\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => \^q\(6),
      R => '0'
    );
ram_reg_0_31_0_6: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRA(4 downto 0),
      ADDRE(4 downto 0) => ADDRA(4 downto 0),
      ADDRF(4 downto 0) => ADDRA(4 downto 0),
      ADDRG(4 downto 0) => ADDRA(4 downto 0),
      ADDRH(4 downto 0) => \q1_reg[1]_1\(4 downto 0),
      DIA(1) => \ram_reg_0_31_0_6_i_2__5_n_3\,
      DIA(0) => \ram_reg_0_31_0_6_i_3__5_n_3\,
      DIB(1) => \ram_reg_0_31_0_6_i_4__5_n_3\,
      DIB(0) => \ram_reg_0_31_0_6_i_5__5_n_3\,
      DIC(1) => \ram_reg_0_31_0_6_i_6__5_n_3\,
      DIC(0) => \ram_reg_0_31_0_6_i_7__5_n_3\,
      DID(1) => '0',
      DID(0) => \ram_reg_0_31_0_6_i_8__5_n_3\,
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => q10(1 downto 0),
      DOB(1 downto 0) => q10(3 downto 2),
      DOC(1 downto 0) => q10(5 downto 4),
      DOD(1) => NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED(1),
      DOD(0) => q10(6),
      DOE(1 downto 0) => NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED(1 downto 0),
      WCLK => ap_clk,
      WE => \q1_reg[1]_0\
    );
ram_reg_0_31_0_6_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q1_reg[1]_2\(0),
      I1 => \q1_reg[1]_3\,
      O => \^ap_cs_fsm_reg[5]\
    );
\ram_reg_0_31_0_6_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_2__5_n_3\
    );
\ram_reg_0_31_0_6_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \q1_reg[1]_2\(0),
      I2 => \q1_reg[1]_3\,
      I3 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_3__5_n_3\
    );
\ram_reg_0_31_0_6_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA150000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^ap_cs_fsm_reg[5]\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_4__5_n_3\
    );
\ram_reg_0_31_0_6_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008700"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \q1_reg[1]_2\(0),
      I4 => \q1_reg[1]_3\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_5__5_n_3\
    );
\ram_reg_0_31_0_6_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_4\,
      I1 => \^q\(5),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_6__5_n_3\
    );
\ram_reg_0_31_0_6_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_5\,
      I1 => \^q\(4),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_7__5_n_3\
    );
\ram_reg_0_31_0_6_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007800"
    )
        port map (
      I0 => \q1_reg[1]_4\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \q1_reg[1]_2\(0),
      I4 => \q1_reg[1]_3\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_8__5_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_10 is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    \q1_reg[1]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[1]_3\ : in STD_LOGIC;
    \q1_reg[1]_4\ : in STD_LOGIC;
    \q1_reg[1]_5\ : in STD_LOGIC;
    \q1_reg[1]_6\ : in STD_LOGIC;
    \q1_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_10 : entity is "spiking_binam_v_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_10;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_10 is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ram_reg_0_31_0_6_i_2__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_3__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_4__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_5__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_6__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_7__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_8__2_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_31_0_6 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_6 : label is 224;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_6 : label is "v_V_4_U/ram_reg_0_31_0_6";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_6 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_6 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_6 : label is 6;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_2__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_3__2\ : label is "soft_lutpair100";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(0),
      Q => \^q\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(1),
      Q => \^q\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(2),
      Q => \^q\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(3),
      Q => \^q\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(4),
      Q => \^q\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(5),
      Q => \^q\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(6),
      Q => \^q\(6),
      R => '0'
    );
ram_reg_0_31_0_6: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRA(4 downto 0),
      ADDRE(4 downto 0) => ADDRA(4 downto 0),
      ADDRF(4 downto 0) => ADDRA(4 downto 0),
      ADDRG(4 downto 0) => ADDRA(4 downto 0),
      ADDRH(4 downto 0) => \q1_reg[1]_1\(4 downto 0),
      DIA(1) => \ram_reg_0_31_0_6_i_2__2_n_3\,
      DIA(0) => \ram_reg_0_31_0_6_i_3__2_n_3\,
      DIB(1) => \ram_reg_0_31_0_6_i_4__2_n_3\,
      DIB(0) => \ram_reg_0_31_0_6_i_5__2_n_3\,
      DIC(1) => \ram_reg_0_31_0_6_i_6__2_n_3\,
      DIC(0) => \ram_reg_0_31_0_6_i_7__2_n_3\,
      DID(1) => '0',
      DID(0) => \ram_reg_0_31_0_6_i_8__2_n_3\,
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => q10(1 downto 0),
      DOB(1 downto 0) => q10(3 downto 2),
      DOC(1 downto 0) => q10(5 downto 4),
      DOD(1) => NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED(1),
      DOD(0) => q10(6),
      DOE(1 downto 0) => NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED(1 downto 0),
      WCLK => ap_clk,
      WE => \q1_reg[1]_0\
    );
\ram_reg_0_31_0_6_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_2__2_n_3\
    );
\ram_reg_0_31_0_6_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \q1_reg[1]_2\(0),
      I2 => \q1_reg[1]_3\,
      I3 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_3__2_n_3\
    );
\ram_reg_0_31_0_6_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA150000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \q1_reg[1]_6\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_4__2_n_3\
    );
\ram_reg_0_31_0_6_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008700"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \q1_reg[1]_2\(0),
      I4 => \q1_reg[1]_3\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_5__2_n_3\
    );
\ram_reg_0_31_0_6_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_4\,
      I1 => \^q\(5),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_6__2_n_3\
    );
\ram_reg_0_31_0_6_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_5\,
      I1 => \^q\(4),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_7__2_n_3\
    );
\ram_reg_0_31_0_6_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007800"
    )
        port map (
      I0 => \q1_reg[1]_4\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \q1_reg[1]_2\(0),
      I4 => \q1_reg[1]_3\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_8__2_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_11 is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    \q1_reg[1]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[1]_3\ : in STD_LOGIC;
    \q1_reg[1]_4\ : in STD_LOGIC;
    \q1_reg[1]_5\ : in STD_LOGIC;
    \q1_reg[1]_6\ : in STD_LOGIC;
    \q1_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_11 : entity is "spiking_binam_v_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_11;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_11 is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ram_reg_0_31_0_6_i_2__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_3__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_4__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_5__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_6__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_7__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_8__1_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_31_0_6 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_6 : label is 224;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_6 : label is "v_V_5_U/ram_reg_0_31_0_6";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_6 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_6 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_6 : label is 6;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_2__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_3__1\ : label is "soft_lutpair101";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(0),
      Q => \^q\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(1),
      Q => \^q\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(2),
      Q => \^q\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(3),
      Q => \^q\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(4),
      Q => \^q\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(5),
      Q => \^q\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(6),
      Q => \^q\(6),
      R => '0'
    );
ram_reg_0_31_0_6: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRA(4 downto 0),
      ADDRE(4 downto 0) => ADDRA(4 downto 0),
      ADDRF(4 downto 0) => ADDRA(4 downto 0),
      ADDRG(4 downto 0) => ADDRA(4 downto 0),
      ADDRH(4 downto 0) => \q1_reg[1]_1\(4 downto 0),
      DIA(1) => \ram_reg_0_31_0_6_i_2__1_n_3\,
      DIA(0) => \ram_reg_0_31_0_6_i_3__1_n_3\,
      DIB(1) => \ram_reg_0_31_0_6_i_4__1_n_3\,
      DIB(0) => \ram_reg_0_31_0_6_i_5__1_n_3\,
      DIC(1) => \ram_reg_0_31_0_6_i_6__1_n_3\,
      DIC(0) => \ram_reg_0_31_0_6_i_7__1_n_3\,
      DID(1) => '0',
      DID(0) => \ram_reg_0_31_0_6_i_8__1_n_3\,
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => q10(1 downto 0),
      DOB(1 downto 0) => q10(3 downto 2),
      DOC(1 downto 0) => q10(5 downto 4),
      DOD(1) => NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED(1),
      DOD(0) => q10(6),
      DOE(1 downto 0) => NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED(1 downto 0),
      WCLK => ap_clk,
      WE => \q1_reg[1]_0\
    );
\ram_reg_0_31_0_6_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_2__1_n_3\
    );
\ram_reg_0_31_0_6_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \q1_reg[1]_2\(0),
      I2 => \q1_reg[1]_3\,
      I3 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_3__1_n_3\
    );
\ram_reg_0_31_0_6_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA150000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \q1_reg[1]_6\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_4__1_n_3\
    );
\ram_reg_0_31_0_6_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008700"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \q1_reg[1]_2\(0),
      I4 => \q1_reg[1]_3\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_5__1_n_3\
    );
\ram_reg_0_31_0_6_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_4\,
      I1 => \^q\(5),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_6__1_n_3\
    );
\ram_reg_0_31_0_6_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_5\,
      I1 => \^q\(4),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_7__1_n_3\
    );
\ram_reg_0_31_0_6_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007800"
    )
        port map (
      I0 => \q1_reg[1]_4\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \q1_reg[1]_2\(0),
      I4 => \q1_reg[1]_3\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_8__1_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_12 is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    \q1_reg[1]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[1]_3\ : in STD_LOGIC;
    \q1_reg[1]_4\ : in STD_LOGIC;
    \q1_reg[1]_5\ : in STD_LOGIC;
    \q1_reg[1]_6\ : in STD_LOGIC;
    \q1_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_12 : entity is "spiking_binam_v_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_12;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_12 is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ram_reg_0_31_0_6_i_2__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_3__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_4__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_5__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_6__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_7__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_8__0_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_31_0_6 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_6 : label is 224;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_6 : label is "v_V_6_U/ram_reg_0_31_0_6";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_6 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_6 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_6 : label is 6;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_2__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_3__0\ : label is "soft_lutpair102";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(0),
      Q => \^q\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(1),
      Q => \^q\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(2),
      Q => \^q\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(3),
      Q => \^q\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(4),
      Q => \^q\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(5),
      Q => \^q\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(6),
      Q => \^q\(6),
      R => '0'
    );
ram_reg_0_31_0_6: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRA(4 downto 0),
      ADDRE(4 downto 0) => ADDRA(4 downto 0),
      ADDRF(4 downto 0) => ADDRA(4 downto 0),
      ADDRG(4 downto 0) => ADDRA(4 downto 0),
      ADDRH(4 downto 0) => \q1_reg[1]_1\(4 downto 0),
      DIA(1) => \ram_reg_0_31_0_6_i_2__0_n_3\,
      DIA(0) => \ram_reg_0_31_0_6_i_3__0_n_3\,
      DIB(1) => \ram_reg_0_31_0_6_i_4__0_n_3\,
      DIB(0) => \ram_reg_0_31_0_6_i_5__0_n_3\,
      DIC(1) => \ram_reg_0_31_0_6_i_6__0_n_3\,
      DIC(0) => \ram_reg_0_31_0_6_i_7__0_n_3\,
      DID(1) => '0',
      DID(0) => \ram_reg_0_31_0_6_i_8__0_n_3\,
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => q10(1 downto 0),
      DOB(1 downto 0) => q10(3 downto 2),
      DOC(1 downto 0) => q10(5 downto 4),
      DOD(1) => NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED(1),
      DOD(0) => q10(6),
      DOE(1 downto 0) => NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED(1 downto 0),
      WCLK => ap_clk,
      WE => \q1_reg[1]_0\
    );
\ram_reg_0_31_0_6_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_2__0_n_3\
    );
\ram_reg_0_31_0_6_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \q1_reg[1]_2\(0),
      I2 => \q1_reg[1]_3\,
      I3 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_3__0_n_3\
    );
\ram_reg_0_31_0_6_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA150000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \q1_reg[1]_6\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_4__0_n_3\
    );
\ram_reg_0_31_0_6_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008700"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \q1_reg[1]_2\(0),
      I4 => \q1_reg[1]_3\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_5__0_n_3\
    );
\ram_reg_0_31_0_6_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_4\,
      I1 => \^q\(5),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_6__0_n_3\
    );
\ram_reg_0_31_0_6_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_5\,
      I1 => \^q\(4),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_7__0_n_3\
    );
\ram_reg_0_31_0_6_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007800"
    )
        port map (
      I0 => \q1_reg[1]_4\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \q1_reg[1]_2\(0),
      I4 => \q1_reg[1]_3\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_8__0_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_13 is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    \q1_reg[1]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[1]_3\ : in STD_LOGIC;
    \q1_reg[1]_4\ : in STD_LOGIC;
    \q1_reg[1]_5\ : in STD_LOGIC;
    \q1_reg[1]_6\ : in STD_LOGIC;
    \q1_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_13 : entity is "spiking_binam_v_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_13;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ram_reg_0_31_0_6_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_31_0_6_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_31_0_6_i_4_n_3 : STD_LOGIC;
  signal ram_reg_0_31_0_6_i_5_n_3 : STD_LOGIC;
  signal ram_reg_0_31_0_6_i_6_n_3 : STD_LOGIC;
  signal ram_reg_0_31_0_6_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_31_0_6_i_8_n_3 : STD_LOGIC;
  signal NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_31_0_6 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_6 : label is 224;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_6 : label is "v_V_7_U/ram_reg_0_31_0_6";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_6 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_6 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_6 : label is 6;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_31_0_6_i_2 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_6_i_3 : label is "soft_lutpair103";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(0),
      Q => \^q\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(1),
      Q => \^q\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(2),
      Q => \^q\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(3),
      Q => \^q\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(4),
      Q => \^q\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(5),
      Q => \^q\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(6),
      Q => \^q\(6),
      R => '0'
    );
ram_reg_0_31_0_6: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRA(4 downto 0),
      ADDRE(4 downto 0) => ADDRA(4 downto 0),
      ADDRF(4 downto 0) => ADDRA(4 downto 0),
      ADDRG(4 downto 0) => ADDRA(4 downto 0),
      ADDRH(4 downto 0) => \q1_reg[1]_1\(4 downto 0),
      DIA(1) => ram_reg_0_31_0_6_i_2_n_3,
      DIA(0) => ram_reg_0_31_0_6_i_3_n_3,
      DIB(1) => ram_reg_0_31_0_6_i_4_n_3,
      DIB(0) => ram_reg_0_31_0_6_i_5_n_3,
      DIC(1) => ram_reg_0_31_0_6_i_6_n_3,
      DIC(0) => ram_reg_0_31_0_6_i_7_n_3,
      DID(1) => '0',
      DID(0) => ram_reg_0_31_0_6_i_8_n_3,
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => q10(1 downto 0),
      DOB(1 downto 0) => q10(3 downto 2),
      DOC(1 downto 0) => q10(5 downto 4),
      DOD(1) => NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED(1),
      DOD(0) => q10(6),
      DOE(1 downto 0) => NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED(1 downto 0),
      WCLK => ap_clk,
      WE => \q1_reg[1]_0\
    );
ram_reg_0_31_0_6_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => ram_reg_0_31_0_6_i_2_n_3
    );
ram_reg_0_31_0_6_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \q1_reg[1]_2\(0),
      I2 => \q1_reg[1]_3\,
      I3 => \q1_reg[1]_2\(1),
      O => ram_reg_0_31_0_6_i_3_n_3
    );
ram_reg_0_31_0_6_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA150000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \q1_reg[1]_6\,
      I5 => \q1_reg[1]_2\(1),
      O => ram_reg_0_31_0_6_i_4_n_3
    );
ram_reg_0_31_0_6_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008700"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \q1_reg[1]_2\(0),
      I4 => \q1_reg[1]_3\,
      I5 => \q1_reg[1]_2\(1),
      O => ram_reg_0_31_0_6_i_5_n_3
    );
ram_reg_0_31_0_6_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_4\,
      I1 => \^q\(5),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => ram_reg_0_31_0_6_i_6_n_3
    );
ram_reg_0_31_0_6_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_5\,
      I1 => \^q\(4),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => ram_reg_0_31_0_6_i_7_n_3
    );
ram_reg_0_31_0_6_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007800"
    )
        port map (
      I0 => \q1_reg[1]_4\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \q1_reg[1]_2\(0),
      I4 => \q1_reg[1]_3\,
      I5 => \q1_reg[1]_2\(1),
      O => ram_reg_0_31_0_6_i_8_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_14 is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[1]_1\ : in STD_LOGIC;
    \q1_reg[1]_2\ : in STD_LOGIC;
    \q1_reg[1]_3\ : in STD_LOGIC;
    \q1_reg[1]_4\ : in STD_LOGIC;
    \q1_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_14 : entity is "spiking_binam_v_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_14;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_14 is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ram_reg_0_31_0_6_i_2__6_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_3__6_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_4__6_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_5__6_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_6__6_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_7__6_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_8__6_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_31_0_6 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_6 : label is 224;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_6 : label is "v_V_U/ram_reg_0_31_0_6";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_6 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_6 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_6 : label is 6;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_2__6\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_3__6\ : label is "soft_lutpair104";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(0),
      Q => \^q\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(1),
      Q => \^q\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(2),
      Q => \^q\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(3),
      Q => \^q\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(4),
      Q => \^q\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(5),
      Q => \^q\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[6]_0\(0),
      D => q10(6),
      Q => \^q\(6),
      R => '0'
    );
ram_reg_0_31_0_6: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRA(4 downto 0),
      ADDRE(4 downto 0) => ADDRA(4 downto 0),
      ADDRF(4 downto 0) => ADDRA(4 downto 0),
      ADDRG(4 downto 0) => ADDRA(4 downto 0),
      ADDRH(4 downto 0) => ADDRH(4 downto 0),
      DIA(1) => \ram_reg_0_31_0_6_i_2__6_n_3\,
      DIA(0) => \ram_reg_0_31_0_6_i_3__6_n_3\,
      DIB(1) => \ram_reg_0_31_0_6_i_4__6_n_3\,
      DIB(0) => \ram_reg_0_31_0_6_i_5__6_n_3\,
      DIC(1) => \ram_reg_0_31_0_6_i_6__6_n_3\,
      DIC(0) => \ram_reg_0_31_0_6_i_7__6_n_3\,
      DID(1) => '0',
      DID(0) => \ram_reg_0_31_0_6_i_8__6_n_3\,
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => q10(1 downto 0),
      DOB(1 downto 0) => q10(3 downto 2),
      DOC(1 downto 0) => q10(5 downto 4),
      DOD(1) => NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED(1),
      DOD(0) => q10(6),
      DOE(1 downto 0) => NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED(1 downto 0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_31_0_6_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \q1_reg[1]_0\(0),
      I3 => \q1_reg[1]_1\,
      I4 => \q1_reg[1]_0\(1),
      O => \ram_reg_0_31_0_6_i_2__6_n_3\
    );
\ram_reg_0_31_0_6_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \q1_reg[1]_0\(0),
      I2 => \q1_reg[1]_1\,
      I3 => \q1_reg[1]_0\(1),
      O => \ram_reg_0_31_0_6_i_3__6_n_3\
    );
\ram_reg_0_31_0_6_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA150000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \q1_reg[1]_4\,
      I5 => \q1_reg[1]_0\(1),
      O => \ram_reg_0_31_0_6_i_4__6_n_3\
    );
\ram_reg_0_31_0_6_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008700"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \q1_reg[1]_0\(0),
      I4 => \q1_reg[1]_1\,
      I5 => \q1_reg[1]_0\(1),
      O => \ram_reg_0_31_0_6_i_5__6_n_3\
    );
\ram_reg_0_31_0_6_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_2\,
      I1 => \^q\(5),
      I2 => \q1_reg[1]_0\(0),
      I3 => \q1_reg[1]_1\,
      I4 => \q1_reg[1]_0\(1),
      O => \ram_reg_0_31_0_6_i_6__6_n_3\
    );
\ram_reg_0_31_0_6_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_3\,
      I1 => \^q\(4),
      I2 => \q1_reg[1]_0\(0),
      I3 => \q1_reg[1]_1\,
      I4 => \q1_reg[1]_0\(1),
      O => \ram_reg_0_31_0_6_i_7__6_n_3\
    );
\ram_reg_0_31_0_6_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007800"
    )
        port map (
      I0 => \q1_reg[1]_2\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \q1_reg[1]_0\(0),
      I4 => \q1_reg[1]_1\,
      I5 => \q1_reg[1]_0\(1),
      O => \ram_reg_0_31_0_6_i_8__6_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_8 is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    \q1_reg[1]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[1]_3\ : in STD_LOGIC;
    \q1_reg[1]_4\ : in STD_LOGIC;
    \q1_reg[1]_5\ : in STD_LOGIC;
    \q1_reg[1]_6\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_8 : entity is "spiking_binam_v_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_8;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ram_reg_0_31_0_6_i_2__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_3__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_4__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_5__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_6__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_7__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_8__4_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_31_0_6 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_6 : label is 224;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_6 : label is "v_V_2_U/ram_reg_0_31_0_6";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_6 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_6 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_6 : label is 6;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_2__4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_3__4\ : label is "soft_lutpair98";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => \^q\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => \^q\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => \^q\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => \^q\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => \^q\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => \^q\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => \^q\(6),
      R => '0'
    );
ram_reg_0_31_0_6: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRA(4 downto 0),
      ADDRE(4 downto 0) => ADDRA(4 downto 0),
      ADDRF(4 downto 0) => ADDRA(4 downto 0),
      ADDRG(4 downto 0) => ADDRA(4 downto 0),
      ADDRH(4 downto 0) => \q1_reg[1]_1\(4 downto 0),
      DIA(1) => \ram_reg_0_31_0_6_i_2__4_n_3\,
      DIA(0) => \ram_reg_0_31_0_6_i_3__4_n_3\,
      DIB(1) => \ram_reg_0_31_0_6_i_4__4_n_3\,
      DIB(0) => \ram_reg_0_31_0_6_i_5__4_n_3\,
      DIC(1) => \ram_reg_0_31_0_6_i_6__4_n_3\,
      DIC(0) => \ram_reg_0_31_0_6_i_7__4_n_3\,
      DID(1) => '0',
      DID(0) => \ram_reg_0_31_0_6_i_8__4_n_3\,
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => q10(1 downto 0),
      DOB(1 downto 0) => q10(3 downto 2),
      DOC(1 downto 0) => q10(5 downto 4),
      DOD(1) => NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED(1),
      DOD(0) => q10(6),
      DOE(1 downto 0) => NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED(1 downto 0),
      WCLK => ap_clk,
      WE => \q1_reg[1]_0\
    );
\ram_reg_0_31_0_6_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_2__4_n_3\
    );
\ram_reg_0_31_0_6_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \q1_reg[1]_2\(0),
      I2 => \q1_reg[1]_3\,
      I3 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_3__4_n_3\
    );
\ram_reg_0_31_0_6_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA150000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \q1_reg[1]_6\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_4__4_n_3\
    );
\ram_reg_0_31_0_6_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008700"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \q1_reg[1]_2\(0),
      I4 => \q1_reg[1]_3\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_5__4_n_3\
    );
\ram_reg_0_31_0_6_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_4\,
      I1 => \^q\(5),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_6__4_n_3\
    );
\ram_reg_0_31_0_6_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_5\,
      I1 => \^q\(4),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_7__4_n_3\
    );
\ram_reg_0_31_0_6_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007800"
    )
        port map (
      I0 => \q1_reg[1]_4\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \q1_reg[1]_2\(0),
      I4 => \q1_reg[1]_3\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_8__4_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_9 is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    \q1_reg[1]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[1]_3\ : in STD_LOGIC;
    \q1_reg[1]_4\ : in STD_LOGIC;
    \q1_reg[1]_5\ : in STD_LOGIC;
    \q1_reg[1]_6\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_9 : entity is "spiking_binam_v_V_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_9;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_9 is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ram_reg_0_31_0_6_i_2__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_3__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_4__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_5__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_6__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_7__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_6_i_8__3_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_31_0_6 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_6 : label is 224;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_6 : label is "v_V_3_U/ram_reg_0_31_0_6";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_6 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_6 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_6 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_6 : label is 6;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_2__3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_3__3\ : label is "soft_lutpair99";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => \^q\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => \^q\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => \^q\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => \^q\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => \^q\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => \^q\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => \^q\(6),
      R => '0'
    );
ram_reg_0_31_0_6: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRA(4 downto 0),
      ADDRE(4 downto 0) => ADDRA(4 downto 0),
      ADDRF(4 downto 0) => ADDRA(4 downto 0),
      ADDRG(4 downto 0) => ADDRA(4 downto 0),
      ADDRH(4 downto 0) => \q1_reg[1]_1\(4 downto 0),
      DIA(1) => \ram_reg_0_31_0_6_i_2__3_n_3\,
      DIA(0) => \ram_reg_0_31_0_6_i_3__3_n_3\,
      DIB(1) => \ram_reg_0_31_0_6_i_4__3_n_3\,
      DIB(0) => \ram_reg_0_31_0_6_i_5__3_n_3\,
      DIC(1) => \ram_reg_0_31_0_6_i_6__3_n_3\,
      DIC(0) => \ram_reg_0_31_0_6_i_7__3_n_3\,
      DID(1) => '0',
      DID(0) => \ram_reg_0_31_0_6_i_8__3_n_3\,
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => q10(1 downto 0),
      DOB(1 downto 0) => q10(3 downto 2),
      DOC(1 downto 0) => q10(5 downto 4),
      DOD(1) => NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED(1),
      DOD(0) => q10(6),
      DOE(1 downto 0) => NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED(1 downto 0),
      WCLK => ap_clk,
      WE => \q1_reg[1]_0\
    );
\ram_reg_0_31_0_6_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_2__3_n_3\
    );
\ram_reg_0_31_0_6_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \q1_reg[1]_2\(0),
      I2 => \q1_reg[1]_3\,
      I3 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_3__3_n_3\
    );
\ram_reg_0_31_0_6_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA150000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \q1_reg[1]_6\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_4__3_n_3\
    );
\ram_reg_0_31_0_6_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008700"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \q1_reg[1]_2\(0),
      I4 => \q1_reg[1]_3\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_5__3_n_3\
    );
\ram_reg_0_31_0_6_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_4\,
      I1 => \^q\(5),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_6__3_n_3\
    );
\ram_reg_0_31_0_6_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \q1_reg[1]_5\,
      I1 => \^q\(4),
      I2 => \q1_reg[1]_2\(0),
      I3 => \q1_reg[1]_3\,
      I4 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_7__3_n_3\
    );
\ram_reg_0_31_0_6_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007800"
    )
        port map (
      I0 => \q1_reg[1]_4\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \q1_reg[1]_2\(0),
      I4 => \q1_reg[1]_3\,
      I5 => \q1_reg[1]_2\(1),
      O => \ram_reg_0_31_0_6_i_8__3_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_38_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ref_timer_V_1_addr_reg_312_reg[0]\ : out STD_LOGIC;
    \ref_timer_V_1_addr_reg_312_reg[1]\ : out STD_LOGIC;
    \ref_timer_V_1_addr_reg_312_reg[2]\ : out STD_LOGIC;
    \ref_timer_V_1_addr_reg_312_reg[3]\ : out STD_LOGIC;
    \ref_timer_V_1_addr_reg_312_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_loop_init_int_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0 : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln33_fu_4693_p2 : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_38_2 : entity is "spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_38_2";
end bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_38_2;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_38_2 is
  signal \^grp_spiking_binam_pipeline_vitis_loop_38_2_fu_4048_v_v_we0\ : STD_LOGIC;
  signal \i_fu_70_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_70_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_70_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_fu_70_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_fu_70_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_fu_70_reg_n_3_[8]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 3 );
begin
  grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0 <= \^grp_spiking_binam_pipeline_vitis_loop_38_2_fu_4048_v_v_we0\;
flow_control_loop_pipe_sequential_init_U: entity work.bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_17
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => \^grp_spiking_binam_pipeline_vitis_loop_38_2_fu_4048_v_v_we0\,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0(5) => \i_fu_70_reg_n_3_[8]\,
      ap_done_cache_reg_0(4) => \i_fu_70_reg_n_3_[7]\,
      ap_done_cache_reg_0(3) => \i_fu_70_reg_n_3_[6]\,
      ap_done_cache_reg_0(2) => \i_fu_70_reg_n_3_[5]\,
      ap_done_cache_reg_0(1) => \i_fu_70_reg_n_3_[4]\,
      ap_done_cache_reg_0(0) => \i_fu_70_reg_n_3_[3]\,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(4 downto 0),
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(4 downto 0),
      \i_fu_70_reg[7]\(5 downto 0) => p_0_in(8 downto 3),
      icmp_ln33_fu_4693_p2 => icmp_ln33_fu_4693_p2,
      \ref_timer_V_1_addr_reg_312_reg[0]\ => \ref_timer_V_1_addr_reg_312_reg[0]\,
      \ref_timer_V_1_addr_reg_312_reg[1]\ => \ref_timer_V_1_addr_reg_312_reg[1]\,
      \ref_timer_V_1_addr_reg_312_reg[2]\ => \ref_timer_V_1_addr_reg_312_reg[2]\,
      \ref_timer_V_1_addr_reg_312_reg[3]\ => \ref_timer_V_1_addr_reg_312_reg[3]\,
      \ref_timer_V_1_addr_reg_312_reg[4]\ => \ref_timer_V_1_addr_reg_312_reg[4]\
    );
\i_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_spiking_binam_pipeline_vitis_loop_38_2_fu_4048_v_v_we0\,
      D => p_0_in(3),
      Q => \i_fu_70_reg_n_3_[3]\,
      R => '0'
    );
\i_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_spiking_binam_pipeline_vitis_loop_38_2_fu_4048_v_v_we0\,
      D => p_0_in(4),
      Q => \i_fu_70_reg_n_3_[4]\,
      R => '0'
    );
\i_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_spiking_binam_pipeline_vitis_loop_38_2_fu_4048_v_v_we0\,
      D => p_0_in(5),
      Q => \i_fu_70_reg_n_3_[5]\,
      R => '0'
    );
\i_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_spiking_binam_pipeline_vitis_loop_38_2_fu_4048_v_v_we0\,
      D => p_0_in(6),
      Q => \i_fu_70_reg_n_3_[6]\,
      R => '0'
    );
\i_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_spiking_binam_pipeline_vitis_loop_38_2_fu_4048_v_v_we0\,
      D => p_0_in(7),
      Q => \i_fu_70_reg_n_3_[7]\,
      R => '0'
    );
\i_fu_70_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_spiking_binam_pipeline_vitis_loop_38_2_fu_4048_v_v_we0\,
      D => p_0_in(8),
      Q => \i_fu_70_reg_n_3_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_54_4 is
  port (
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0 : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1 : out STD_LOGIC;
    tmp_9_reg_3147 : out STD_LOGIC;
    tmp_8_reg_3138 : out STD_LOGIC;
    tmp_7_reg_3129 : out STD_LOGIC;
    tmp_5_reg_3120 : out STD_LOGIC;
    tmp_4_reg_3111 : out STD_LOGIC;
    tmp_3_reg_3102 : out STD_LOGIC;
    tmp_1_reg_3093 : out STD_LOGIC;
    tmp_reg_3084 : out STD_LOGIC;
    icmp_ln1019_7_reg_3226 : out STD_LOGIC;
    icmp_ln1019_6_reg_3216 : out STD_LOGIC;
    icmp_ln1019_5_reg_3206 : out STD_LOGIC;
    icmp_ln1019_4_reg_3196 : out STD_LOGIC;
    icmp_ln1019_3_reg_3186 : out STD_LOGIC;
    icmp_ln1019_2_reg_3176 : out STD_LOGIC;
    icmp_ln1019_1_reg_3166 : out STD_LOGIC;
    icmp_ln1019_reg_3156 : out STD_LOGIC;
    \tmp_8_reg_3138_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln1019_7_reg_3226_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    \tmp_3_reg_3102_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \tmp_5_reg_3120_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \tmp_7_reg_3129_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \tmp_4_reg_3111_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    ap_loop_init_int_reg : out STD_LOGIC;
    \zext_ln54_reg_3072_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \bank_fu_576_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \v_V_7_addr_reg_3230_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[4]\ : out STD_LOGIC;
    \q1_reg[2]\ : out STD_LOGIC;
    \v_V_6_addr_reg_3220_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[4]_0\ : out STD_LOGIC;
    \q1_reg[2]_0\ : out STD_LOGIC;
    \v_V_5_addr_reg_3210_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[4]_1\ : out STD_LOGIC;
    \q1_reg[2]_1\ : out STD_LOGIC;
    \v_V_4_addr_reg_3200_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[4]_2\ : out STD_LOGIC;
    \q1_reg[2]_2\ : out STD_LOGIC;
    \v_V_3_addr_reg_3190_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[4]_3\ : out STD_LOGIC;
    \q1_reg[2]_3\ : out STD_LOGIC;
    \v_V_2_addr_reg_3180_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[4]_4\ : out STD_LOGIC;
    \q1_reg[2]_4\ : out STD_LOGIC;
    \v_V_1_addr_reg_3170_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[4]_5\ : out STD_LOGIC;
    \q1_reg[2]_5\ : out STD_LOGIC;
    \v_V_addr_reg_3160_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[4]_6\ : out STD_LOGIC;
    \q1_reg[2]_6\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \icmp_ln1019_7_reg_3226_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln1019_6_reg_3216_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln1019_5_reg_3206_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln1019_4_reg_3196_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln1019_3_reg_3186_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln1019_2_reg_3176_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln1019_1_reg_3166_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln1019_reg_3156_reg[0]_0\ : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg : in STD_LOGIC;
    ram_reg_0_31_0_6_i_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0 : in STD_LOGIC;
    \threshold_V_2_reg_4036_reg[0]\ : in STD_LOGIC;
    \ram_reg_0_31_0_6_i_1__0\ : in STD_LOGIC;
    ap_NS_fsm114_out : in STD_LOGIC;
    \v_V_7_addr_reg_3230_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_31_0_6_i_6 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \v_V_6_addr_reg_3220_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_6_i_6__0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \v_V_5_addr_reg_3210_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_6_i_6__1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \v_V_4_addr_reg_3200_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_6_i_6__2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \v_V_3_addr_reg_3190_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_6_i_6__3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \v_V_2_addr_reg_3180_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_6_i_6__4\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \v_V_1_addr_reg_3170_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_6_i_6__5\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \v_V_addr_reg_3160_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_6_i_6__6\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_ZL14storage_matrix_64_load_reg_6522 : in STD_LOGIC;
    p_ZL14storage_matrix_72_load_reg_6527 : in STD_LOGIC;
    p_ZL14storage_matrix_80_load_reg_6532 : in STD_LOGIC;
    p_ZL14storage_matrix_88_load_reg_6537 : in STD_LOGIC;
    p_ZL14storage_matrix_96_load_reg_6542 : in STD_LOGIC;
    p_ZL14storage_matrix_104_load_reg_6547 : in STD_LOGIC;
    p_ZL14storage_matrix_112_load_reg_6552 : in STD_LOGIC;
    p_ZL14storage_matrix_120_load_reg_6557 : in STD_LOGIC;
    p_ZL14storage_matrix_0_load_reg_6482 : in STD_LOGIC;
    p_ZL14storage_matrix_8_load_reg_6487 : in STD_LOGIC;
    p_ZL14storage_matrix_16_load_reg_6492 : in STD_LOGIC;
    p_ZL14storage_matrix_24_load_reg_6497 : in STD_LOGIC;
    p_ZL14storage_matrix_32_load_reg_6502 : in STD_LOGIC;
    p_ZL14storage_matrix_40_load_reg_6507 : in STD_LOGIC;
    p_ZL14storage_matrix_48_load_reg_6512 : in STD_LOGIC;
    p_ZL14storage_matrix_56_load_reg_6517 : in STD_LOGIC;
    p_ZL14storage_matrix_192_load_reg_6602 : in STD_LOGIC;
    p_ZL14storage_matrix_200_load_reg_6607 : in STD_LOGIC;
    p_ZL14storage_matrix_208_load_reg_6612 : in STD_LOGIC;
    p_ZL14storage_matrix_216_load_reg_6617 : in STD_LOGIC;
    p_ZL14storage_matrix_224_load_reg_6622 : in STD_LOGIC;
    p_ZL14storage_matrix_232_load_reg_6627 : in STD_LOGIC;
    p_ZL14storage_matrix_240_load_reg_6632 : in STD_LOGIC;
    p_ZL14storage_matrix_248_load_reg_6637 : in STD_LOGIC;
    p_ZL14storage_matrix_128_load_reg_6562 : in STD_LOGIC;
    p_ZL14storage_matrix_136_load_reg_6567 : in STD_LOGIC;
    p_ZL14storage_matrix_144_load_reg_6572 : in STD_LOGIC;
    p_ZL14storage_matrix_152_load_reg_6577 : in STD_LOGIC;
    p_ZL14storage_matrix_160_load_reg_6582 : in STD_LOGIC;
    p_ZL14storage_matrix_168_load_reg_6587 : in STD_LOGIC;
    p_ZL14storage_matrix_176_load_reg_6592 : in STD_LOGIC;
    p_ZL14storage_matrix_184_load_reg_6597 : in STD_LOGIC;
    p_ZL14storage_matrix_66_load_reg_6842 : in STD_LOGIC;
    p_ZL14storage_matrix_74_load_reg_6847 : in STD_LOGIC;
    p_ZL14storage_matrix_82_load_reg_6852 : in STD_LOGIC;
    p_ZL14storage_matrix_90_load_reg_6857 : in STD_LOGIC;
    p_ZL14storage_matrix_98_load_reg_6862 : in STD_LOGIC;
    p_ZL14storage_matrix_106_load_reg_6867 : in STD_LOGIC;
    p_ZL14storage_matrix_114_load_reg_6872 : in STD_LOGIC;
    p_ZL14storage_matrix_122_load_reg_6877 : in STD_LOGIC;
    p_ZL14storage_matrix_2_load_reg_6802 : in STD_LOGIC;
    p_ZL14storage_matrix_10_load_reg_6807 : in STD_LOGIC;
    p_ZL14storage_matrix_18_load_reg_6812 : in STD_LOGIC;
    p_ZL14storage_matrix_26_load_reg_6817 : in STD_LOGIC;
    p_ZL14storage_matrix_34_load_reg_6822 : in STD_LOGIC;
    p_ZL14storage_matrix_42_load_reg_6827 : in STD_LOGIC;
    p_ZL14storage_matrix_50_load_reg_6832 : in STD_LOGIC;
    p_ZL14storage_matrix_58_load_reg_6837 : in STD_LOGIC;
    p_ZL14storage_matrix_194_load_reg_6922 : in STD_LOGIC;
    p_ZL14storage_matrix_202_load_reg_6927 : in STD_LOGIC;
    p_ZL14storage_matrix_210_load_reg_6932 : in STD_LOGIC;
    p_ZL14storage_matrix_218_load_reg_6937 : in STD_LOGIC;
    p_ZL14storage_matrix_226_load_reg_6942 : in STD_LOGIC;
    p_ZL14storage_matrix_234_load_reg_6947 : in STD_LOGIC;
    p_ZL14storage_matrix_242_load_reg_6952 : in STD_LOGIC;
    p_ZL14storage_matrix_250_load_reg_6957 : in STD_LOGIC;
    p_ZL14storage_matrix_130_load_reg_6882 : in STD_LOGIC;
    p_ZL14storage_matrix_138_load_reg_6887 : in STD_LOGIC;
    p_ZL14storage_matrix_146_load_reg_6892 : in STD_LOGIC;
    p_ZL14storage_matrix_154_load_reg_6897 : in STD_LOGIC;
    p_ZL14storage_matrix_162_load_reg_6902 : in STD_LOGIC;
    p_ZL14storage_matrix_170_load_reg_6907 : in STD_LOGIC;
    p_ZL14storage_matrix_178_load_reg_6912 : in STD_LOGIC;
    p_ZL14storage_matrix_186_load_reg_6917 : in STD_LOGIC;
    p_ZL14storage_matrix_68_load_reg_7162 : in STD_LOGIC;
    p_ZL14storage_matrix_76_load_reg_7167 : in STD_LOGIC;
    p_ZL14storage_matrix_84_load_reg_7172 : in STD_LOGIC;
    p_ZL14storage_matrix_92_load_reg_7177 : in STD_LOGIC;
    p_ZL14storage_matrix_100_load_reg_7182 : in STD_LOGIC;
    p_ZL14storage_matrix_108_load_reg_7187 : in STD_LOGIC;
    p_ZL14storage_matrix_116_load_reg_7192 : in STD_LOGIC;
    p_ZL14storage_matrix_124_load_reg_7197 : in STD_LOGIC;
    p_ZL14storage_matrix_4_load_reg_7122 : in STD_LOGIC;
    p_ZL14storage_matrix_12_load_reg_7127 : in STD_LOGIC;
    p_ZL14storage_matrix_20_load_reg_7132 : in STD_LOGIC;
    p_ZL14storage_matrix_28_load_reg_7137 : in STD_LOGIC;
    p_ZL14storage_matrix_36_load_reg_7142 : in STD_LOGIC;
    p_ZL14storage_matrix_44_load_reg_7147 : in STD_LOGIC;
    p_ZL14storage_matrix_52_load_reg_7152 : in STD_LOGIC;
    p_ZL14storage_matrix_60_load_reg_7157 : in STD_LOGIC;
    p_ZL14storage_matrix_196_load_reg_7242 : in STD_LOGIC;
    p_ZL14storage_matrix_204_load_reg_7247 : in STD_LOGIC;
    p_ZL14storage_matrix_212_load_reg_7252 : in STD_LOGIC;
    p_ZL14storage_matrix_220_load_reg_7257 : in STD_LOGIC;
    p_ZL14storage_matrix_228_load_reg_7262 : in STD_LOGIC;
    p_ZL14storage_matrix_236_load_reg_7267 : in STD_LOGIC;
    p_ZL14storage_matrix_244_load_reg_7272 : in STD_LOGIC;
    p_ZL14storage_matrix_252_load_reg_7277 : in STD_LOGIC;
    p_ZL14storage_matrix_132_load_reg_7202 : in STD_LOGIC;
    p_ZL14storage_matrix_140_load_reg_7207 : in STD_LOGIC;
    p_ZL14storage_matrix_148_load_reg_7212 : in STD_LOGIC;
    p_ZL14storage_matrix_156_load_reg_7217 : in STD_LOGIC;
    p_ZL14storage_matrix_164_load_reg_7222 : in STD_LOGIC;
    p_ZL14storage_matrix_172_load_reg_7227 : in STD_LOGIC;
    p_ZL14storage_matrix_180_load_reg_7232 : in STD_LOGIC;
    p_ZL14storage_matrix_188_load_reg_7237 : in STD_LOGIC;
    p_ZL14storage_matrix_70_load_reg_7482 : in STD_LOGIC;
    p_ZL14storage_matrix_78_load_reg_7487 : in STD_LOGIC;
    p_ZL14storage_matrix_86_load_reg_7492 : in STD_LOGIC;
    p_ZL14storage_matrix_94_load_reg_7497 : in STD_LOGIC;
    p_ZL14storage_matrix_102_load_reg_7502 : in STD_LOGIC;
    p_ZL14storage_matrix_110_load_reg_7507 : in STD_LOGIC;
    p_ZL14storage_matrix_118_load_reg_7512 : in STD_LOGIC;
    p_ZL14storage_matrix_126_load_reg_7517 : in STD_LOGIC;
    p_ZL14storage_matrix_6_load_reg_7442 : in STD_LOGIC;
    p_ZL14storage_matrix_14_load_reg_7447 : in STD_LOGIC;
    p_ZL14storage_matrix_22_load_reg_7452 : in STD_LOGIC;
    p_ZL14storage_matrix_30_load_reg_7457 : in STD_LOGIC;
    p_ZL14storage_matrix_38_load_reg_7462 : in STD_LOGIC;
    p_ZL14storage_matrix_46_load_reg_7467 : in STD_LOGIC;
    p_ZL14storage_matrix_54_load_reg_7472 : in STD_LOGIC;
    p_ZL14storage_matrix_62_load_reg_7477 : in STD_LOGIC;
    p_ZL14storage_matrix_198_load_reg_7562 : in STD_LOGIC;
    p_ZL14storage_matrix_206_load_reg_7567 : in STD_LOGIC;
    p_ZL14storage_matrix_214_load_reg_7572 : in STD_LOGIC;
    p_ZL14storage_matrix_222_load_reg_7577 : in STD_LOGIC;
    p_ZL14storage_matrix_230_load_reg_7582 : in STD_LOGIC;
    p_ZL14storage_matrix_238_load_reg_7587 : in STD_LOGIC;
    p_ZL14storage_matrix_246_load_reg_7592 : in STD_LOGIC;
    p_ZL14storage_matrix_254_load_reg_7597 : in STD_LOGIC;
    p_ZL14storage_matrix_134_load_reg_7522 : in STD_LOGIC;
    p_ZL14storage_matrix_142_load_reg_7527 : in STD_LOGIC;
    p_ZL14storage_matrix_150_load_reg_7532 : in STD_LOGIC;
    p_ZL14storage_matrix_158_load_reg_7537 : in STD_LOGIC;
    p_ZL14storage_matrix_166_load_reg_7542 : in STD_LOGIC;
    p_ZL14storage_matrix_174_load_reg_7547 : in STD_LOGIC;
    p_ZL14storage_matrix_182_load_reg_7552 : in STD_LOGIC;
    p_ZL14storage_matrix_190_load_reg_7557 : in STD_LOGIC;
    p_ZL14storage_matrix_71_load_reg_7642 : in STD_LOGIC;
    p_ZL14storage_matrix_79_load_reg_7647 : in STD_LOGIC;
    p_ZL14storage_matrix_87_load_reg_7652 : in STD_LOGIC;
    p_ZL14storage_matrix_95_load_reg_7657 : in STD_LOGIC;
    p_ZL14storage_matrix_103_load_reg_7662 : in STD_LOGIC;
    p_ZL14storage_matrix_111_load_reg_7667 : in STD_LOGIC;
    p_ZL14storage_matrix_119_load_reg_7672 : in STD_LOGIC;
    p_ZL14storage_matrix_127_load_reg_7677 : in STD_LOGIC;
    p_ZL14storage_matrix_7_load_reg_7602 : in STD_LOGIC;
    p_ZL14storage_matrix_15_load_reg_7607 : in STD_LOGIC;
    p_ZL14storage_matrix_23_load_reg_7612 : in STD_LOGIC;
    p_ZL14storage_matrix_31_load_reg_7617 : in STD_LOGIC;
    p_ZL14storage_matrix_39_load_reg_7622 : in STD_LOGIC;
    p_ZL14storage_matrix_47_load_reg_7627 : in STD_LOGIC;
    p_ZL14storage_matrix_55_load_reg_7632 : in STD_LOGIC;
    p_ZL14storage_matrix_63_load_reg_7637 : in STD_LOGIC;
    p_ZL14storage_matrix_199_load_reg_7722 : in STD_LOGIC;
    p_ZL14storage_matrix_207_load_reg_7727 : in STD_LOGIC;
    p_ZL14storage_matrix_215_load_reg_7732 : in STD_LOGIC;
    p_ZL14storage_matrix_223_load_reg_7737 : in STD_LOGIC;
    p_ZL14storage_matrix_231_load_reg_7742 : in STD_LOGIC;
    p_ZL14storage_matrix_239_load_reg_7747 : in STD_LOGIC;
    p_ZL14storage_matrix_247_load_reg_7752 : in STD_LOGIC;
    p_ZL14storage_matrix_255_load_reg_7757 : in STD_LOGIC;
    p_ZL14storage_matrix_135_load_reg_7682 : in STD_LOGIC;
    p_ZL14storage_matrix_143_load_reg_7687 : in STD_LOGIC;
    p_ZL14storage_matrix_151_load_reg_7692 : in STD_LOGIC;
    p_ZL14storage_matrix_159_load_reg_7697 : in STD_LOGIC;
    p_ZL14storage_matrix_167_load_reg_7702 : in STD_LOGIC;
    p_ZL14storage_matrix_175_load_reg_7707 : in STD_LOGIC;
    p_ZL14storage_matrix_183_load_reg_7712 : in STD_LOGIC;
    p_ZL14storage_matrix_191_load_reg_7717 : in STD_LOGIC;
    p_ZL14storage_matrix_69_load_reg_7322 : in STD_LOGIC;
    p_ZL14storage_matrix_77_load_reg_7327 : in STD_LOGIC;
    p_ZL14storage_matrix_85_load_reg_7332 : in STD_LOGIC;
    p_ZL14storage_matrix_93_load_reg_7337 : in STD_LOGIC;
    p_ZL14storage_matrix_101_load_reg_7342 : in STD_LOGIC;
    p_ZL14storage_matrix_109_load_reg_7347 : in STD_LOGIC;
    p_ZL14storage_matrix_117_load_reg_7352 : in STD_LOGIC;
    p_ZL14storage_matrix_125_load_reg_7357 : in STD_LOGIC;
    p_ZL14storage_matrix_5_load_reg_7282 : in STD_LOGIC;
    p_ZL14storage_matrix_13_load_reg_7287 : in STD_LOGIC;
    p_ZL14storage_matrix_21_load_reg_7292 : in STD_LOGIC;
    p_ZL14storage_matrix_29_load_reg_7297 : in STD_LOGIC;
    p_ZL14storage_matrix_37_load_reg_7302 : in STD_LOGIC;
    p_ZL14storage_matrix_45_load_reg_7307 : in STD_LOGIC;
    p_ZL14storage_matrix_53_load_reg_7312 : in STD_LOGIC;
    p_ZL14storage_matrix_61_load_reg_7317 : in STD_LOGIC;
    p_ZL14storage_matrix_197_load_reg_7402 : in STD_LOGIC;
    p_ZL14storage_matrix_205_load_reg_7407 : in STD_LOGIC;
    p_ZL14storage_matrix_213_load_reg_7412 : in STD_LOGIC;
    p_ZL14storage_matrix_221_load_reg_7417 : in STD_LOGIC;
    p_ZL14storage_matrix_229_load_reg_7422 : in STD_LOGIC;
    p_ZL14storage_matrix_237_load_reg_7427 : in STD_LOGIC;
    p_ZL14storage_matrix_245_load_reg_7432 : in STD_LOGIC;
    p_ZL14storage_matrix_253_load_reg_7437 : in STD_LOGIC;
    p_ZL14storage_matrix_133_load_reg_7362 : in STD_LOGIC;
    p_ZL14storage_matrix_141_load_reg_7367 : in STD_LOGIC;
    p_ZL14storage_matrix_149_load_reg_7372 : in STD_LOGIC;
    p_ZL14storage_matrix_157_load_reg_7377 : in STD_LOGIC;
    p_ZL14storage_matrix_165_load_reg_7382 : in STD_LOGIC;
    p_ZL14storage_matrix_173_load_reg_7387 : in STD_LOGIC;
    p_ZL14storage_matrix_181_load_reg_7392 : in STD_LOGIC;
    p_ZL14storage_matrix_189_load_reg_7397 : in STD_LOGIC;
    p_ZL14storage_matrix_67_load_reg_7002 : in STD_LOGIC;
    p_ZL14storage_matrix_75_load_reg_7007 : in STD_LOGIC;
    p_ZL14storage_matrix_83_load_reg_7012 : in STD_LOGIC;
    p_ZL14storage_matrix_91_load_reg_7017 : in STD_LOGIC;
    p_ZL14storage_matrix_99_load_reg_7022 : in STD_LOGIC;
    p_ZL14storage_matrix_107_load_reg_7027 : in STD_LOGIC;
    p_ZL14storage_matrix_115_load_reg_7032 : in STD_LOGIC;
    p_ZL14storage_matrix_123_load_reg_7037 : in STD_LOGIC;
    p_ZL14storage_matrix_3_load_reg_6962 : in STD_LOGIC;
    p_ZL14storage_matrix_11_load_reg_6967 : in STD_LOGIC;
    p_ZL14storage_matrix_19_load_reg_6972 : in STD_LOGIC;
    p_ZL14storage_matrix_27_load_reg_6977 : in STD_LOGIC;
    p_ZL14storage_matrix_35_load_reg_6982 : in STD_LOGIC;
    p_ZL14storage_matrix_43_load_reg_6987 : in STD_LOGIC;
    p_ZL14storage_matrix_51_load_reg_6992 : in STD_LOGIC;
    p_ZL14storage_matrix_59_load_reg_6997 : in STD_LOGIC;
    p_ZL14storage_matrix_195_load_reg_7082 : in STD_LOGIC;
    p_ZL14storage_matrix_203_load_reg_7087 : in STD_LOGIC;
    p_ZL14storage_matrix_211_load_reg_7092 : in STD_LOGIC;
    p_ZL14storage_matrix_219_load_reg_7097 : in STD_LOGIC;
    p_ZL14storage_matrix_227_load_reg_7102 : in STD_LOGIC;
    p_ZL14storage_matrix_235_load_reg_7107 : in STD_LOGIC;
    p_ZL14storage_matrix_243_load_reg_7112 : in STD_LOGIC;
    p_ZL14storage_matrix_251_load_reg_7117 : in STD_LOGIC;
    p_ZL14storage_matrix_131_load_reg_7042 : in STD_LOGIC;
    p_ZL14storage_matrix_139_load_reg_7047 : in STD_LOGIC;
    p_ZL14storage_matrix_147_load_reg_7052 : in STD_LOGIC;
    p_ZL14storage_matrix_155_load_reg_7057 : in STD_LOGIC;
    p_ZL14storage_matrix_163_load_reg_7062 : in STD_LOGIC;
    p_ZL14storage_matrix_171_load_reg_7067 : in STD_LOGIC;
    p_ZL14storage_matrix_179_load_reg_7072 : in STD_LOGIC;
    p_ZL14storage_matrix_187_load_reg_7077 : in STD_LOGIC;
    p_ZL14storage_matrix_65_load_reg_6682 : in STD_LOGIC;
    p_ZL14storage_matrix_73_load_reg_6687 : in STD_LOGIC;
    p_ZL14storage_matrix_81_load_reg_6692 : in STD_LOGIC;
    p_ZL14storage_matrix_89_load_reg_6697 : in STD_LOGIC;
    p_ZL14storage_matrix_97_load_reg_6702 : in STD_LOGIC;
    p_ZL14storage_matrix_105_load_reg_6707 : in STD_LOGIC;
    p_ZL14storage_matrix_113_load_reg_6712 : in STD_LOGIC;
    p_ZL14storage_matrix_121_load_reg_6717 : in STD_LOGIC;
    p_ZL14storage_matrix_1_load_reg_6642 : in STD_LOGIC;
    p_ZL14storage_matrix_9_load_reg_6647 : in STD_LOGIC;
    p_ZL14storage_matrix_17_load_reg_6652 : in STD_LOGIC;
    p_ZL14storage_matrix_25_load_reg_6657 : in STD_LOGIC;
    p_ZL14storage_matrix_33_load_reg_6662 : in STD_LOGIC;
    p_ZL14storage_matrix_41_load_reg_6667 : in STD_LOGIC;
    p_ZL14storage_matrix_49_load_reg_6672 : in STD_LOGIC;
    p_ZL14storage_matrix_57_load_reg_6677 : in STD_LOGIC;
    p_ZL14storage_matrix_193_load_reg_6762 : in STD_LOGIC;
    p_ZL14storage_matrix_201_load_reg_6767 : in STD_LOGIC;
    p_ZL14storage_matrix_209_load_reg_6772 : in STD_LOGIC;
    p_ZL14storage_matrix_217_load_reg_6777 : in STD_LOGIC;
    p_ZL14storage_matrix_225_load_reg_6782 : in STD_LOGIC;
    p_ZL14storage_matrix_233_load_reg_6787 : in STD_LOGIC;
    p_ZL14storage_matrix_241_load_reg_6792 : in STD_LOGIC;
    p_ZL14storage_matrix_249_load_reg_6797 : in STD_LOGIC;
    p_ZL14storage_matrix_129_load_reg_6722 : in STD_LOGIC;
    p_ZL14storage_matrix_137_load_reg_6727 : in STD_LOGIC;
    p_ZL14storage_matrix_145_load_reg_6732 : in STD_LOGIC;
    p_ZL14storage_matrix_153_load_reg_6737 : in STD_LOGIC;
    p_ZL14storage_matrix_161_load_reg_6742 : in STD_LOGIC;
    p_ZL14storage_matrix_169_load_reg_6747 : in STD_LOGIC;
    p_ZL14storage_matrix_177_load_reg_6752 : in STD_LOGIC;
    p_ZL14storage_matrix_185_load_reg_6757 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_54_4 : entity is "spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_54_4";
end bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_54_4;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_54_4 is
  signal add_ln54_fu_2370_p2 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \^ap_loop_init_int_reg\ : STD_LOGIC;
  signal bank_fu_5761 : STD_LOGIC;
  signal \^bank_fu_576_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bank_fu_576_reg_n_3_[0]\ : STD_LOGIC;
  signal \bank_fu_576_reg_n_3_[1]\ : STD_LOGIC;
  signal \bank_fu_576_reg_n_3_[2]\ : STD_LOGIC;
  signal \bank_fu_576_reg_n_3_[3]\ : STD_LOGIC;
  signal \bank_fu_576_reg_n_3_[4]\ : STD_LOGIC;
  signal \bank_fu_576_reg_n_3_[5]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^grp_spiking_binam_pipeline_vitis_loop_54_4_fu_4080_v_v_ce0\ : STD_LOGIC;
  signal \^grp_spiking_binam_pipeline_vitis_loop_54_4_fu_4080_v_v_ce1\ : STD_LOGIC;
  signal \^icmp_ln1019_1_reg_3166\ : STD_LOGIC;
  signal \^icmp_ln1019_2_reg_3176\ : STD_LOGIC;
  signal \^icmp_ln1019_3_reg_3186\ : STD_LOGIC;
  signal \^icmp_ln1019_4_reg_3196\ : STD_LOGIC;
  signal \^icmp_ln1019_5_reg_3206\ : STD_LOGIC;
  signal \^icmp_ln1019_6_reg_3216\ : STD_LOGIC;
  signal \^icmp_ln1019_7_reg_3226\ : STD_LOGIC;
  signal \^icmp_ln1019_reg_3156\ : STD_LOGIC;
  signal tmp_1_fu_2462_p34 : STD_LOGIC;
  signal \^tmp_1_reg_3093\ : STD_LOGIC;
  signal tmp_1_reg_3093_pp0_iter1_reg : STD_LOGIC;
  signal tmp_3_fu_2532_p34 : STD_LOGIC;
  signal \^tmp_3_reg_3102\ : STD_LOGIC;
  signal tmp_3_reg_3102_pp0_iter1_reg : STD_LOGIC;
  signal tmp_4_fu_2602_p34 : STD_LOGIC;
  signal \^tmp_4_reg_3111\ : STD_LOGIC;
  signal tmp_4_reg_3111_pp0_iter1_reg : STD_LOGIC;
  signal tmp_5_fu_2672_p34 : STD_LOGIC;
  signal \^tmp_5_reg_3120\ : STD_LOGIC;
  signal tmp_5_reg_3120_pp0_iter1_reg : STD_LOGIC;
  signal tmp_7_fu_2742_p34 : STD_LOGIC;
  signal \^tmp_7_reg_3129\ : STD_LOGIC;
  signal tmp_7_reg_3129_pp0_iter1_reg : STD_LOGIC;
  signal tmp_8_fu_2812_p34 : STD_LOGIC;
  signal \^tmp_8_reg_3138\ : STD_LOGIC;
  signal tmp_8_reg_3138_pp0_iter1_reg : STD_LOGIC;
  signal tmp_9_fu_2882_p34 : STD_LOGIC;
  signal \^tmp_9_reg_3147\ : STD_LOGIC;
  signal tmp_9_reg_3147_pp0_iter1_reg : STD_LOGIC;
  signal tmp_fu_2392_p34 : STD_LOGIC;
  signal \^tmp_reg_3084\ : STD_LOGIC;
  signal tmp_reg_3084_pp0_iter1_reg : STD_LOGIC;
  signal \^zext_ln54_reg_3072_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_31_0_6_i_16 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_16__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_16__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_16__2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_16__3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_16__4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_6_i_17 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_17__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_17__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_17__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_17__3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_17__4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_6_i_17__5\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_6_i_18 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_6_i_23 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_6_i_24 : label is "soft_lutpair44";
begin
  ap_loop_init_int_reg <= \^ap_loop_init_int_reg\;
  \bank_fu_576_reg[4]_0\(1 downto 0) <= \^bank_fu_576_reg[4]_0\(1 downto 0);
  grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0 <= \^grp_spiking_binam_pipeline_vitis_loop_54_4_fu_4080_v_v_ce0\;
  grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1 <= \^grp_spiking_binam_pipeline_vitis_loop_54_4_fu_4080_v_v_ce1\;
  icmp_ln1019_1_reg_3166 <= \^icmp_ln1019_1_reg_3166\;
  icmp_ln1019_2_reg_3176 <= \^icmp_ln1019_2_reg_3176\;
  icmp_ln1019_3_reg_3186 <= \^icmp_ln1019_3_reg_3186\;
  icmp_ln1019_4_reg_3196 <= \^icmp_ln1019_4_reg_3196\;
  icmp_ln1019_5_reg_3206 <= \^icmp_ln1019_5_reg_3206\;
  icmp_ln1019_6_reg_3216 <= \^icmp_ln1019_6_reg_3216\;
  icmp_ln1019_7_reg_3226 <= \^icmp_ln1019_7_reg_3226\;
  icmp_ln1019_reg_3156 <= \^icmp_ln1019_reg_3156\;
  tmp_1_reg_3093 <= \^tmp_1_reg_3093\;
  tmp_3_reg_3102 <= \^tmp_3_reg_3102\;
  tmp_4_reg_3111 <= \^tmp_4_reg_3111\;
  tmp_5_reg_3120 <= \^tmp_5_reg_3120\;
  tmp_7_reg_3129 <= \^tmp_7_reg_3129\;
  tmp_8_reg_3138 <= \^tmp_8_reg_3138\;
  tmp_9_reg_3147 <= \^tmp_9_reg_3147\;
  tmp_reg_3084 <= \^tmp_reg_3084\;
  \zext_ln54_reg_3072_reg[4]_0\(4 downto 0) <= \^zext_ln54_reg_3072_reg[4]_0\(4 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \^grp_spiking_binam_pipeline_vitis_loop_54_4_fu_4080_v_v_ce1\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_spiking_binam_pipeline_vitis_loop_54_4_fu_4080_v_v_ce1\,
      Q => \^grp_spiking_binam_pipeline_vitis_loop_54_4_fu_4080_v_v_ce0\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\bank_fu_576_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => \^ap_loop_init_int_reg\,
      Q => \bank_fu_576_reg_n_3_[0]\,
      R => '0'
    );
\bank_fu_576_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => add_ln54_fu_2370_p2(1),
      Q => \bank_fu_576_reg_n_3_[1]\,
      R => '0'
    );
\bank_fu_576_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \bank_fu_576_reg_n_3_[2]\,
      R => '0'
    );
\bank_fu_576_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => add_ln54_fu_2370_p2(3),
      Q => \bank_fu_576_reg_n_3_[3]\,
      R => '0'
    );
\bank_fu_576_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => add_ln54_fu_2370_p2(4),
      Q => \bank_fu_576_reg_n_3_[4]\,
      R => '0'
    );
\bank_fu_576_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => add_ln54_fu_2370_p2(5),
      Q => \bank_fu_576_reg_n_3_[5]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_16
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(3 downto 1),
      add_ln54_fu_2370_p2(3 downto 1) => add_ln54_fu_2370_p2(5 downto 3),
      add_ln54_fu_2370_p2(0) => add_ln54_fu_2370_p2(1),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_NS_fsm114_out => ap_NS_fsm114_out,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => \^ap_loop_init_int_reg\,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg_0,
      ap_loop_init_int_reg_2 => ap_loop_init_int_reg_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bank_fu_576_reg[1]\(0) => bank_fu_5761,
      \bank_fu_576_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_10,
      \bank_fu_576_reg[4]\(4) => \^bank_fu_576_reg[4]_0\(1),
      \bank_fu_576_reg[4]\(3) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0(3),
      \bank_fu_576_reg[4]\(2) => \^bank_fu_576_reg[4]_0\(0),
      \bank_fu_576_reg[4]\(1 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0(1 downto 0),
      \bank_fu_576_reg[4]_0\ => \bank_fu_576_reg_n_3_[2]\,
      \bank_fu_576_reg[5]\ => \bank_fu_576_reg_n_3_[5]\,
      grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready,
      grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_7,
      p_ZL14storage_matrix_0_load_reg_6482 => p_ZL14storage_matrix_0_load_reg_6482,
      p_ZL14storage_matrix_100_load_reg_7182 => p_ZL14storage_matrix_100_load_reg_7182,
      p_ZL14storage_matrix_101_load_reg_7342 => p_ZL14storage_matrix_101_load_reg_7342,
      p_ZL14storage_matrix_102_load_reg_7502 => p_ZL14storage_matrix_102_load_reg_7502,
      p_ZL14storage_matrix_103_load_reg_7662 => p_ZL14storage_matrix_103_load_reg_7662,
      p_ZL14storage_matrix_104_load_reg_6547 => p_ZL14storage_matrix_104_load_reg_6547,
      p_ZL14storage_matrix_105_load_reg_6707 => p_ZL14storage_matrix_105_load_reg_6707,
      p_ZL14storage_matrix_106_load_reg_6867 => p_ZL14storage_matrix_106_load_reg_6867,
      p_ZL14storage_matrix_107_load_reg_7027 => p_ZL14storage_matrix_107_load_reg_7027,
      p_ZL14storage_matrix_108_load_reg_7187 => p_ZL14storage_matrix_108_load_reg_7187,
      p_ZL14storage_matrix_109_load_reg_7347 => p_ZL14storage_matrix_109_load_reg_7347,
      p_ZL14storage_matrix_10_load_reg_6807 => p_ZL14storage_matrix_10_load_reg_6807,
      p_ZL14storage_matrix_110_load_reg_7507 => p_ZL14storage_matrix_110_load_reg_7507,
      p_ZL14storage_matrix_111_load_reg_7667 => p_ZL14storage_matrix_111_load_reg_7667,
      p_ZL14storage_matrix_112_load_reg_6552 => p_ZL14storage_matrix_112_load_reg_6552,
      p_ZL14storage_matrix_113_load_reg_6712 => p_ZL14storage_matrix_113_load_reg_6712,
      p_ZL14storage_matrix_114_load_reg_6872 => p_ZL14storage_matrix_114_load_reg_6872,
      p_ZL14storage_matrix_115_load_reg_7032 => p_ZL14storage_matrix_115_load_reg_7032,
      p_ZL14storage_matrix_116_load_reg_7192 => p_ZL14storage_matrix_116_load_reg_7192,
      p_ZL14storage_matrix_117_load_reg_7352 => p_ZL14storage_matrix_117_load_reg_7352,
      p_ZL14storage_matrix_118_load_reg_7512 => p_ZL14storage_matrix_118_load_reg_7512,
      p_ZL14storage_matrix_119_load_reg_7672 => p_ZL14storage_matrix_119_load_reg_7672,
      p_ZL14storage_matrix_11_load_reg_6967 => p_ZL14storage_matrix_11_load_reg_6967,
      p_ZL14storage_matrix_120_load_reg_6557 => p_ZL14storage_matrix_120_load_reg_6557,
      p_ZL14storage_matrix_121_load_reg_6717 => p_ZL14storage_matrix_121_load_reg_6717,
      p_ZL14storage_matrix_122_load_reg_6877 => p_ZL14storage_matrix_122_load_reg_6877,
      p_ZL14storage_matrix_123_load_reg_7037 => p_ZL14storage_matrix_123_load_reg_7037,
      p_ZL14storage_matrix_124_load_reg_7197 => p_ZL14storage_matrix_124_load_reg_7197,
      p_ZL14storage_matrix_125_load_reg_7357 => p_ZL14storage_matrix_125_load_reg_7357,
      p_ZL14storage_matrix_126_load_reg_7517 => p_ZL14storage_matrix_126_load_reg_7517,
      p_ZL14storage_matrix_127_load_reg_7677 => p_ZL14storage_matrix_127_load_reg_7677,
      p_ZL14storage_matrix_128_load_reg_6562 => p_ZL14storage_matrix_128_load_reg_6562,
      p_ZL14storage_matrix_129_load_reg_6722 => p_ZL14storage_matrix_129_load_reg_6722,
      p_ZL14storage_matrix_12_load_reg_7127 => p_ZL14storage_matrix_12_load_reg_7127,
      p_ZL14storage_matrix_130_load_reg_6882 => p_ZL14storage_matrix_130_load_reg_6882,
      p_ZL14storage_matrix_131_load_reg_7042 => p_ZL14storage_matrix_131_load_reg_7042,
      p_ZL14storage_matrix_132_load_reg_7202 => p_ZL14storage_matrix_132_load_reg_7202,
      p_ZL14storage_matrix_133_load_reg_7362 => p_ZL14storage_matrix_133_load_reg_7362,
      p_ZL14storage_matrix_134_load_reg_7522 => p_ZL14storage_matrix_134_load_reg_7522,
      p_ZL14storage_matrix_135_load_reg_7682 => p_ZL14storage_matrix_135_load_reg_7682,
      p_ZL14storage_matrix_136_load_reg_6567 => p_ZL14storage_matrix_136_load_reg_6567,
      p_ZL14storage_matrix_137_load_reg_6727 => p_ZL14storage_matrix_137_load_reg_6727,
      p_ZL14storage_matrix_138_load_reg_6887 => p_ZL14storage_matrix_138_load_reg_6887,
      p_ZL14storage_matrix_139_load_reg_7047 => p_ZL14storage_matrix_139_load_reg_7047,
      p_ZL14storage_matrix_13_load_reg_7287 => p_ZL14storage_matrix_13_load_reg_7287,
      p_ZL14storage_matrix_140_load_reg_7207 => p_ZL14storage_matrix_140_load_reg_7207,
      p_ZL14storage_matrix_141_load_reg_7367 => p_ZL14storage_matrix_141_load_reg_7367,
      p_ZL14storage_matrix_142_load_reg_7527 => p_ZL14storage_matrix_142_load_reg_7527,
      p_ZL14storage_matrix_143_load_reg_7687 => p_ZL14storage_matrix_143_load_reg_7687,
      p_ZL14storage_matrix_144_load_reg_6572 => p_ZL14storage_matrix_144_load_reg_6572,
      p_ZL14storage_matrix_145_load_reg_6732 => p_ZL14storage_matrix_145_load_reg_6732,
      p_ZL14storage_matrix_146_load_reg_6892 => p_ZL14storage_matrix_146_load_reg_6892,
      p_ZL14storage_matrix_147_load_reg_7052 => p_ZL14storage_matrix_147_load_reg_7052,
      p_ZL14storage_matrix_148_load_reg_7212 => p_ZL14storage_matrix_148_load_reg_7212,
      p_ZL14storage_matrix_149_load_reg_7372 => p_ZL14storage_matrix_149_load_reg_7372,
      p_ZL14storage_matrix_14_load_reg_7447 => p_ZL14storage_matrix_14_load_reg_7447,
      p_ZL14storage_matrix_150_load_reg_7532 => p_ZL14storage_matrix_150_load_reg_7532,
      p_ZL14storage_matrix_151_load_reg_7692 => p_ZL14storage_matrix_151_load_reg_7692,
      p_ZL14storage_matrix_152_load_reg_6577 => p_ZL14storage_matrix_152_load_reg_6577,
      p_ZL14storage_matrix_153_load_reg_6737 => p_ZL14storage_matrix_153_load_reg_6737,
      p_ZL14storage_matrix_154_load_reg_6897 => p_ZL14storage_matrix_154_load_reg_6897,
      p_ZL14storage_matrix_155_load_reg_7057 => p_ZL14storage_matrix_155_load_reg_7057,
      p_ZL14storage_matrix_156_load_reg_7217 => p_ZL14storage_matrix_156_load_reg_7217,
      p_ZL14storage_matrix_157_load_reg_7377 => p_ZL14storage_matrix_157_load_reg_7377,
      p_ZL14storage_matrix_158_load_reg_7537 => p_ZL14storage_matrix_158_load_reg_7537,
      p_ZL14storage_matrix_159_load_reg_7697 => p_ZL14storage_matrix_159_load_reg_7697,
      p_ZL14storage_matrix_15_load_reg_7607 => p_ZL14storage_matrix_15_load_reg_7607,
      p_ZL14storage_matrix_160_load_reg_6582 => p_ZL14storage_matrix_160_load_reg_6582,
      p_ZL14storage_matrix_161_load_reg_6742 => p_ZL14storage_matrix_161_load_reg_6742,
      p_ZL14storage_matrix_162_load_reg_6902 => p_ZL14storage_matrix_162_load_reg_6902,
      p_ZL14storage_matrix_163_load_reg_7062 => p_ZL14storage_matrix_163_load_reg_7062,
      p_ZL14storage_matrix_164_load_reg_7222 => p_ZL14storage_matrix_164_load_reg_7222,
      p_ZL14storage_matrix_165_load_reg_7382 => p_ZL14storage_matrix_165_load_reg_7382,
      p_ZL14storage_matrix_166_load_reg_7542 => p_ZL14storage_matrix_166_load_reg_7542,
      p_ZL14storage_matrix_167_load_reg_7702 => p_ZL14storage_matrix_167_load_reg_7702,
      p_ZL14storage_matrix_168_load_reg_6587 => p_ZL14storage_matrix_168_load_reg_6587,
      p_ZL14storage_matrix_169_load_reg_6747 => p_ZL14storage_matrix_169_load_reg_6747,
      p_ZL14storage_matrix_16_load_reg_6492 => p_ZL14storage_matrix_16_load_reg_6492,
      p_ZL14storage_matrix_170_load_reg_6907 => p_ZL14storage_matrix_170_load_reg_6907,
      p_ZL14storage_matrix_171_load_reg_7067 => p_ZL14storage_matrix_171_load_reg_7067,
      p_ZL14storage_matrix_172_load_reg_7227 => p_ZL14storage_matrix_172_load_reg_7227,
      p_ZL14storage_matrix_173_load_reg_7387 => p_ZL14storage_matrix_173_load_reg_7387,
      p_ZL14storage_matrix_174_load_reg_7547 => p_ZL14storage_matrix_174_load_reg_7547,
      p_ZL14storage_matrix_175_load_reg_7707 => p_ZL14storage_matrix_175_load_reg_7707,
      p_ZL14storage_matrix_176_load_reg_6592 => p_ZL14storage_matrix_176_load_reg_6592,
      p_ZL14storage_matrix_177_load_reg_6752 => p_ZL14storage_matrix_177_load_reg_6752,
      p_ZL14storage_matrix_178_load_reg_6912 => p_ZL14storage_matrix_178_load_reg_6912,
      p_ZL14storage_matrix_179_load_reg_7072 => p_ZL14storage_matrix_179_load_reg_7072,
      p_ZL14storage_matrix_17_load_reg_6652 => p_ZL14storage_matrix_17_load_reg_6652,
      p_ZL14storage_matrix_180_load_reg_7232 => p_ZL14storage_matrix_180_load_reg_7232,
      p_ZL14storage_matrix_181_load_reg_7392 => p_ZL14storage_matrix_181_load_reg_7392,
      p_ZL14storage_matrix_182_load_reg_7552 => p_ZL14storage_matrix_182_load_reg_7552,
      p_ZL14storage_matrix_183_load_reg_7712 => p_ZL14storage_matrix_183_load_reg_7712,
      p_ZL14storage_matrix_184_load_reg_6597 => p_ZL14storage_matrix_184_load_reg_6597,
      p_ZL14storage_matrix_185_load_reg_6757 => p_ZL14storage_matrix_185_load_reg_6757,
      p_ZL14storage_matrix_186_load_reg_6917 => p_ZL14storage_matrix_186_load_reg_6917,
      p_ZL14storage_matrix_187_load_reg_7077 => p_ZL14storage_matrix_187_load_reg_7077,
      p_ZL14storage_matrix_188_load_reg_7237 => p_ZL14storage_matrix_188_load_reg_7237,
      p_ZL14storage_matrix_189_load_reg_7397 => p_ZL14storage_matrix_189_load_reg_7397,
      p_ZL14storage_matrix_18_load_reg_6812 => p_ZL14storage_matrix_18_load_reg_6812,
      p_ZL14storage_matrix_190_load_reg_7557 => p_ZL14storage_matrix_190_load_reg_7557,
      p_ZL14storage_matrix_191_load_reg_7717 => p_ZL14storage_matrix_191_load_reg_7717,
      p_ZL14storage_matrix_192_load_reg_6602 => p_ZL14storage_matrix_192_load_reg_6602,
      p_ZL14storage_matrix_193_load_reg_6762 => p_ZL14storage_matrix_193_load_reg_6762,
      p_ZL14storage_matrix_194_load_reg_6922 => p_ZL14storage_matrix_194_load_reg_6922,
      p_ZL14storage_matrix_195_load_reg_7082 => p_ZL14storage_matrix_195_load_reg_7082,
      p_ZL14storage_matrix_196_load_reg_7242 => p_ZL14storage_matrix_196_load_reg_7242,
      p_ZL14storage_matrix_197_load_reg_7402 => p_ZL14storage_matrix_197_load_reg_7402,
      p_ZL14storage_matrix_198_load_reg_7562 => p_ZL14storage_matrix_198_load_reg_7562,
      p_ZL14storage_matrix_199_load_reg_7722 => p_ZL14storage_matrix_199_load_reg_7722,
      p_ZL14storage_matrix_19_load_reg_6972 => p_ZL14storage_matrix_19_load_reg_6972,
      p_ZL14storage_matrix_1_load_reg_6642 => p_ZL14storage_matrix_1_load_reg_6642,
      p_ZL14storage_matrix_200_load_reg_6607 => p_ZL14storage_matrix_200_load_reg_6607,
      p_ZL14storage_matrix_201_load_reg_6767 => p_ZL14storage_matrix_201_load_reg_6767,
      p_ZL14storage_matrix_202_load_reg_6927 => p_ZL14storage_matrix_202_load_reg_6927,
      p_ZL14storage_matrix_203_load_reg_7087 => p_ZL14storage_matrix_203_load_reg_7087,
      p_ZL14storage_matrix_204_load_reg_7247 => p_ZL14storage_matrix_204_load_reg_7247,
      p_ZL14storage_matrix_205_load_reg_7407 => p_ZL14storage_matrix_205_load_reg_7407,
      p_ZL14storage_matrix_206_load_reg_7567 => p_ZL14storage_matrix_206_load_reg_7567,
      p_ZL14storage_matrix_207_load_reg_7727 => p_ZL14storage_matrix_207_load_reg_7727,
      p_ZL14storage_matrix_208_load_reg_6612 => p_ZL14storage_matrix_208_load_reg_6612,
      p_ZL14storage_matrix_209_load_reg_6772 => p_ZL14storage_matrix_209_load_reg_6772,
      p_ZL14storage_matrix_20_load_reg_7132 => p_ZL14storage_matrix_20_load_reg_7132,
      p_ZL14storage_matrix_210_load_reg_6932 => p_ZL14storage_matrix_210_load_reg_6932,
      p_ZL14storage_matrix_211_load_reg_7092 => p_ZL14storage_matrix_211_load_reg_7092,
      p_ZL14storage_matrix_212_load_reg_7252 => p_ZL14storage_matrix_212_load_reg_7252,
      p_ZL14storage_matrix_213_load_reg_7412 => p_ZL14storage_matrix_213_load_reg_7412,
      p_ZL14storage_matrix_214_load_reg_7572 => p_ZL14storage_matrix_214_load_reg_7572,
      p_ZL14storage_matrix_215_load_reg_7732 => p_ZL14storage_matrix_215_load_reg_7732,
      p_ZL14storage_matrix_216_load_reg_6617 => p_ZL14storage_matrix_216_load_reg_6617,
      p_ZL14storage_matrix_217_load_reg_6777 => p_ZL14storage_matrix_217_load_reg_6777,
      p_ZL14storage_matrix_218_load_reg_6937 => p_ZL14storage_matrix_218_load_reg_6937,
      p_ZL14storage_matrix_219_load_reg_7097 => p_ZL14storage_matrix_219_load_reg_7097,
      p_ZL14storage_matrix_21_load_reg_7292 => p_ZL14storage_matrix_21_load_reg_7292,
      p_ZL14storage_matrix_220_load_reg_7257 => p_ZL14storage_matrix_220_load_reg_7257,
      p_ZL14storage_matrix_221_load_reg_7417 => p_ZL14storage_matrix_221_load_reg_7417,
      p_ZL14storage_matrix_222_load_reg_7577 => p_ZL14storage_matrix_222_load_reg_7577,
      p_ZL14storage_matrix_223_load_reg_7737 => p_ZL14storage_matrix_223_load_reg_7737,
      p_ZL14storage_matrix_224_load_reg_6622 => p_ZL14storage_matrix_224_load_reg_6622,
      p_ZL14storage_matrix_225_load_reg_6782 => p_ZL14storage_matrix_225_load_reg_6782,
      p_ZL14storage_matrix_226_load_reg_6942 => p_ZL14storage_matrix_226_load_reg_6942,
      p_ZL14storage_matrix_227_load_reg_7102 => p_ZL14storage_matrix_227_load_reg_7102,
      p_ZL14storage_matrix_228_load_reg_7262 => p_ZL14storage_matrix_228_load_reg_7262,
      p_ZL14storage_matrix_229_load_reg_7422 => p_ZL14storage_matrix_229_load_reg_7422,
      p_ZL14storage_matrix_22_load_reg_7452 => p_ZL14storage_matrix_22_load_reg_7452,
      p_ZL14storage_matrix_230_load_reg_7582 => p_ZL14storage_matrix_230_load_reg_7582,
      p_ZL14storage_matrix_231_load_reg_7742 => p_ZL14storage_matrix_231_load_reg_7742,
      p_ZL14storage_matrix_232_load_reg_6627 => p_ZL14storage_matrix_232_load_reg_6627,
      p_ZL14storage_matrix_233_load_reg_6787 => p_ZL14storage_matrix_233_load_reg_6787,
      p_ZL14storage_matrix_234_load_reg_6947 => p_ZL14storage_matrix_234_load_reg_6947,
      p_ZL14storage_matrix_235_load_reg_7107 => p_ZL14storage_matrix_235_load_reg_7107,
      p_ZL14storage_matrix_236_load_reg_7267 => p_ZL14storage_matrix_236_load_reg_7267,
      p_ZL14storage_matrix_237_load_reg_7427 => p_ZL14storage_matrix_237_load_reg_7427,
      p_ZL14storage_matrix_238_load_reg_7587 => p_ZL14storage_matrix_238_load_reg_7587,
      p_ZL14storage_matrix_239_load_reg_7747 => p_ZL14storage_matrix_239_load_reg_7747,
      p_ZL14storage_matrix_23_load_reg_7612 => p_ZL14storage_matrix_23_load_reg_7612,
      p_ZL14storage_matrix_240_load_reg_6632 => p_ZL14storage_matrix_240_load_reg_6632,
      p_ZL14storage_matrix_241_load_reg_6792 => p_ZL14storage_matrix_241_load_reg_6792,
      p_ZL14storage_matrix_242_load_reg_6952 => p_ZL14storage_matrix_242_load_reg_6952,
      p_ZL14storage_matrix_243_load_reg_7112 => p_ZL14storage_matrix_243_load_reg_7112,
      p_ZL14storage_matrix_244_load_reg_7272 => p_ZL14storage_matrix_244_load_reg_7272,
      p_ZL14storage_matrix_245_load_reg_7432 => p_ZL14storage_matrix_245_load_reg_7432,
      p_ZL14storage_matrix_246_load_reg_7592 => p_ZL14storage_matrix_246_load_reg_7592,
      p_ZL14storage_matrix_247_load_reg_7752 => p_ZL14storage_matrix_247_load_reg_7752,
      p_ZL14storage_matrix_248_load_reg_6637 => p_ZL14storage_matrix_248_load_reg_6637,
      p_ZL14storage_matrix_249_load_reg_6797 => p_ZL14storage_matrix_249_load_reg_6797,
      p_ZL14storage_matrix_24_load_reg_6497 => p_ZL14storage_matrix_24_load_reg_6497,
      p_ZL14storage_matrix_250_load_reg_6957 => p_ZL14storage_matrix_250_load_reg_6957,
      p_ZL14storage_matrix_251_load_reg_7117 => p_ZL14storage_matrix_251_load_reg_7117,
      p_ZL14storage_matrix_252_load_reg_7277 => p_ZL14storage_matrix_252_load_reg_7277,
      p_ZL14storage_matrix_253_load_reg_7437 => p_ZL14storage_matrix_253_load_reg_7437,
      p_ZL14storage_matrix_254_load_reg_7597 => p_ZL14storage_matrix_254_load_reg_7597,
      p_ZL14storage_matrix_255_load_reg_7757 => p_ZL14storage_matrix_255_load_reg_7757,
      p_ZL14storage_matrix_25_load_reg_6657 => p_ZL14storage_matrix_25_load_reg_6657,
      p_ZL14storage_matrix_26_load_reg_6817 => p_ZL14storage_matrix_26_load_reg_6817,
      p_ZL14storage_matrix_27_load_reg_6977 => p_ZL14storage_matrix_27_load_reg_6977,
      p_ZL14storage_matrix_28_load_reg_7137 => p_ZL14storage_matrix_28_load_reg_7137,
      p_ZL14storage_matrix_29_load_reg_7297 => p_ZL14storage_matrix_29_load_reg_7297,
      p_ZL14storage_matrix_2_load_reg_6802 => p_ZL14storage_matrix_2_load_reg_6802,
      p_ZL14storage_matrix_30_load_reg_7457 => p_ZL14storage_matrix_30_load_reg_7457,
      p_ZL14storage_matrix_31_load_reg_7617 => p_ZL14storage_matrix_31_load_reg_7617,
      p_ZL14storage_matrix_32_load_reg_6502 => p_ZL14storage_matrix_32_load_reg_6502,
      p_ZL14storage_matrix_33_load_reg_6662 => p_ZL14storage_matrix_33_load_reg_6662,
      p_ZL14storage_matrix_34_load_reg_6822 => p_ZL14storage_matrix_34_load_reg_6822,
      p_ZL14storage_matrix_35_load_reg_6982 => p_ZL14storage_matrix_35_load_reg_6982,
      p_ZL14storage_matrix_36_load_reg_7142 => p_ZL14storage_matrix_36_load_reg_7142,
      p_ZL14storage_matrix_37_load_reg_7302 => p_ZL14storage_matrix_37_load_reg_7302,
      p_ZL14storage_matrix_38_load_reg_7462 => p_ZL14storage_matrix_38_load_reg_7462,
      p_ZL14storage_matrix_39_load_reg_7622 => p_ZL14storage_matrix_39_load_reg_7622,
      p_ZL14storage_matrix_3_load_reg_6962 => p_ZL14storage_matrix_3_load_reg_6962,
      p_ZL14storage_matrix_40_load_reg_6507 => p_ZL14storage_matrix_40_load_reg_6507,
      p_ZL14storage_matrix_41_load_reg_6667 => p_ZL14storage_matrix_41_load_reg_6667,
      p_ZL14storage_matrix_42_load_reg_6827 => p_ZL14storage_matrix_42_load_reg_6827,
      p_ZL14storage_matrix_43_load_reg_6987 => p_ZL14storage_matrix_43_load_reg_6987,
      p_ZL14storage_matrix_44_load_reg_7147 => p_ZL14storage_matrix_44_load_reg_7147,
      p_ZL14storage_matrix_45_load_reg_7307 => p_ZL14storage_matrix_45_load_reg_7307,
      p_ZL14storage_matrix_46_load_reg_7467 => p_ZL14storage_matrix_46_load_reg_7467,
      p_ZL14storage_matrix_47_load_reg_7627 => p_ZL14storage_matrix_47_load_reg_7627,
      p_ZL14storage_matrix_48_load_reg_6512 => p_ZL14storage_matrix_48_load_reg_6512,
      p_ZL14storage_matrix_49_load_reg_6672 => p_ZL14storage_matrix_49_load_reg_6672,
      p_ZL14storage_matrix_4_load_reg_7122 => p_ZL14storage_matrix_4_load_reg_7122,
      p_ZL14storage_matrix_50_load_reg_6832 => p_ZL14storage_matrix_50_load_reg_6832,
      p_ZL14storage_matrix_51_load_reg_6992 => p_ZL14storage_matrix_51_load_reg_6992,
      p_ZL14storage_matrix_52_load_reg_7152 => p_ZL14storage_matrix_52_load_reg_7152,
      p_ZL14storage_matrix_53_load_reg_7312 => p_ZL14storage_matrix_53_load_reg_7312,
      p_ZL14storage_matrix_54_load_reg_7472 => p_ZL14storage_matrix_54_load_reg_7472,
      p_ZL14storage_matrix_55_load_reg_7632 => p_ZL14storage_matrix_55_load_reg_7632,
      p_ZL14storage_matrix_56_load_reg_6517 => p_ZL14storage_matrix_56_load_reg_6517,
      p_ZL14storage_matrix_57_load_reg_6677 => p_ZL14storage_matrix_57_load_reg_6677,
      p_ZL14storage_matrix_58_load_reg_6837 => p_ZL14storage_matrix_58_load_reg_6837,
      p_ZL14storage_matrix_59_load_reg_6997 => p_ZL14storage_matrix_59_load_reg_6997,
      p_ZL14storage_matrix_5_load_reg_7282 => p_ZL14storage_matrix_5_load_reg_7282,
      p_ZL14storage_matrix_60_load_reg_7157 => p_ZL14storage_matrix_60_load_reg_7157,
      p_ZL14storage_matrix_61_load_reg_7317 => p_ZL14storage_matrix_61_load_reg_7317,
      p_ZL14storage_matrix_62_load_reg_7477 => p_ZL14storage_matrix_62_load_reg_7477,
      p_ZL14storage_matrix_63_load_reg_7637 => p_ZL14storage_matrix_63_load_reg_7637,
      p_ZL14storage_matrix_64_load_reg_6522 => p_ZL14storage_matrix_64_load_reg_6522,
      p_ZL14storage_matrix_65_load_reg_6682 => p_ZL14storage_matrix_65_load_reg_6682,
      p_ZL14storage_matrix_66_load_reg_6842 => p_ZL14storage_matrix_66_load_reg_6842,
      p_ZL14storage_matrix_67_load_reg_7002 => p_ZL14storage_matrix_67_load_reg_7002,
      p_ZL14storage_matrix_68_load_reg_7162 => p_ZL14storage_matrix_68_load_reg_7162,
      p_ZL14storage_matrix_69_load_reg_7322 => p_ZL14storage_matrix_69_load_reg_7322,
      p_ZL14storage_matrix_6_load_reg_7442 => p_ZL14storage_matrix_6_load_reg_7442,
      p_ZL14storage_matrix_70_load_reg_7482 => p_ZL14storage_matrix_70_load_reg_7482,
      p_ZL14storage_matrix_71_load_reg_7642 => p_ZL14storage_matrix_71_load_reg_7642,
      p_ZL14storage_matrix_72_load_reg_6527 => p_ZL14storage_matrix_72_load_reg_6527,
      p_ZL14storage_matrix_73_load_reg_6687 => p_ZL14storage_matrix_73_load_reg_6687,
      p_ZL14storage_matrix_74_load_reg_6847 => p_ZL14storage_matrix_74_load_reg_6847,
      p_ZL14storage_matrix_75_load_reg_7007 => p_ZL14storage_matrix_75_load_reg_7007,
      p_ZL14storage_matrix_76_load_reg_7167 => p_ZL14storage_matrix_76_load_reg_7167,
      p_ZL14storage_matrix_77_load_reg_7327 => p_ZL14storage_matrix_77_load_reg_7327,
      p_ZL14storage_matrix_78_load_reg_7487 => p_ZL14storage_matrix_78_load_reg_7487,
      p_ZL14storage_matrix_79_load_reg_7647 => p_ZL14storage_matrix_79_load_reg_7647,
      p_ZL14storage_matrix_7_load_reg_7602 => p_ZL14storage_matrix_7_load_reg_7602,
      p_ZL14storage_matrix_80_load_reg_6532 => p_ZL14storage_matrix_80_load_reg_6532,
      p_ZL14storage_matrix_81_load_reg_6692 => p_ZL14storage_matrix_81_load_reg_6692,
      p_ZL14storage_matrix_82_load_reg_6852 => p_ZL14storage_matrix_82_load_reg_6852,
      p_ZL14storage_matrix_83_load_reg_7012 => p_ZL14storage_matrix_83_load_reg_7012,
      p_ZL14storage_matrix_84_load_reg_7172 => p_ZL14storage_matrix_84_load_reg_7172,
      p_ZL14storage_matrix_85_load_reg_7332 => p_ZL14storage_matrix_85_load_reg_7332,
      p_ZL14storage_matrix_86_load_reg_7492 => p_ZL14storage_matrix_86_load_reg_7492,
      p_ZL14storage_matrix_87_load_reg_7652 => p_ZL14storage_matrix_87_load_reg_7652,
      p_ZL14storage_matrix_88_load_reg_6537 => p_ZL14storage_matrix_88_load_reg_6537,
      p_ZL14storage_matrix_89_load_reg_6697 => p_ZL14storage_matrix_89_load_reg_6697,
      p_ZL14storage_matrix_8_load_reg_6487 => p_ZL14storage_matrix_8_load_reg_6487,
      p_ZL14storage_matrix_90_load_reg_6857 => p_ZL14storage_matrix_90_load_reg_6857,
      p_ZL14storage_matrix_91_load_reg_7017 => p_ZL14storage_matrix_91_load_reg_7017,
      p_ZL14storage_matrix_92_load_reg_7177 => p_ZL14storage_matrix_92_load_reg_7177,
      p_ZL14storage_matrix_93_load_reg_7337 => p_ZL14storage_matrix_93_load_reg_7337,
      p_ZL14storage_matrix_94_load_reg_7497 => p_ZL14storage_matrix_94_load_reg_7497,
      p_ZL14storage_matrix_95_load_reg_7657 => p_ZL14storage_matrix_95_load_reg_7657,
      p_ZL14storage_matrix_96_load_reg_6542 => p_ZL14storage_matrix_96_load_reg_6542,
      p_ZL14storage_matrix_97_load_reg_6702 => p_ZL14storage_matrix_97_load_reg_6702,
      p_ZL14storage_matrix_98_load_reg_6862 => p_ZL14storage_matrix_98_load_reg_6862,
      p_ZL14storage_matrix_99_load_reg_7022 => p_ZL14storage_matrix_99_load_reg_7022,
      p_ZL14storage_matrix_9_load_reg_6647 => p_ZL14storage_matrix_9_load_reg_6647,
      \threshold_V_2_reg_4036_reg[0]\ => \threshold_V_2_reg_4036_reg[0]\,
      tmp_1_fu_2462_p34 => tmp_1_fu_2462_p34,
      tmp_3_fu_2532_p34 => tmp_3_fu_2532_p34,
      tmp_4_fu_2602_p34 => tmp_4_fu_2602_p34,
      tmp_5_fu_2672_p34 => tmp_5_fu_2672_p34,
      tmp_7_fu_2742_p34 => tmp_7_fu_2742_p34,
      tmp_8_fu_2812_p34 => tmp_8_fu_2812_p34,
      tmp_9_fu_2882_p34 => tmp_9_fu_2882_p34,
      tmp_fu_2392_p34 => tmp_fu_2392_p34,
      \zext_ln54_reg_3072_reg[0]\ => \bank_fu_576_reg_n_3_[0]\,
      \zext_ln54_reg_3072_reg[1]\ => \bank_fu_576_reg_n_3_[1]\,
      \zext_ln54_reg_3072_reg[3]\ => \bank_fu_576_reg_n_3_[3]\,
      \zext_ln54_reg_3072_reg[4]\ => \bank_fu_576_reg_n_3_[4]\
    );
\icmp_ln1019_1_reg_3166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1019_1_reg_3166_reg[0]_0\,
      Q => \^icmp_ln1019_1_reg_3166\,
      R => '0'
    );
\icmp_ln1019_2_reg_3176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1019_2_reg_3176_reg[0]_0\,
      Q => \^icmp_ln1019_2_reg_3176\,
      R => '0'
    );
\icmp_ln1019_3_reg_3186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1019_3_reg_3186_reg[0]_0\,
      Q => \^icmp_ln1019_3_reg_3186\,
      R => '0'
    );
\icmp_ln1019_4_reg_3196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1019_4_reg_3196_reg[0]_0\,
      Q => \^icmp_ln1019_4_reg_3196\,
      R => '0'
    );
\icmp_ln1019_5_reg_3206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1019_5_reg_3206_reg[0]_0\,
      Q => \^icmp_ln1019_5_reg_3206\,
      R => '0'
    );
\icmp_ln1019_6_reg_3216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1019_6_reg_3216_reg[0]_0\,
      Q => \^icmp_ln1019_6_reg_3216\,
      R => '0'
    );
\icmp_ln1019_7_reg_3226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1019_7_reg_3226_reg[0]_1\,
      Q => \^icmp_ln1019_7_reg_3226\,
      R => '0'
    );
\icmp_ln1019_reg_3156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1019_reg_3156_reg[0]_0\,
      Q => \^icmp_ln1019_reg_3156\,
      R => '0'
    );
\ram_reg_0_31_0_6_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => tmp_8_reg_3138_pp0_iter1_reg,
      I1 => \^icmp_ln1019_6_reg_3216\,
      I2 => \^grp_spiking_binam_pipeline_vitis_loop_54_4_fu_4080_v_v_ce0\,
      I3 => ram_reg_0_31_0_6_i_1,
      I4 => Q(0),
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0,
      O => \tmp_8_reg_3138_pp0_iter1_reg_reg[0]_0\
    );
\ram_reg_0_31_0_6_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \^icmp_ln1019_7_reg_3226\,
      I1 => \^grp_spiking_binam_pipeline_vitis_loop_54_4_fu_4080_v_v_ce0\,
      I2 => tmp_9_reg_3147_pp0_iter1_reg,
      I3 => ram_reg_0_31_0_6_i_1,
      I4 => Q(0),
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0,
      O => \icmp_ln1019_7_reg_3226_reg[0]_0\
    );
\ram_reg_0_31_0_6_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF00008000"
    )
        port map (
      I0 => tmp_3_reg_3102_pp0_iter1_reg,
      I1 => \^icmp_ln1019_2_reg_3176\,
      I2 => \^grp_spiking_binam_pipeline_vitis_loop_54_4_fu_4080_v_v_ce0\,
      I3 => Q(3),
      I4 => \threshold_V_2_reg_4036_reg[0]\,
      I5 => \ram_reg_0_31_0_6_i_1__0\,
      O => \tmp_3_reg_3102_pp0_iter1_reg_reg[0]_0\
    );
\ram_reg_0_31_0_6_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF00008000"
    )
        port map (
      I0 => tmp_5_reg_3120_pp0_iter1_reg,
      I1 => \^icmp_ln1019_4_reg_3196\,
      I2 => \^grp_spiking_binam_pipeline_vitis_loop_54_4_fu_4080_v_v_ce0\,
      I3 => Q(3),
      I4 => \threshold_V_2_reg_4036_reg[0]\,
      I5 => \ram_reg_0_31_0_6_i_1__0\,
      O => \tmp_5_reg_3120_pp0_iter1_reg_reg[0]_0\
    );
\ram_reg_0_31_0_6_i_14__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF00008000"
    )
        port map (
      I0 => tmp_7_reg_3129_pp0_iter1_reg,
      I1 => \^icmp_ln1019_5_reg_3206\,
      I2 => \^grp_spiking_binam_pipeline_vitis_loop_54_4_fu_4080_v_v_ce0\,
      I3 => Q(3),
      I4 => \threshold_V_2_reg_4036_reg[0]\,
      I5 => \ram_reg_0_31_0_6_i_1__0\,
      O => \tmp_7_reg_3129_pp0_iter1_reg_reg[0]_0\
    );
\ram_reg_0_31_0_6_i_14__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF00008000"
    )
        port map (
      I0 => tmp_4_reg_3111_pp0_iter1_reg,
      I1 => \^icmp_ln1019_3_reg_3186\,
      I2 => \^grp_spiking_binam_pipeline_vitis_loop_54_4_fu_4080_v_v_ce0\,
      I3 => Q(3),
      I4 => \threshold_V_2_reg_4036_reg[0]\,
      I5 => \ram_reg_0_31_0_6_i_1__0\,
      O => \tmp_4_reg_3111_pp0_iter1_reg_reg[0]_0\
    );
\ram_reg_0_31_0_6_i_14__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF00008000"
    )
        port map (
      I0 => \^grp_spiking_binam_pipeline_vitis_loop_54_4_fu_4080_v_v_ce0\,
      I1 => \^icmp_ln1019_1_reg_3166\,
      I2 => tmp_1_reg_3093_pp0_iter1_reg,
      I3 => Q(3),
      I4 => \threshold_V_2_reg_4036_reg[0]\,
      I5 => \ram_reg_0_31_0_6_i_1__0\,
      O => ap_enable_reg_pp0_iter2_reg_1
    );
ram_reg_0_31_0_6_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => ram_reg_0_31_0_6_i_6(4),
      I1 => ram_reg_0_31_0_6_i_6(3),
      I2 => ram_reg_0_31_0_6_i_6(0),
      I3 => ram_reg_0_31_0_6_i_6(1),
      I4 => ram_reg_0_31_0_6_i_6(2),
      O => \q1_reg[4]\
    );
\ram_reg_0_31_0_6_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => \ram_reg_0_31_0_6_i_6__0\(4),
      I1 => \ram_reg_0_31_0_6_i_6__0\(3),
      I2 => \ram_reg_0_31_0_6_i_6__0\(0),
      I3 => \ram_reg_0_31_0_6_i_6__0\(1),
      I4 => \ram_reg_0_31_0_6_i_6__0\(2),
      O => \q1_reg[4]_0\
    );
\ram_reg_0_31_0_6_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => \ram_reg_0_31_0_6_i_6__2\(4),
      I1 => \ram_reg_0_31_0_6_i_6__2\(3),
      I2 => \ram_reg_0_31_0_6_i_6__2\(0),
      I3 => \ram_reg_0_31_0_6_i_6__2\(1),
      I4 => \ram_reg_0_31_0_6_i_6__2\(2),
      O => \q1_reg[4]_2\
    );
\ram_reg_0_31_0_6_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => \ram_reg_0_31_0_6_i_6__3\(4),
      I1 => \ram_reg_0_31_0_6_i_6__3\(3),
      I2 => \ram_reg_0_31_0_6_i_6__3\(0),
      I3 => \ram_reg_0_31_0_6_i_6__3\(1),
      I4 => \ram_reg_0_31_0_6_i_6__3\(2),
      O => \q1_reg[4]_3\
    );
\ram_reg_0_31_0_6_i_16__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => \ram_reg_0_31_0_6_i_6__4\(4),
      I1 => \ram_reg_0_31_0_6_i_6__4\(3),
      I2 => \ram_reg_0_31_0_6_i_6__4\(0),
      I3 => \ram_reg_0_31_0_6_i_6__4\(1),
      I4 => \ram_reg_0_31_0_6_i_6__4\(2),
      O => \q1_reg[4]_4\
    );
\ram_reg_0_31_0_6_i_16__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => \ram_reg_0_31_0_6_i_6__5\(4),
      I1 => \ram_reg_0_31_0_6_i_6__5\(3),
      I2 => \ram_reg_0_31_0_6_i_6__5\(0),
      I3 => \ram_reg_0_31_0_6_i_6__5\(1),
      I4 => \ram_reg_0_31_0_6_i_6__5\(2),
      O => \q1_reg[4]_5\
    );
ram_reg_0_31_0_6_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => ram_reg_0_31_0_6_i_6(2),
      I1 => ram_reg_0_31_0_6_i_6(1),
      I2 => ram_reg_0_31_0_6_i_6(0),
      I3 => ram_reg_0_31_0_6_i_6(3),
      O => \q1_reg[2]\
    );
\ram_reg_0_31_0_6_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \ram_reg_0_31_0_6_i_6__0\(2),
      I1 => \ram_reg_0_31_0_6_i_6__0\(1),
      I2 => \ram_reg_0_31_0_6_i_6__0\(0),
      I3 => \ram_reg_0_31_0_6_i_6__0\(3),
      O => \q1_reg[2]_0\
    );
\ram_reg_0_31_0_6_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => \ram_reg_0_31_0_6_i_6__1\(4),
      I1 => \ram_reg_0_31_0_6_i_6__1\(3),
      I2 => \ram_reg_0_31_0_6_i_6__1\(0),
      I3 => \ram_reg_0_31_0_6_i_6__1\(1),
      I4 => \ram_reg_0_31_0_6_i_6__1\(2),
      O => \q1_reg[4]_1\
    );
\ram_reg_0_31_0_6_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \ram_reg_0_31_0_6_i_6__2\(2),
      I1 => \ram_reg_0_31_0_6_i_6__2\(1),
      I2 => \ram_reg_0_31_0_6_i_6__2\(0),
      I3 => \ram_reg_0_31_0_6_i_6__2\(3),
      O => \q1_reg[2]_2\
    );
\ram_reg_0_31_0_6_i_17__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \ram_reg_0_31_0_6_i_6__3\(2),
      I1 => \ram_reg_0_31_0_6_i_6__3\(1),
      I2 => \ram_reg_0_31_0_6_i_6__3\(0),
      I3 => \ram_reg_0_31_0_6_i_6__3\(3),
      O => \q1_reg[2]_3\
    );
\ram_reg_0_31_0_6_i_17__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \ram_reg_0_31_0_6_i_6__4\(2),
      I1 => \ram_reg_0_31_0_6_i_6__4\(1),
      I2 => \ram_reg_0_31_0_6_i_6__4\(0),
      I3 => \ram_reg_0_31_0_6_i_6__4\(3),
      O => \q1_reg[2]_4\
    );
\ram_reg_0_31_0_6_i_17__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \ram_reg_0_31_0_6_i_6__5\(2),
      I1 => \ram_reg_0_31_0_6_i_6__5\(1),
      I2 => \ram_reg_0_31_0_6_i_6__5\(0),
      I3 => \ram_reg_0_31_0_6_i_6__5\(3),
      O => \q1_reg[2]_5\
    );
ram_reg_0_31_0_6_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \ram_reg_0_31_0_6_i_6__1\(2),
      I1 => \ram_reg_0_31_0_6_i_6__1\(1),
      I2 => \ram_reg_0_31_0_6_i_6__1\(0),
      I3 => \ram_reg_0_31_0_6_i_6__1\(3),
      O => \q1_reg[2]_1\
    );
ram_reg_0_31_0_6_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \^grp_spiking_binam_pipeline_vitis_loop_54_4_fu_4080_v_v_ce0\,
      I1 => \^icmp_ln1019_reg_3156\,
      I2 => tmp_reg_3084_pp0_iter1_reg,
      I3 => ram_reg_0_31_0_6_i_1,
      I4 => Q(0),
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0,
      O => ap_enable_reg_pp0_iter2_reg_0
    );
ram_reg_0_31_0_6_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => \ram_reg_0_31_0_6_i_6__6\(4),
      I1 => \ram_reg_0_31_0_6_i_6__6\(3),
      I2 => \ram_reg_0_31_0_6_i_6__6\(0),
      I3 => \ram_reg_0_31_0_6_i_6__6\(1),
      I4 => \ram_reg_0_31_0_6_i_6__6\(2),
      O => \q1_reg[4]_6\
    );
ram_reg_0_31_0_6_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \ram_reg_0_31_0_6_i_6__6\(2),
      I1 => \ram_reg_0_31_0_6_i_6__6\(1),
      I2 => \ram_reg_0_31_0_6_i_6__6\(0),
      I3 => \ram_reg_0_31_0_6_i_6__6\(3),
      O => \q1_reg[2]_6\
    );
\tmp_1_reg_3093_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^tmp_1_reg_3093\,
      Q => tmp_1_reg_3093_pp0_iter1_reg,
      R => '0'
    );
\tmp_1_reg_3093_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bank_fu_5761,
      D => tmp_1_fu_2462_p34,
      Q => \^tmp_1_reg_3093\,
      R => '0'
    );
\tmp_3_reg_3102_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^tmp_3_reg_3102\,
      Q => tmp_3_reg_3102_pp0_iter1_reg,
      R => '0'
    );
\tmp_3_reg_3102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bank_fu_5761,
      D => tmp_3_fu_2532_p34,
      Q => \^tmp_3_reg_3102\,
      R => '0'
    );
\tmp_4_reg_3111_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^tmp_4_reg_3111\,
      Q => tmp_4_reg_3111_pp0_iter1_reg,
      R => '0'
    );
\tmp_4_reg_3111_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bank_fu_5761,
      D => tmp_4_fu_2602_p34,
      Q => \^tmp_4_reg_3111\,
      R => '0'
    );
\tmp_5_reg_3120_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^tmp_5_reg_3120\,
      Q => tmp_5_reg_3120_pp0_iter1_reg,
      R => '0'
    );
\tmp_5_reg_3120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bank_fu_5761,
      D => tmp_5_fu_2672_p34,
      Q => \^tmp_5_reg_3120\,
      R => '0'
    );
\tmp_7_reg_3129_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^tmp_7_reg_3129\,
      Q => tmp_7_reg_3129_pp0_iter1_reg,
      R => '0'
    );
\tmp_7_reg_3129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bank_fu_5761,
      D => tmp_7_fu_2742_p34,
      Q => \^tmp_7_reg_3129\,
      R => '0'
    );
\tmp_8_reg_3138_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^tmp_8_reg_3138\,
      Q => tmp_8_reg_3138_pp0_iter1_reg,
      R => '0'
    );
\tmp_8_reg_3138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bank_fu_5761,
      D => tmp_8_fu_2812_p34,
      Q => \^tmp_8_reg_3138\,
      R => '0'
    );
\tmp_9_reg_3147_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^tmp_9_reg_3147\,
      Q => tmp_9_reg_3147_pp0_iter1_reg,
      R => '0'
    );
\tmp_9_reg_3147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bank_fu_5761,
      D => tmp_9_fu_2882_p34,
      Q => \^tmp_9_reg_3147\,
      R => '0'
    );
\tmp_reg_3084_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^tmp_reg_3084\,
      Q => tmp_reg_3084_pp0_iter1_reg,
      R => '0'
    );
\tmp_reg_3084_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bank_fu_5761,
      D => tmp_fu_2392_p34,
      Q => \^tmp_reg_3084\,
      R => '0'
    );
\v_V_1_addr_reg_3170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_1_addr_reg_3170_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(0),
      Q => \v_V_1_addr_reg_3170_reg[4]_0\(0),
      R => '0'
    );
\v_V_1_addr_reg_3170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_1_addr_reg_3170_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(1),
      Q => \v_V_1_addr_reg_3170_reg[4]_0\(1),
      R => '0'
    );
\v_V_1_addr_reg_3170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_1_addr_reg_3170_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(2),
      Q => \v_V_1_addr_reg_3170_reg[4]_0\(2),
      R => '0'
    );
\v_V_1_addr_reg_3170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_1_addr_reg_3170_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(3),
      Q => \v_V_1_addr_reg_3170_reg[4]_0\(3),
      R => '0'
    );
\v_V_1_addr_reg_3170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_1_addr_reg_3170_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(4),
      Q => \v_V_1_addr_reg_3170_reg[4]_0\(4),
      R => '0'
    );
\v_V_2_addr_reg_3180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_2_addr_reg_3180_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(0),
      Q => \v_V_2_addr_reg_3180_reg[4]_0\(0),
      R => '0'
    );
\v_V_2_addr_reg_3180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_2_addr_reg_3180_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(1),
      Q => \v_V_2_addr_reg_3180_reg[4]_0\(1),
      R => '0'
    );
\v_V_2_addr_reg_3180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_2_addr_reg_3180_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(2),
      Q => \v_V_2_addr_reg_3180_reg[4]_0\(2),
      R => '0'
    );
\v_V_2_addr_reg_3180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_2_addr_reg_3180_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(3),
      Q => \v_V_2_addr_reg_3180_reg[4]_0\(3),
      R => '0'
    );
\v_V_2_addr_reg_3180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_2_addr_reg_3180_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(4),
      Q => \v_V_2_addr_reg_3180_reg[4]_0\(4),
      R => '0'
    );
\v_V_3_addr_reg_3190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_3_addr_reg_3190_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(0),
      Q => \v_V_3_addr_reg_3190_reg[4]_0\(0),
      R => '0'
    );
\v_V_3_addr_reg_3190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_3_addr_reg_3190_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(1),
      Q => \v_V_3_addr_reg_3190_reg[4]_0\(1),
      R => '0'
    );
\v_V_3_addr_reg_3190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_3_addr_reg_3190_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(2),
      Q => \v_V_3_addr_reg_3190_reg[4]_0\(2),
      R => '0'
    );
\v_V_3_addr_reg_3190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_3_addr_reg_3190_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(3),
      Q => \v_V_3_addr_reg_3190_reg[4]_0\(3),
      R => '0'
    );
\v_V_3_addr_reg_3190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_3_addr_reg_3190_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(4),
      Q => \v_V_3_addr_reg_3190_reg[4]_0\(4),
      R => '0'
    );
\v_V_4_addr_reg_3200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_4_addr_reg_3200_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(0),
      Q => \v_V_4_addr_reg_3200_reg[4]_0\(0),
      R => '0'
    );
\v_V_4_addr_reg_3200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_4_addr_reg_3200_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(1),
      Q => \v_V_4_addr_reg_3200_reg[4]_0\(1),
      R => '0'
    );
\v_V_4_addr_reg_3200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_4_addr_reg_3200_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(2),
      Q => \v_V_4_addr_reg_3200_reg[4]_0\(2),
      R => '0'
    );
\v_V_4_addr_reg_3200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_4_addr_reg_3200_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(3),
      Q => \v_V_4_addr_reg_3200_reg[4]_0\(3),
      R => '0'
    );
\v_V_4_addr_reg_3200_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_4_addr_reg_3200_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(4),
      Q => \v_V_4_addr_reg_3200_reg[4]_0\(4),
      R => '0'
    );
\v_V_5_addr_reg_3210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_5_addr_reg_3210_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(0),
      Q => \v_V_5_addr_reg_3210_reg[4]_0\(0),
      R => '0'
    );
\v_V_5_addr_reg_3210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_5_addr_reg_3210_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(1),
      Q => \v_V_5_addr_reg_3210_reg[4]_0\(1),
      R => '0'
    );
\v_V_5_addr_reg_3210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_5_addr_reg_3210_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(2),
      Q => \v_V_5_addr_reg_3210_reg[4]_0\(2),
      R => '0'
    );
\v_V_5_addr_reg_3210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_5_addr_reg_3210_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(3),
      Q => \v_V_5_addr_reg_3210_reg[4]_0\(3),
      R => '0'
    );
\v_V_5_addr_reg_3210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_5_addr_reg_3210_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(4),
      Q => \v_V_5_addr_reg_3210_reg[4]_0\(4),
      R => '0'
    );
\v_V_6_addr_reg_3220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_6_addr_reg_3220_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(0),
      Q => \v_V_6_addr_reg_3220_reg[4]_0\(0),
      R => '0'
    );
\v_V_6_addr_reg_3220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_6_addr_reg_3220_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(1),
      Q => \v_V_6_addr_reg_3220_reg[4]_0\(1),
      R => '0'
    );
\v_V_6_addr_reg_3220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_6_addr_reg_3220_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(2),
      Q => \v_V_6_addr_reg_3220_reg[4]_0\(2),
      R => '0'
    );
\v_V_6_addr_reg_3220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_6_addr_reg_3220_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(3),
      Q => \v_V_6_addr_reg_3220_reg[4]_0\(3),
      R => '0'
    );
\v_V_6_addr_reg_3220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_6_addr_reg_3220_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(4),
      Q => \v_V_6_addr_reg_3220_reg[4]_0\(4),
      R => '0'
    );
\v_V_7_addr_reg_3230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_7_addr_reg_3230_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(0),
      Q => \v_V_7_addr_reg_3230_reg[4]_0\(0),
      R => '0'
    );
\v_V_7_addr_reg_3230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_7_addr_reg_3230_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(1),
      Q => \v_V_7_addr_reg_3230_reg[4]_0\(1),
      R => '0'
    );
\v_V_7_addr_reg_3230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_7_addr_reg_3230_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(2),
      Q => \v_V_7_addr_reg_3230_reg[4]_0\(2),
      R => '0'
    );
\v_V_7_addr_reg_3230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_7_addr_reg_3230_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(3),
      Q => \v_V_7_addr_reg_3230_reg[4]_0\(3),
      R => '0'
    );
\v_V_7_addr_reg_3230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_7_addr_reg_3230_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(4),
      Q => \v_V_7_addr_reg_3230_reg[4]_0\(4),
      R => '0'
    );
\v_V_addr_reg_3160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_addr_reg_3160_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(0),
      Q => \v_V_addr_reg_3160_reg[4]_0\(0),
      R => '0'
    );
\v_V_addr_reg_3160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_addr_reg_3160_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(1),
      Q => \v_V_addr_reg_3160_reg[4]_0\(1),
      R => '0'
    );
\v_V_addr_reg_3160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_addr_reg_3160_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(2),
      Q => \v_V_addr_reg_3160_reg[4]_0\(2),
      R => '0'
    );
\v_V_addr_reg_3160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_addr_reg_3160_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(3),
      Q => \v_V_addr_reg_3160_reg[4]_0\(3),
      R => '0'
    );
\v_V_addr_reg_3160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \v_V_addr_reg_3160_reg[4]_1\(0),
      D => \^zext_ln54_reg_3072_reg[4]_0\(4),
      Q => \v_V_addr_reg_3160_reg[4]_0\(4),
      R => '0'
    );
\zext_ln54_reg_3072_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bank_fu_5761,
      D => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0(0),
      Q => \^zext_ln54_reg_3072_reg[4]_0\(0),
      R => '0'
    );
\zext_ln54_reg_3072_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bank_fu_5761,
      D => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0(1),
      Q => \^zext_ln54_reg_3072_reg[4]_0\(1),
      R => '0'
    );
\zext_ln54_reg_3072_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bank_fu_5761,
      D => \^bank_fu_576_reg[4]_0\(0),
      Q => \^zext_ln54_reg_3072_reg[4]_0\(2),
      R => '0'
    );
\zext_ln54_reg_3072_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bank_fu_5761,
      D => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0(3),
      Q => \^zext_ln54_reg_3072_reg[4]_0\(3),
      R => '0'
    );
\zext_ln54_reg_3072_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bank_fu_5761,
      D => \^bank_fu_576_reg[4]_0\(1),
      Q => \^zext_ln54_reg_3072_reg[4]_0\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_70_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ref_timer_V_7_d0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg_0 : out STD_LOGIC;
    \has_spike_fu_616_reg[0]\ : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ref_timer_V_7_address1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0 : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0 : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0 : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0 : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0 : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0 : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0 : out STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    has_spike_fu_616 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg_0_31_2_2_i_2_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_31_2_2_i_2_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_31_2_2_i_2_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_31_2_2_i_2_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_31_2_2_i_2_4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_31_2_2_i_2_5 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_31_2_2_i_2_6 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_31_2_2_i_2_7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_70_6 : entity is "spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_70_6";
end bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_70_6;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_70_6 is
  signal add_ln70_fu_218_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0 : STD_LOGIC;
  signal i_1_fu_640 : STD_LOGIC;
  signal i_1_fu_641 : STD_LOGIC;
  signal \i_1_fu_64[5]_i_2_n_3\ : STD_LOGIC;
  signal \i_1_fu_64[8]_i_3_n_3\ : STD_LOGIC;
  signal \i_1_fu_64_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_1_fu_64_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_1_fu_64_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_1_fu_64_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_1_fu_64_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_1_fu_64_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_1_fu_64_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_1_fu_64_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_1_fu_64_reg_n_3_[8]\ : STD_LOGIC;
  signal mux_2_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mux_2_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal ram_reg_0_31_0_0_i_23_n_3 : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_3__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_3__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_3__2_n_3\ : STD_LOGIC;
  signal tmp_2_fu_255_p10 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \trunc_ln1035_reg_354_reg_n_3_[0]\ : STD_LOGIC;
  signal \trunc_ln1035_reg_354_reg_n_3_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_23 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_3__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_3__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_3__2\ : label is "soft_lutpair55";
begin
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_1_fu_640,
      Q => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_15
     port map (
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(2 downto 1),
      add_ln70_fu_218_p2(8 downto 0) => add_ln70_fu_218_p2(8 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_6,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_7,
      has_spike_fu_616 => has_spike_fu_616,
      \has_spike_fu_616_reg[0]\ => \has_spike_fu_616_reg[0]\,
      i_1_fu_640 => i_1_fu_640,
      i_1_fu_641 => i_1_fu_641,
      \i_1_fu_64_reg[4]\ => \i_1_fu_64_reg_n_3_[0]\,
      \i_1_fu_64_reg[4]_0\ => \i_1_fu_64_reg_n_3_[3]\,
      \i_1_fu_64_reg[4]_1\ => \i_1_fu_64_reg_n_3_[4]\,
      \i_1_fu_64_reg[4]_2\ => \i_1_fu_64_reg_n_3_[2]\,
      \i_1_fu_64_reg[4]_3\ => \i_1_fu_64_reg_n_3_[1]\,
      \i_1_fu_64_reg[5]\ => \i_1_fu_64_reg_n_3_[5]\,
      \i_1_fu_64_reg[5]_0\ => \i_1_fu_64[5]_i_2_n_3\,
      \i_1_fu_64_reg[8]\ => \i_1_fu_64_reg_n_3_[6]\,
      \i_1_fu_64_reg[8]_0\ => \i_1_fu_64_reg_n_3_[7]\,
      \i_1_fu_64_reg[8]_1\ => \i_1_fu_64_reg_n_3_[8]\,
      \i_1_fu_64_reg[8]_2\ => \i_1_fu_64[8]_i_3_n_3\,
      ref_timer_V_7_address1(4 downto 0) => ref_timer_V_7_address1(4 downto 0),
      \trunc_ln1035_reg_354_reg[0]\ => \trunc_ln1035_reg_354_reg_n_3_[0]\
    );
\i_1_fu_64[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \i_1_fu_64_reg_n_3_[3]\,
      I1 => \i_1_fu_64_reg_n_3_[1]\,
      I2 => \i_1_fu_64_reg_n_3_[0]\,
      I3 => \i_1_fu_64_reg_n_3_[2]\,
      I4 => \i_1_fu_64_reg_n_3_[4]\,
      O => \i_1_fu_64[5]_i_2_n_3\
    );
\i_1_fu_64[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_1_fu_64_reg_n_3_[4]\,
      I1 => \i_1_fu_64_reg_n_3_[2]\,
      I2 => \i_1_fu_64_reg_n_3_[0]\,
      I3 => \i_1_fu_64_reg_n_3_[1]\,
      I4 => \i_1_fu_64_reg_n_3_[3]\,
      I5 => \i_1_fu_64_reg_n_3_[5]\,
      O => \i_1_fu_64[8]_i_3_n_3\
    );
\i_1_fu_64_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_640,
      D => add_ln70_fu_218_p2(0),
      Q => \i_1_fu_64_reg_n_3_[0]\,
      R => '0'
    );
\i_1_fu_64_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_640,
      D => add_ln70_fu_218_p2(1),
      Q => \i_1_fu_64_reg_n_3_[1]\,
      R => '0'
    );
\i_1_fu_64_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_640,
      D => add_ln70_fu_218_p2(2),
      Q => \i_1_fu_64_reg_n_3_[2]\,
      R => '0'
    );
\i_1_fu_64_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_640,
      D => add_ln70_fu_218_p2(3),
      Q => \i_1_fu_64_reg_n_3_[3]\,
      R => '0'
    );
\i_1_fu_64_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_640,
      D => add_ln70_fu_218_p2(4),
      Q => \i_1_fu_64_reg_n_3_[4]\,
      R => '0'
    );
\i_1_fu_64_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_640,
      D => add_ln70_fu_218_p2(5),
      Q => \i_1_fu_64_reg_n_3_[5]\,
      R => '0'
    );
\i_1_fu_64_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_640,
      D => add_ln70_fu_218_p2(6),
      Q => \i_1_fu_64_reg_n_3_[6]\,
      R => '0'
    );
\i_1_fu_64_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_640,
      D => add_ln70_fu_218_p2(7),
      Q => \i_1_fu_64_reg_n_3_[7]\,
      R => '0'
    );
\i_1_fu_64_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_640,
      D => add_ln70_fu_218_p2(8),
      Q => \i_1_fu_64_reg_n_3_[8]\,
      R => '0'
    );
\q0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I1 => \q0_reg[0]\,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0,
      I3 => Q(2),
      I4 => Q(0),
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg
    );
\q0[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      I1 => \q0_reg[0]\,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0,
      I3 => Q(2),
      I4 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I5 => Q(0),
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg_0
    );
ram_reg_0_31_0_0_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(0),
      I1 => mux_2_1(0),
      O => tmp_2_fu_255_p10(0),
      S => \trunc_ln1035_reg_354_reg_n_3_[2]\
    );
ram_reg_0_31_0_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404000"
    )
        port map (
      I0 => \trunc_ln1035_reg_354_reg_n_3_[0]\,
      I1 => ram_reg_0_31_0_0_i_23_n_3,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0,
      I3 => tmp_2_fu_255_p10(1),
      I4 => tmp_2_fu_255_p10(0),
      I5 => tmp_2_fu_255_p10(2),
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0
    );
\ram_reg_0_31_0_0_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_2_fu_255_p10(0),
      I2 => Q(2),
      O => ref_timer_V_7_d0(0)
    );
ram_reg_0_31_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808000"
    )
        port map (
      I0 => ram_reg_0_31_0_0_i_23_n_3,
      I1 => \trunc_ln1035_reg_354_reg_n_3_[0]\,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0,
      I3 => tmp_2_fu_255_p10(1),
      I4 => tmp_2_fu_255_p10(0),
      I5 => tmp_2_fu_255_p10(2),
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0
    );
ram_reg_0_31_0_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_0_31_2_2_i_2_4(0),
      I1 => ram_reg_0_31_2_2_i_2_5(0),
      I2 => p_1_in,
      I3 => ram_reg_0_31_2_2_i_2_6(0),
      I4 => \trunc_ln1035_reg_354_reg_n_3_[0]\,
      I5 => ram_reg_0_31_2_2_i_2_7(0),
      O => mux_2_0(0)
    );
ram_reg_0_31_0_0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_0_31_2_2_i_2_0(0),
      I1 => ram_reg_0_31_2_2_i_2_1(0),
      I2 => p_1_in,
      I3 => ram_reg_0_31_2_2_i_2_2(0),
      I4 => \trunc_ln1035_reg_354_reg_n_3_[0]\,
      I5 => ram_reg_0_31_2_2_i_2_3(0),
      O => mux_2_1(0)
    );
ram_reg_0_31_0_0_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln1035_reg_354_reg_n_3_[2]\,
      I1 => p_1_in,
      O => ram_reg_0_31_0_0_i_23_n_3
    );
\ram_reg_0_31_0_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404000"
    )
        port map (
      I0 => \trunc_ln1035_reg_354_reg_n_3_[0]\,
      I1 => \ram_reg_0_31_0_0_i_3__0_n_3\,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0,
      I3 => tmp_2_fu_255_p10(1),
      I4 => tmp_2_fu_255_p10(0),
      I5 => tmp_2_fu_255_p10(2),
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0
    );
\ram_reg_0_31_0_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404000"
    )
        port map (
      I0 => \trunc_ln1035_reg_354_reg_n_3_[0]\,
      I1 => \ram_reg_0_31_0_0_i_3__1_n_3\,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0,
      I3 => tmp_2_fu_255_p10(1),
      I4 => tmp_2_fu_255_p10(0),
      I5 => tmp_2_fu_255_p10(2),
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0
    );
\ram_reg_0_31_0_0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808000"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_3__1_n_3\,
      I1 => \trunc_ln1035_reg_354_reg_n_3_[0]\,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0,
      I3 => tmp_2_fu_255_p10(1),
      I4 => tmp_2_fu_255_p10(0),
      I5 => tmp_2_fu_255_p10(2),
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0
    );
\ram_reg_0_31_0_0_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101000"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_3__2_n_3\,
      I1 => \trunc_ln1035_reg_354_reg_n_3_[0]\,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0,
      I3 => tmp_2_fu_255_p10(1),
      I4 => tmp_2_fu_255_p10(0),
      I5 => tmp_2_fu_255_p10(2),
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0
    );
\ram_reg_0_31_0_0_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404000"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_3__2_n_3\,
      I1 => \trunc_ln1035_reg_354_reg_n_3_[0]\,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0,
      I3 => tmp_2_fu_255_p10(1),
      I4 => tmp_2_fu_255_p10(0),
      I5 => tmp_2_fu_255_p10(2),
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0
    );
ram_reg_0_31_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808000"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_3__0_n_3\,
      I1 => \trunc_ln1035_reg_354_reg_n_3_[0]\,
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0,
      I3 => tmp_2_fu_255_p10(1),
      I4 => tmp_2_fu_255_p10(0),
      I5 => tmp_2_fu_255_p10(2),
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0
    );
\ram_reg_0_31_0_0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \trunc_ln1035_reg_354_reg_n_3_[2]\,
      O => \ram_reg_0_31_0_0_i_3__0_n_3\
    );
\ram_reg_0_31_0_0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \trunc_ln1035_reg_354_reg_n_3_[2]\,
      I1 => p_1_in,
      O => \ram_reg_0_31_0_0_i_3__1_n_3\
    );
\ram_reg_0_31_0_0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \trunc_ln1035_reg_354_reg_n_3_[2]\,
      I1 => p_1_in,
      O => \ram_reg_0_31_0_0_i_3__2_n_3\
    );
ram_reg_0_31_1_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => tmp_2_fu_255_p10(0),
      I1 => tmp_2_fu_255_p10(1),
      I2 => Q(2),
      I3 => Q(3),
      O => ref_timer_V_7_d0(1)
    );
ram_reg_0_31_1_1_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(1),
      I1 => mux_2_1(1),
      O => tmp_2_fu_255_p10(1),
      S => \trunc_ln1035_reg_354_reg_n_3_[2]\
    );
ram_reg_0_31_1_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_0_31_2_2_i_2_4(1),
      I1 => ram_reg_0_31_2_2_i_2_5(1),
      I2 => p_1_in,
      I3 => ram_reg_0_31_2_2_i_2_6(1),
      I4 => \trunc_ln1035_reg_354_reg_n_3_[0]\,
      I5 => ram_reg_0_31_2_2_i_2_7(1),
      O => mux_2_0(1)
    );
ram_reg_0_31_1_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_0_31_2_2_i_2_0(1),
      I1 => ram_reg_0_31_2_2_i_2_1(1),
      I2 => p_1_in,
      I3 => ram_reg_0_31_2_2_i_2_2(1),
      I4 => \trunc_ln1035_reg_354_reg_n_3_[0]\,
      I5 => ram_reg_0_31_2_2_i_2_3(1),
      O => mux_2_1(1)
    );
ram_reg_0_31_2_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEABAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_2_fu_255_p10(1),
      I2 => tmp_2_fu_255_p10(0),
      I3 => tmp_2_fu_255_p10(2),
      I4 => Q(2),
      O => ref_timer_V_7_d0(2)
    );
ram_reg_0_31_2_2_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(2),
      I1 => mux_2_1(2),
      O => tmp_2_fu_255_p10(2),
      S => \trunc_ln1035_reg_354_reg_n_3_[2]\
    );
ram_reg_0_31_2_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_0_31_2_2_i_2_4(2),
      I1 => ram_reg_0_31_2_2_i_2_5(2),
      I2 => p_1_in,
      I3 => ram_reg_0_31_2_2_i_2_6(2),
      I4 => \trunc_ln1035_reg_354_reg_n_3_[0]\,
      I5 => ram_reg_0_31_2_2_i_2_7(2),
      O => mux_2_0(2)
    );
ram_reg_0_31_2_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_0_31_2_2_i_2_0(2),
      I1 => ram_reg_0_31_2_2_i_2_1(2),
      I2 => p_1_in,
      I3 => ram_reg_0_31_2_2_i_2_2(2),
      I4 => \trunc_ln1035_reg_354_reg_n_3_[0]\,
      I5 => ram_reg_0_31_2_2_i_2_3(2),
      O => mux_2_1(2)
    );
\ref_timer_V_1_addr_reg_312_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_641,
      D => \i_1_fu_64_reg_n_3_[3]\,
      Q => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(0),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\ref_timer_V_1_addr_reg_312_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_641,
      D => \i_1_fu_64_reg_n_3_[4]\,
      Q => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(1),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\ref_timer_V_1_addr_reg_312_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_641,
      D => \i_1_fu_64_reg_n_3_[5]\,
      Q => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(2),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\ref_timer_V_1_addr_reg_312_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_641,
      D => \i_1_fu_64_reg_n_3_[6]\,
      Q => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(3),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\ref_timer_V_1_addr_reg_312_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_641,
      D => \i_1_fu_64_reg_n_3_[7]\,
      Q => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(4),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\trunc_ln1035_reg_354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \trunc_ln1035_reg_354_reg_n_3_[0]\,
      R => '0'
    );
\trunc_ln1035_reg_354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_641,
      D => \i_1_fu_64_reg_n_3_[1]\,
      Q => p_1_in,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\trunc_ln1035_reg_354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_641,
      D => \i_1_fu_64_reg_n_3_[2]\,
      Q => \trunc_ln1035_reg_354_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_79_7 is
  port (
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2 : out STD_LOGIC;
    \icmp_ln1031_reg_571_reg[0]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    ref_timer_V_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_6\ : out STD_LOGIC;
    ADDRH : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \v_V_1_addr_reg_521_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \v_V_1_addr_reg_521_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \v_V_1_addr_reg_521_reg[4]_2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \v_V_1_addr_reg_521_reg[4]_3\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \v_V_1_addr_reg_521_reg[4]_4\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \v_V_1_addr_reg_521_reg[4]_5\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \v_V_1_addr_reg_521_reg[4]_6\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ref_timer_V_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    out_spikes_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    out_spikes_TREADY_int_regslice : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    \q1_reg[1]\ : in STD_LOGIC;
    \q1_reg[1]_0\ : in STD_LOGIC;
    \q1_reg[1]_1\ : in STD_LOGIC;
    \q1_reg[1]_2\ : in STD_LOGIC;
    \q1_reg[1]_3\ : in STD_LOGIC;
    \q1_reg[1]_4\ : in STD_LOGIC;
    \q1_reg[1]_5\ : in STD_LOGIC;
    \q1_reg[1]_6\ : in STD_LOGIC;
    \q1_reg[2]\ : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0 : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0 : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0 : in STD_LOGIC;
    \q1_reg[2]_0\ : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0 : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0 : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0 : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0 : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0 : in STD_LOGIC;
    \q1_reg[1]_7\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[6]\ : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_8\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_9\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_10\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_11\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_12\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_13\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[1]_14\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[2]_1\ : in STD_LOGIC;
    \q1_reg[2]_2\ : in STD_LOGIC;
    \q1_reg[2]_3\ : in STD_LOGIC;
    \q1_reg[2]_4\ : in STD_LOGIC;
    \q1_reg[2]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[2]_6\ : in STD_LOGIC;
    \q1_reg[2]_7\ : in STD_LOGIC;
    \q1_reg[2]_8\ : in STD_LOGIC;
    \q1_reg[2]_9\ : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg : in STD_LOGIC;
    \q1_reg[1]_15\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_start : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1 : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0 : in STD_LOGIC;
    ram_reg_0_31_0_6_i_1_0 : in STD_LOGIC;
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg : in STD_LOGIC;
    \icmp_ln1031_reg_571_reg[0]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \icmp_ln1031_reg_571_reg[0]_i_10_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \icmp_ln1031_reg_571_reg[0]_i_10_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \icmp_ln1031_reg_571_reg[0]_i_10_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \icmp_ln1031_reg_571_reg[0]_i_10_3\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \icmp_ln1031_reg_571_reg[0]_i_10_4\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \icmp_ln1031_reg_571_reg[0]_i_10_5\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \icmp_ln1031_reg_571_reg[0]_i_10_6\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \icmp_ln1031_reg_571_reg[0]_i_10_7\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_79_7 : entity is "spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_79_7";
end bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_79_7;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_79_7 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_we0 : STD_LOGIC;
  signal i_1_fu_397_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_2_fu_104_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_2_fu_104_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_2_fu_104_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_2_fu_104_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_2_fu_104_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_2_fu_104_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_2_fu_104_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_2_fu_104_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_2_fu_104_reg_n_3_[8]\ : STD_LOGIC;
  signal \i_reg_493_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_reg_493_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_reg_493_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_reg_493_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_reg_493_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_reg_493_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_reg_493_reg_n_3_[7]\ : STD_LOGIC;
  signal \icmp_ln1031_reg_571[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1031_reg_571[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1031_reg_571[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1031_reg_571[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1031_reg_571[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln1031_reg_571[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln1031_reg_571[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln1031_reg_571[0]_i_9_n_3\ : STD_LOGIC;
  signal \^icmp_ln1031_reg_571_reg[0]_0\ : STD_LOGIC;
  signal \icmp_ln1031_reg_571_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \icmp_ln1031_reg_571_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln1031_reg_571_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \icmp_ln1031_reg_571_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal mux_2_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mux_2_1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal ram_reg_0_31_0_6_i_30_n_3 : STD_LOGIC;
  signal \^ref_timer_v_ce0\ : STD_LOGIC;
  signal tmp_6_fu_436_p10 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \tmp_6_fu_436_p10__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal v_V_5_ce0 : STD_LOGIC;
  signal v_V_ce0 : STD_LOGIC;
  signal \NLW_icmp_ln1031_reg_571_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_icmp_ln1031_reg_571_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair62";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1031_reg_571_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of ram_reg_0_31_0_6_i_30 : label is "soft_lutpair62";
begin
  E(0) <= \^e\(0);
  ap_enable_reg_pp0_iter2 <= \^ap_enable_reg_pp0_iter2\;
  \icmp_ln1031_reg_571_reg[0]_0\ <= \^icmp_ln1031_reg_571_reg[0]_0\;
  ref_timer_V_ce0 <= \^ref_timer_v_ce0\;
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2\,
      I1 => Q(5),
      I2 => out_spikes_TREADY_int_regslice,
      I3 => \^icmp_ln1031_reg_571_reg[0]_0\,
      I4 => B_V_data_1_sel_wr,
      O => ap_enable_reg_pp0_iter2_reg_0
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2\,
      I1 => Q(5),
      I2 => out_spikes_TREADY_int_regslice,
      I3 => \^icmp_ln1031_reg_571_reg[0]_0\,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A888AAAA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => \^icmp_ln1031_reg_571_reg[0]_0\,
      I2 => out_spikes_TREADY_int_regslice,
      I3 => Q(5),
      I4 => \^ap_enable_reg_pp0_iter2\,
      O => \ap_CS_fsm[1]_i_2_n_3\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^icmp_ln1031_reg_571_reg[0]_0\,
      I2 => out_spikes_TREADY_int_regslice,
      I3 => Q(5),
      I4 => \^ap_enable_reg_pp0_iter2\,
      O => ap_enable_reg_pp0_iter2_i_1_n_3
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_3,
      Q => \^ap_enable_reg_pp0_iter2\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      Q(8) => \i_2_fu_104_reg_n_3_[8]\,
      Q(7) => \i_2_fu_104_reg_n_3_[7]\,
      Q(6) => \i_2_fu_104_reg_n_3_[6]\,
      Q(5) => \i_2_fu_104_reg_n_3_[5]\,
      Q(4) => \i_2_fu_104_reg_n_3_[4]\,
      Q(3) => \i_2_fu_104_reg_n_3_[3]\,
      Q(2) => \i_2_fu_104_reg_n_3_[2]\,
      Q(1) => \i_2_fu_104_reg_n_3_[1]\,
      Q(0) => \i_2_fu_104_reg_n_3_[0]\,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_12,
      \ap_CS_fsm_reg[1]\(2 downto 1) => Q(5 downto 4),
      \ap_CS_fsm_reg[1]\(0) => Q(0),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm[1]_i_2_n_3\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \^icmp_ln1031_reg_571_reg[0]_0\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \^ap_enable_reg_pp0_iter2\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready,
      grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_11,
      grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_17,
      grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_1 => flow_control_loop_pipe_sequential_init_U_n_27,
      \i_2_fu_104_reg[6]\(8 downto 0) => i_1_fu_397_p2(8 downto 0),
      \icmp_ln1031_reg_571_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_14,
      out_spikes_TREADY_int_regslice => out_spikes_TREADY_int_regslice,
      \q1_reg[1]\(4 downto 0) => \q1_reg[1]_15\(4 downto 0)
    );
\i_2_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => i_1_fu_397_p2(0),
      Q => \i_2_fu_104_reg_n_3_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\i_2_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => i_1_fu_397_p2(1),
      Q => \i_2_fu_104_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\i_2_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => i_1_fu_397_p2(2),
      Q => \i_2_fu_104_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\i_2_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => i_1_fu_397_p2(3),
      Q => \i_2_fu_104_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\i_2_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => i_1_fu_397_p2(4),
      Q => \i_2_fu_104_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\i_2_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => i_1_fu_397_p2(5),
      Q => \i_2_fu_104_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\i_2_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => i_1_fu_397_p2(6),
      Q => \i_2_fu_104_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\i_2_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => i_1_fu_397_p2(7),
      Q => \i_2_fu_104_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\i_2_fu_104_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => i_1_fu_397_p2(8),
      Q => \i_2_fu_104_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\i_reg_493[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => \^icmp_ln1031_reg_571_reg[0]_0\,
      I1 => out_spikes_TREADY_int_regslice,
      I2 => Q(5),
      I3 => \^ap_enable_reg_pp0_iter2\,
      O => ap_block_pp0_stage0_subdone
    );
\i_reg_493_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \i_2_fu_104_reg_n_3_[0]\,
      Q => \i_reg_493_reg_n_3_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\i_reg_493_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \i_2_fu_104_reg_n_3_[1]\,
      Q => p_1_in,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\i_reg_493_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \i_2_fu_104_reg_n_3_[2]\,
      Q => \i_reg_493_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\i_reg_493_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \i_2_fu_104_reg_n_3_[3]\,
      Q => \i_reg_493_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\i_reg_493_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \i_2_fu_104_reg_n_3_[4]\,
      Q => \i_reg_493_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\i_reg_493_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \i_2_fu_104_reg_n_3_[5]\,
      Q => \i_reg_493_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\i_reg_493_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \i_2_fu_104_reg_n_3_[6]\,
      Q => \i_reg_493_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\i_reg_493_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \i_2_fu_104_reg_n_3_[7]\,
      Q => \i_reg_493_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\icmp_ln1031_reg_571[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_i_10_4\(6),
      I1 => \icmp_ln1031_reg_571_reg[0]_i_10_5\(6),
      I2 => p_1_in,
      I3 => \icmp_ln1031_reg_571_reg[0]_i_10_6\(6),
      I4 => \i_reg_493_reg_n_3_[0]\,
      I5 => \icmp_ln1031_reg_571_reg[0]_i_10_7\(6),
      O => mux_2_0(6)
    );
\icmp_ln1031_reg_571[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_i_10_0\(6),
      I1 => \icmp_ln1031_reg_571_reg[0]_i_10_1\(6),
      I2 => p_1_in,
      I3 => \icmp_ln1031_reg_571_reg[0]_i_10_2\(6),
      I4 => \i_reg_493_reg_n_3_[0]\,
      I5 => \icmp_ln1031_reg_571_reg[0]_i_10_3\(6),
      O => mux_2_1(6)
    );
\icmp_ln1031_reg_571[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_i_10_4\(4),
      I1 => \icmp_ln1031_reg_571_reg[0]_i_10_5\(4),
      I2 => p_1_in,
      I3 => \icmp_ln1031_reg_571_reg[0]_i_10_6\(4),
      I4 => \i_reg_493_reg_n_3_[0]\,
      I5 => \icmp_ln1031_reg_571_reg[0]_i_10_7\(4),
      O => mux_2_0(4)
    );
\icmp_ln1031_reg_571[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_1\(6),
      I1 => tmp_6_fu_436_p10(6),
      O => \icmp_ln1031_reg_571[0]_i_2_n_3\
    );
\icmp_ln1031_reg_571[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_i_10_0\(4),
      I1 => \icmp_ln1031_reg_571_reg[0]_i_10_1\(4),
      I2 => p_1_in,
      I3 => \icmp_ln1031_reg_571_reg[0]_i_10_2\(4),
      I4 => \i_reg_493_reg_n_3_[0]\,
      I5 => \icmp_ln1031_reg_571_reg[0]_i_10_3\(4),
      O => mux_2_1(4)
    );
\icmp_ln1031_reg_571[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_i_10_4\(5),
      I1 => \icmp_ln1031_reg_571_reg[0]_i_10_5\(5),
      I2 => p_1_in,
      I3 => \icmp_ln1031_reg_571_reg[0]_i_10_6\(5),
      I4 => \i_reg_493_reg_n_3_[0]\,
      I5 => \icmp_ln1031_reg_571_reg[0]_i_10_7\(5),
      O => mux_2_0(5)
    );
\icmp_ln1031_reg_571[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_i_10_0\(5),
      I1 => \icmp_ln1031_reg_571_reg[0]_i_10_1\(5),
      I2 => p_1_in,
      I3 => \icmp_ln1031_reg_571_reg[0]_i_10_2\(5),
      I4 => \i_reg_493_reg_n_3_[0]\,
      I5 => \icmp_ln1031_reg_571_reg[0]_i_10_3\(5),
      O => mux_2_1(5)
    );
\icmp_ln1031_reg_571[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_i_10_4\(2),
      I1 => \icmp_ln1031_reg_571_reg[0]_i_10_5\(2),
      I2 => p_1_in,
      I3 => \icmp_ln1031_reg_571_reg[0]_i_10_6\(2),
      I4 => \i_reg_493_reg_n_3_[0]\,
      I5 => \icmp_ln1031_reg_571_reg[0]_i_10_7\(2),
      O => mux_2_0(2)
    );
\icmp_ln1031_reg_571[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_i_10_0\(2),
      I1 => \icmp_ln1031_reg_571_reg[0]_i_10_1\(2),
      I2 => p_1_in,
      I3 => \icmp_ln1031_reg_571_reg[0]_i_10_2\(2),
      I4 => \i_reg_493_reg_n_3_[0]\,
      I5 => \icmp_ln1031_reg_571_reg[0]_i_10_3\(2),
      O => mux_2_1(2)
    );
\icmp_ln1031_reg_571[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_i_10_4\(3),
      I1 => \icmp_ln1031_reg_571_reg[0]_i_10_5\(3),
      I2 => p_1_in,
      I3 => \icmp_ln1031_reg_571_reg[0]_i_10_6\(3),
      I4 => \i_reg_493_reg_n_3_[0]\,
      I5 => \icmp_ln1031_reg_571_reg[0]_i_10_7\(3),
      O => mux_2_0(3)
    );
\icmp_ln1031_reg_571[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_i_10_0\(3),
      I1 => \icmp_ln1031_reg_571_reg[0]_i_10_1\(3),
      I2 => p_1_in,
      I3 => \icmp_ln1031_reg_571_reg[0]_i_10_2\(3),
      I4 => \i_reg_493_reg_n_3_[0]\,
      I5 => \icmp_ln1031_reg_571_reg[0]_i_10_3\(3),
      O => mux_2_1(3)
    );
\icmp_ln1031_reg_571[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_i_10_4\(0),
      I1 => \icmp_ln1031_reg_571_reg[0]_i_10_5\(0),
      I2 => p_1_in,
      I3 => \icmp_ln1031_reg_571_reg[0]_i_10_6\(0),
      I4 => \i_reg_493_reg_n_3_[0]\,
      I5 => \icmp_ln1031_reg_571_reg[0]_i_10_7\(0),
      O => mux_2_0(0)
    );
\icmp_ln1031_reg_571[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_i_10_0\(0),
      I1 => \icmp_ln1031_reg_571_reg[0]_i_10_1\(0),
      I2 => p_1_in,
      I3 => \icmp_ln1031_reg_571_reg[0]_i_10_2\(0),
      I4 => \i_reg_493_reg_n_3_[0]\,
      I5 => \icmp_ln1031_reg_571_reg[0]_i_10_3\(0),
      O => mux_2_1(0)
    );
\icmp_ln1031_reg_571[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_i_10_4\(1),
      I1 => \icmp_ln1031_reg_571_reg[0]_i_10_5\(1),
      I2 => p_1_in,
      I3 => \icmp_ln1031_reg_571_reg[0]_i_10_6\(1),
      I4 => \i_reg_493_reg_n_3_[0]\,
      I5 => \icmp_ln1031_reg_571_reg[0]_i_10_7\(1),
      O => mux_2_0(1)
    );
\icmp_ln1031_reg_571[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_1\(4),
      I1 => \tmp_6_fu_436_p10__0\(4),
      I2 => \tmp_6_fu_436_p10__0\(5),
      I3 => \icmp_ln1031_reg_571_reg[0]_1\(5),
      O => \icmp_ln1031_reg_571[0]_i_3_n_3\
    );
\icmp_ln1031_reg_571[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_i_10_0\(1),
      I1 => \icmp_ln1031_reg_571_reg[0]_i_10_1\(1),
      I2 => p_1_in,
      I3 => \icmp_ln1031_reg_571_reg[0]_i_10_2\(1),
      I4 => \i_reg_493_reg_n_3_[0]\,
      I5 => \icmp_ln1031_reg_571_reg[0]_i_10_3\(1),
      O => mux_2_1(1)
    );
\icmp_ln1031_reg_571[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_1\(2),
      I1 => \tmp_6_fu_436_p10__0\(2),
      I2 => \tmp_6_fu_436_p10__0\(3),
      I3 => \icmp_ln1031_reg_571_reg[0]_1\(3),
      O => \icmp_ln1031_reg_571[0]_i_4_n_3\
    );
\icmp_ln1031_reg_571[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \icmp_ln1031_reg_571_reg[0]_1\(0),
      I1 => \tmp_6_fu_436_p10__0\(0),
      I2 => \tmp_6_fu_436_p10__0\(1),
      I3 => \icmp_ln1031_reg_571_reg[0]_1\(1),
      O => \icmp_ln1031_reg_571[0]_i_5_n_3\
    );
\icmp_ln1031_reg_571[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_6_fu_436_p10(6),
      I1 => \icmp_ln1031_reg_571_reg[0]_1\(6),
      O => \icmp_ln1031_reg_571[0]_i_6_n_3\
    );
\icmp_ln1031_reg_571[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_436_p10__0\(5),
      I1 => \icmp_ln1031_reg_571_reg[0]_1\(5),
      I2 => \icmp_ln1031_reg_571_reg[0]_1\(4),
      I3 => \tmp_6_fu_436_p10__0\(4),
      O => \icmp_ln1031_reg_571[0]_i_7_n_3\
    );
\icmp_ln1031_reg_571[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_436_p10__0\(3),
      I1 => \icmp_ln1031_reg_571_reg[0]_1\(3),
      I2 => \icmp_ln1031_reg_571_reg[0]_1\(2),
      I3 => \tmp_6_fu_436_p10__0\(2),
      O => \icmp_ln1031_reg_571[0]_i_8_n_3\
    );
\icmp_ln1031_reg_571[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_436_p10__0\(1),
      I1 => \icmp_ln1031_reg_571_reg[0]_1\(1),
      I2 => \icmp_ln1031_reg_571_reg[0]_1\(0),
      I3 => \tmp_6_fu_436_p10__0\(0),
      O => \icmp_ln1031_reg_571[0]_i_9_n_3\
    );
\icmp_ln1031_reg_571_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1031_reg_571_reg[0]_i_1_n_7\,
      Q => \^icmp_ln1031_reg_571_reg[0]_0\,
      R => '0'
    );
\icmp_ln1031_reg_571_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_icmp_ln1031_reg_571_reg[0]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \icmp_ln1031_reg_571_reg[0]_i_1_n_7\,
      CO(2) => \icmp_ln1031_reg_571_reg[0]_i_1_n_8\,
      CO(1) => \icmp_ln1031_reg_571_reg[0]_i_1_n_9\,
      CO(0) => \icmp_ln1031_reg_571_reg[0]_i_1_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \icmp_ln1031_reg_571[0]_i_2_n_3\,
      DI(2) => \icmp_ln1031_reg_571[0]_i_3_n_3\,
      DI(1) => \icmp_ln1031_reg_571[0]_i_4_n_3\,
      DI(0) => \icmp_ln1031_reg_571[0]_i_5_n_3\,
      O(7 downto 0) => \NLW_icmp_ln1031_reg_571_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \icmp_ln1031_reg_571[0]_i_6_n_3\,
      S(2) => \icmp_ln1031_reg_571[0]_i_7_n_3\,
      S(1) => \icmp_ln1031_reg_571[0]_i_8_n_3\,
      S(0) => \icmp_ln1031_reg_571[0]_i_9_n_3\
    );
\icmp_ln1031_reg_571_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(6),
      I1 => mux_2_1(6),
      O => tmp_6_fu_436_p10(6),
      S => \i_reg_493_reg_n_3_[2]\
    );
\icmp_ln1031_reg_571_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(4),
      I1 => mux_2_1(4),
      O => \tmp_6_fu_436_p10__0\(4),
      S => \i_reg_493_reg_n_3_[2]\
    );
\icmp_ln1031_reg_571_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(5),
      I1 => mux_2_1(5),
      O => \tmp_6_fu_436_p10__0\(5),
      S => \i_reg_493_reg_n_3_[2]\
    );
\icmp_ln1031_reg_571_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(2),
      I1 => mux_2_1(2),
      O => \tmp_6_fu_436_p10__0\(2),
      S => \i_reg_493_reg_n_3_[2]\
    );
\icmp_ln1031_reg_571_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(3),
      I1 => mux_2_1(3),
      O => \tmp_6_fu_436_p10__0\(3),
      S => \i_reg_493_reg_n_3_[2]\
    );
\icmp_ln1031_reg_571_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(0),
      I1 => mux_2_1(0),
      O => \tmp_6_fu_436_p10__0\(0),
      S => \i_reg_493_reg_n_3_[2]\
    );
\icmp_ln1031_reg_571_reg[0]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(1),
      I1 => mux_2_1(1),
      O => \tmp_6_fu_436_p10__0\(1),
      S => \i_reg_493_reg_n_3_[2]\
    );
\q0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAFFFFA8AA0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^icmp_ln1031_reg_571_reg[0]_0\,
      I2 => out_spikes_TREADY_int_regslice,
      I3 => \^ap_enable_reg_pp0_iter2\,
      I4 => Q(5),
      I5 => \q0_reg[0]\,
      O => \^e\(0)
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAFFFFA8AA0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^icmp_ln1031_reg_571_reg[0]_0\,
      I2 => out_spikes_TREADY_int_regslice,
      I3 => \^ap_enable_reg_pp0_iter2\,
      I4 => Q(5),
      I5 => \q0_reg[0]_0\,
      O => \^ref_timer_v_ce0\
    );
\q1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202F2020202020"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      I1 => ap_block_pp0_stage0_11001,
      I2 => Q(5),
      I3 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1,
      I4 => \q1_reg[6]\,
      I5 => Q(2),
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg(0)
    );
ram_reg_0_31_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \q1_reg[2]\,
      I1 => Q(3),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0,
      I3 => Q(5),
      I4 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0,
      I5 => \^ref_timer_v_ce0\,
      O => \ap_CS_fsm_reg[7]_0\
    );
\ram_reg_0_31_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \q1_reg[2]\,
      I1 => Q(3),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0,
      I3 => Q(5),
      I4 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_we0,
      I5 => \^e\(0),
      O => \ap_CS_fsm_reg[7]_1\
    );
\ram_reg_0_31_0_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \q1_reg[2]_0\,
      I1 => Q(3),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0,
      I3 => Q(5),
      I4 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_we0,
      I5 => \^ref_timer_v_ce0\,
      O => \ap_CS_fsm_reg[7]_2\
    );
\ram_reg_0_31_0_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \q1_reg[2]_0\,
      I1 => Q(3),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0,
      I3 => Q(5),
      I4 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_we0,
      I5 => \^e\(0),
      O => \ap_CS_fsm_reg[7]_3\
    );
\ram_reg_0_31_0_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \q1_reg[2]\,
      I1 => Q(3),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0,
      I3 => Q(5),
      I4 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_we0,
      I5 => \^ref_timer_v_ce0\,
      O => \ap_CS_fsm_reg[7]_4\
    );
\ram_reg_0_31_0_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \q1_reg[2]\,
      I1 => Q(3),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0,
      I3 => Q(5),
      I4 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_we0,
      I5 => \^ref_timer_v_ce0\,
      O => \ap_CS_fsm_reg[7]_5\
    );
\ram_reg_0_31_0_0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \q1_reg[2]\,
      I1 => Q(3),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0,
      I3 => Q(5),
      I4 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_we0,
      I5 => \^ref_timer_v_ce0\,
      O => \ap_CS_fsm_reg[7]_6\
    );
\ram_reg_0_31_0_0_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \q1_reg[2]\,
      I1 => Q(3),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0,
      I3 => Q(5),
      I4 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_we0,
      I5 => \^ref_timer_v_ce0\,
      O => \ap_CS_fsm_reg[7]\
    );
\ram_reg_0_31_0_0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8BBB88888B88"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(0),
      I1 => Q(5),
      I2 => \q1_reg[2]_1\,
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => \q1_reg[2]_2\,
      O => ref_timer_V_address0(0)
    );
ram_reg_0_31_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8BBB88888B88"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(1),
      I1 => Q(5),
      I2 => \q1_reg[2]_3\,
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => \q1_reg[2]_4\,
      O => ref_timer_V_address0(1)
    );
ram_reg_0_31_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(2),
      I1 => Q(5),
      I2 => \q1_reg[2]_5\(0),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => \q1_reg[2]_6\,
      O => ref_timer_V_address0(2)
    );
ram_reg_0_31_0_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8BBB88888B88"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(3),
      I1 => Q(5),
      I2 => \q1_reg[2]_7\,
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => \q1_reg[2]_8\,
      O => ref_timer_V_address0(3)
    );
ram_reg_0_31_0_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(4),
      I1 => Q(5),
      I2 => \q1_reg[2]_5\(1),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => \q1_reg[2]_9\,
      O => ref_timer_V_address0(4)
    );
ram_reg_0_31_0_6_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \q1_reg[1]\,
      I1 => Q(5),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_we0,
      I3 => v_V_ce0,
      O => p_0_in
    );
ram_reg_0_31_0_6_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(3),
      I1 => Q(5),
      I2 => \q1_reg[1]_8\(3),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(3),
      O => \v_V_1_addr_reg_521_reg[4]_0\(3)
    );
\ram_reg_0_31_0_6_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(3),
      I1 => Q(5),
      I2 => \q1_reg[1]_9\(3),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(3),
      O => \v_V_1_addr_reg_521_reg[4]_1\(3)
    );
\ram_reg_0_31_0_6_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(3),
      I1 => Q(5),
      I2 => \q1_reg[1]_10\(3),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(3),
      O => \v_V_1_addr_reg_521_reg[4]_2\(3)
    );
\ram_reg_0_31_0_6_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(3),
      I1 => Q(5),
      I2 => \q1_reg[1]_11\(3),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(3),
      O => \v_V_1_addr_reg_521_reg[4]_3\(3)
    );
\ram_reg_0_31_0_6_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(3),
      I1 => Q(5),
      I2 => \q1_reg[1]_12\(3),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(3),
      O => \v_V_1_addr_reg_521_reg[4]_4\(3)
    );
\ram_reg_0_31_0_6_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(3),
      I1 => Q(5),
      I2 => \q1_reg[1]_13\(3),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(3),
      O => \v_V_1_addr_reg_521_reg[4]_5\(3)
    );
\ram_reg_0_31_0_6_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(3),
      I1 => Q(5),
      I2 => \q1_reg[1]_14\(3),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(3),
      O => \v_V_1_addr_reg_521_reg[4]_6\(3)
    );
ram_reg_0_31_0_6_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(2),
      I1 => Q(5),
      I2 => \q1_reg[1]_8\(2),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(2),
      O => \v_V_1_addr_reg_521_reg[4]_0\(2)
    );
\ram_reg_0_31_0_6_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(2),
      I1 => Q(5),
      I2 => \q1_reg[1]_9\(2),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(2),
      O => \v_V_1_addr_reg_521_reg[4]_1\(2)
    );
\ram_reg_0_31_0_6_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(2),
      I1 => Q(5),
      I2 => \q1_reg[1]_10\(2),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(2),
      O => \v_V_1_addr_reg_521_reg[4]_2\(2)
    );
\ram_reg_0_31_0_6_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(2),
      I1 => Q(5),
      I2 => \q1_reg[1]_11\(2),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(2),
      O => \v_V_1_addr_reg_521_reg[4]_3\(2)
    );
\ram_reg_0_31_0_6_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(2),
      I1 => Q(5),
      I2 => \q1_reg[1]_12\(2),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(2),
      O => \v_V_1_addr_reg_521_reg[4]_4\(2)
    );
\ram_reg_0_31_0_6_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(2),
      I1 => Q(5),
      I2 => \q1_reg[1]_13\(2),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(2),
      O => \v_V_1_addr_reg_521_reg[4]_5\(2)
    );
\ram_reg_0_31_0_6_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(2),
      I1 => Q(5),
      I2 => \q1_reg[1]_14\(2),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(2),
      O => \v_V_1_addr_reg_521_reg[4]_6\(2)
    );
ram_reg_0_31_0_6_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(1),
      I1 => Q(5),
      I2 => \q1_reg[1]_8\(1),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(1),
      O => \v_V_1_addr_reg_521_reg[4]_0\(1)
    );
\ram_reg_0_31_0_6_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(1),
      I1 => Q(5),
      I2 => \q1_reg[1]_9\(1),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(1),
      O => \v_V_1_addr_reg_521_reg[4]_1\(1)
    );
\ram_reg_0_31_0_6_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(1),
      I1 => Q(5),
      I2 => \q1_reg[1]_10\(1),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(1),
      O => \v_V_1_addr_reg_521_reg[4]_2\(1)
    );
\ram_reg_0_31_0_6_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(1),
      I1 => Q(5),
      I2 => \q1_reg[1]_11\(1),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(1),
      O => \v_V_1_addr_reg_521_reg[4]_3\(1)
    );
\ram_reg_0_31_0_6_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(1),
      I1 => Q(5),
      I2 => \q1_reg[1]_12\(1),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(1),
      O => \v_V_1_addr_reg_521_reg[4]_4\(1)
    );
\ram_reg_0_31_0_6_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(1),
      I1 => Q(5),
      I2 => \q1_reg[1]_13\(1),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(1),
      O => \v_V_1_addr_reg_521_reg[4]_5\(1)
    );
\ram_reg_0_31_0_6_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(1),
      I1 => Q(5),
      I2 => \q1_reg[1]_14\(1),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(1),
      O => \v_V_1_addr_reg_521_reg[4]_6\(1)
    );
ram_reg_0_31_0_6_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(0),
      I1 => Q(5),
      I2 => \q1_reg[1]_8\(0),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(0),
      O => \v_V_1_addr_reg_521_reg[4]_0\(0)
    );
\ram_reg_0_31_0_6_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(0),
      I1 => Q(5),
      I2 => \q1_reg[1]_9\(0),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(0),
      O => \v_V_1_addr_reg_521_reg[4]_1\(0)
    );
\ram_reg_0_31_0_6_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(0),
      I1 => Q(5),
      I2 => \q1_reg[1]_10\(0),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(0),
      O => \v_V_1_addr_reg_521_reg[4]_2\(0)
    );
\ram_reg_0_31_0_6_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(0),
      I1 => Q(5),
      I2 => \q1_reg[1]_11\(0),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(0),
      O => \v_V_1_addr_reg_521_reg[4]_3\(0)
    );
\ram_reg_0_31_0_6_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(0),
      I1 => Q(5),
      I2 => \q1_reg[1]_12\(0),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(0),
      O => \v_V_1_addr_reg_521_reg[4]_4\(0)
    );
\ram_reg_0_31_0_6_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(0),
      I1 => Q(5),
      I2 => \q1_reg[1]_13\(0),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(0),
      O => \v_V_1_addr_reg_521_reg[4]_5\(0)
    );
\ram_reg_0_31_0_6_i_13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(0),
      I1 => Q(5),
      I2 => \q1_reg[1]_14\(0),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(0),
      O => \v_V_1_addr_reg_521_reg[4]_6\(0)
    );
ram_reg_0_31_0_6_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(4),
      I1 => Q(5),
      I2 => \q1_reg[1]_7\(4),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(4),
      O => ADDRH(4)
    );
ram_reg_0_31_0_6_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln1031_reg_571_reg[0]_i_1_n_7\,
      I2 => \i_reg_493_reg_n_3_[0]\,
      I3 => ap_block_pp0_stage0_11001,
      I4 => \i_reg_493_reg_n_3_[2]\,
      I5 => p_1_in,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_we0
    );
\ram_reg_0_31_0_6_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln1031_reg_571_reg[0]_i_1_n_7\,
      I2 => ap_block_pp0_stage0_11001,
      I3 => \i_reg_493_reg_n_3_[2]\,
      I4 => p_1_in,
      I5 => \i_reg_493_reg_n_3_[0]\,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_we0
    );
\ram_reg_0_31_0_6_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln1031_reg_571_reg[0]_i_1_n_7\,
      I2 => \i_reg_493_reg_n_3_[0]\,
      I3 => ap_block_pp0_stage0_11001,
      I4 => \i_reg_493_reg_n_3_[2]\,
      I5 => p_1_in,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_we0
    );
\ram_reg_0_31_0_6_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln1031_reg_571_reg[0]_i_1_n_7\,
      I2 => ap_block_pp0_stage0_11001,
      I3 => \i_reg_493_reg_n_3_[2]\,
      I4 => p_1_in,
      I5 => \i_reg_493_reg_n_3_[0]\,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_we0
    );
\ram_reg_0_31_0_6_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln1031_reg_571_reg[0]_i_1_n_7\,
      I2 => \i_reg_493_reg_n_3_[0]\,
      I3 => p_1_in,
      I4 => \i_reg_493_reg_n_3_[2]\,
      I5 => ap_block_pp0_stage0_11001,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_we0
    );
\ram_reg_0_31_0_6_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln1031_reg_571_reg[0]_i_1_n_7\,
      I2 => ap_block_pp0_stage0_11001,
      I3 => \i_reg_493_reg_n_3_[2]\,
      I4 => p_1_in,
      I5 => \i_reg_493_reg_n_3_[0]\,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_we0
    );
\ram_reg_0_31_0_6_i_15__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln1031_reg_571_reg[0]_i_1_n_7\,
      I2 => \i_reg_493_reg_n_3_[0]\,
      I3 => p_1_in,
      I4 => ap_block_pp0_stage0_11001,
      I5 => \i_reg_493_reg_n_3_[2]\,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0
    );
\ram_reg_0_31_0_6_i_15__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(3),
      I1 => Q(5),
      I2 => \q1_reg[1]_7\(3),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(3),
      O => ADDRH(3)
    );
ram_reg_0_31_0_6_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(2),
      I1 => Q(5),
      I2 => \q1_reg[1]_7\(2),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(2),
      O => ADDRH(2)
    );
\ram_reg_0_31_0_6_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => ram_reg_0_31_0_6_i_30_n_3,
      I1 => Q(5),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0,
      I3 => ram_reg_0_31_0_6_i_1_0,
      I4 => Q(1),
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      O => v_V_5_ce0
    );
ram_reg_0_31_0_6_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(1),
      I1 => Q(5),
      I2 => \q1_reg[1]_7\(1),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(1),
      O => ADDRH(1)
    );
ram_reg_0_31_0_6_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(0),
      I1 => Q(5),
      I2 => \q1_reg[1]_7\(0),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(0),
      O => ADDRH(0)
    );
\ram_reg_0_31_0_6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \q1_reg[1]_0\,
      I1 => Q(5),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0,
      I3 => v_V_ce0,
      O => \ap_CS_fsm_reg[9]\
    );
\ram_reg_0_31_0_6_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \q1_reg[1]_1\,
      I1 => Q(5),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_we0,
      I3 => v_V_ce0,
      O => \ap_CS_fsm_reg[9]_0\
    );
\ram_reg_0_31_0_6_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \q1_reg[1]_2\,
      I1 => Q(5),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_we0,
      I3 => v_V_ce0,
      O => \ap_CS_fsm_reg[9]_1\
    );
\ram_reg_0_31_0_6_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \q1_reg[1]_3\,
      I1 => Q(5),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_we0,
      I3 => v_V_ce0,
      O => \ap_CS_fsm_reg[9]_2\
    );
\ram_reg_0_31_0_6_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \q1_reg[1]_4\,
      I1 => Q(5),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_we0,
      I3 => v_V_5_ce0,
      O => \ap_CS_fsm_reg[9]_3\
    );
\ram_reg_0_31_0_6_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \q1_reg[1]_5\,
      I1 => Q(5),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_we0,
      I3 => v_V_5_ce0,
      O => \ap_CS_fsm_reg[9]_4\
    );
\ram_reg_0_31_0_6_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \q1_reg[1]_6\,
      I1 => Q(5),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_we0,
      I3 => v_V_5_ce0,
      O => \ap_CS_fsm_reg[9]_5\
    );
ram_reg_0_31_0_6_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln1031_reg_571_reg[0]_i_1_n_7\,
      I2 => p_1_in,
      I3 => ap_block_pp0_stage0_11001,
      I4 => \i_reg_493_reg_n_3_[2]\,
      I5 => \i_reg_493_reg_n_3_[0]\,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_we0
    );
ram_reg_0_31_0_6_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => ram_reg_0_31_0_6_i_30_n_3,
      I1 => Q(5),
      I2 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0,
      I3 => ram_reg_0_31_0_6_i_1_0,
      I4 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      I5 => Q(1),
      O => v_V_ce0
    );
ram_reg_0_31_0_6_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A888AAAA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^icmp_ln1031_reg_571_reg[0]_0\,
      I2 => out_spikes_TREADY_int_regslice,
      I3 => Q(5),
      I4 => \^ap_enable_reg_pp0_iter2\,
      O => ram_reg_0_31_0_6_i_30_n_3
    );
ram_reg_0_31_0_6_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(4),
      I1 => Q(5),
      I2 => \q1_reg[1]_8\(4),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(4),
      O => \v_V_1_addr_reg_521_reg[4]_0\(4)
    );
\ram_reg_0_31_0_6_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(4),
      I1 => Q(5),
      I2 => \q1_reg[1]_9\(4),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(4),
      O => \v_V_1_addr_reg_521_reg[4]_1\(4)
    );
\ram_reg_0_31_0_6_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(4),
      I1 => Q(5),
      I2 => \q1_reg[1]_10\(4),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(4),
      O => \v_V_1_addr_reg_521_reg[4]_2\(4)
    );
\ram_reg_0_31_0_6_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(4),
      I1 => Q(5),
      I2 => \q1_reg[1]_11\(4),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(4),
      O => \v_V_1_addr_reg_521_reg[4]_3\(4)
    );
\ram_reg_0_31_0_6_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(4),
      I1 => Q(5),
      I2 => \q1_reg[1]_12\(4),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(4),
      O => \v_V_1_addr_reg_521_reg[4]_4\(4)
    );
\ram_reg_0_31_0_6_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(4),
      I1 => Q(5),
      I2 => \q1_reg[1]_13\(4),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(4),
      O => \v_V_1_addr_reg_521_reg[4]_5\(4)
    );
\ram_reg_0_31_0_6_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(4),
      I1 => Q(5),
      I2 => \q1_reg[1]_14\(4),
      I3 => Q(2),
      I4 => \q1_reg[6]\,
      I5 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(4),
      O => \v_V_1_addr_reg_521_reg[4]_6\(4)
    );
\trunc_ln79_reg_563_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \i_reg_493_reg_n_3_[0]\,
      Q => out_spikes_TDATA(0),
      R => '0'
    );
\trunc_ln79_reg_563_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in,
      Q => out_spikes_TDATA(1),
      R => '0'
    );
\trunc_ln79_reg_563_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \i_reg_493_reg_n_3_[2]\,
      Q => out_spikes_TDATA(2),
      R => '0'
    );
\trunc_ln79_reg_563_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \i_reg_493_reg_n_3_[3]\,
      Q => out_spikes_TDATA(3),
      R => '0'
    );
\trunc_ln79_reg_563_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \i_reg_493_reg_n_3_[4]\,
      Q => out_spikes_TDATA(4),
      R => '0'
    );
\trunc_ln79_reg_563_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \i_reg_493_reg_n_3_[5]\,
      Q => out_spikes_TDATA(5),
      R => '0'
    );
\trunc_ln79_reg_563_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \i_reg_493_reg_n_3_[6]\,
      Q => out_spikes_TDATA(6),
      R => '0'
    );
\trunc_ln79_reg_563_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \i_reg_493_reg_n_3_[7]\,
      Q => out_spikes_TDATA(7),
      R => '0'
    );
\v_V_1_addr_reg_521_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_14,
      D => \i_2_fu_104_reg_n_3_[3]\,
      Q => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(0),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\v_V_1_addr_reg_521_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_14,
      D => \i_2_fu_104_reg_n_3_[4]\,
      Q => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(1),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\v_V_1_addr_reg_521_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_14,
      D => \i_2_fu_104_reg_n_3_[5]\,
      Q => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(2),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\v_V_1_addr_reg_521_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_14,
      D => \i_2_fu_104_reg_n_3_[6]\,
      Q => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(3),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\v_V_1_addr_reg_521_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_14,
      D => \i_2_fu_104_reg_n_3_[7]\,
      Q => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0(4),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_spiking_binam is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_spikes_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_spikes_TVALID : in STD_LOGIC;
    in_spikes_TREADY : out STD_LOGIC;
    out_spikes_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_spikes_TVALID : out STD_LOGIC;
    out_spikes_TREADY : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of bd_0_hls_inst_0_spiking_binam : entity is 5;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of bd_0_hls_inst_0_spiking_binam : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of bd_0_hls_inst_0_spiking_binam : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of bd_0_hls_inst_0_spiking_binam : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of bd_0_hls_inst_0_spiking_binam : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_spiking_binam : entity is "spiking_binam";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of bd_0_hls_inst_0_spiking_binam : entity is "11'b00000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of bd_0_hls_inst_0_spiking_binam : entity is "11'b01000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of bd_0_hls_inst_0_spiking_binam : entity is "11'b10000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of bd_0_hls_inst_0_spiking_binam : entity is "11'b00000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of bd_0_hls_inst_0_spiking_binam : entity is "11'b00000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of bd_0_hls_inst_0_spiking_binam : entity is "11'b00000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of bd_0_hls_inst_0_spiking_binam : entity is "11'b00000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of bd_0_hls_inst_0_spiking_binam : entity is "11'b00000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of bd_0_hls_inst_0_spiking_binam : entity is "11'b00001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of bd_0_hls_inst_0_spiking_binam : entity is "11'b00010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of bd_0_hls_inst_0_spiking_binam : entity is "11'b00100000000";
  attribute hls_module : string;
  attribute hls_module of bd_0_hls_inst_0_spiking_binam : entity is "yes";
end bd_0_hls_inst_0_spiking_binam;

architecture STRUCTURE of bd_0_hls_inst_0_spiking_binam is
  signal \<const0>\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal CTRL_s_axi_U_n_10 : STD_LOGIC;
  signal CTRL_s_axi_U_n_11 : STD_LOGIC;
  signal CTRL_s_axi_U_n_12 : STD_LOGIC;
  signal CTRL_s_axi_U_n_13 : STD_LOGIC;
  signal CTRL_s_axi_U_n_14 : STD_LOGIC;
  signal CTRL_s_axi_U_n_15 : STD_LOGIC;
  signal CTRL_s_axi_U_n_16 : STD_LOGIC;
  signal CTRL_s_axi_U_n_17 : STD_LOGIC;
  signal CTRL_s_axi_U_n_18 : STD_LOGIC;
  signal CTRL_s_axi_U_n_19 : STD_LOGIC;
  signal CTRL_s_axi_U_n_20 : STD_LOGIC;
  signal CTRL_s_axi_U_n_21 : STD_LOGIC;
  signal CTRL_s_axi_U_n_22 : STD_LOGIC;
  signal CTRL_s_axi_U_n_23 : STD_LOGIC;
  signal CTRL_s_axi_U_n_24 : STD_LOGIC;
  signal CTRL_s_axi_U_n_25 : STD_LOGIC;
  signal CTRL_s_axi_U_n_26 : STD_LOGIC;
  signal CTRL_s_axi_U_n_27 : STD_LOGIC;
  signal CTRL_s_axi_U_n_28 : STD_LOGIC;
  signal CTRL_s_axi_U_n_29 : STD_LOGIC;
  signal CTRL_s_axi_U_n_30 : STD_LOGIC;
  signal CTRL_s_axi_U_n_31 : STD_LOGIC;
  signal CTRL_s_axi_U_n_32 : STD_LOGIC;
  signal CTRL_s_axi_U_n_33 : STD_LOGIC;
  signal CTRL_s_axi_U_n_34 : STD_LOGIC;
  signal CTRL_s_axi_U_n_35 : STD_LOGIC;
  signal CTRL_s_axi_U_n_36 : STD_LOGIC;
  signal CTRL_s_axi_U_n_37 : STD_LOGIC;
  signal CTRL_s_axi_U_n_6 : STD_LOGIC;
  signal CTRL_s_axi_U_n_7 : STD_LOGIC;
  signal CTRL_s_axi_U_n_8 : STD_LOGIC;
  signal CTRL_s_axi_U_n_9 : STD_LOGIC;
  signal \ap_CS_fsm[10]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_10_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_11_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_12_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_13_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_14_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_15_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_16_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_6_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_7_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_8_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_9_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_10_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_11_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_12_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_13_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_14_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_15_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_16_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_17_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_18_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_19_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_20_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_21_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_22_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_23_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_24_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_25_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_26_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_27_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_28_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_29_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_30_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_31_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_32_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_33_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_34_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_35_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_36_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_37_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_38_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_39_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_40_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_41_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_42_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_43_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_44_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_45_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_46_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_47_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_48_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_49_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_50_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_51_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_6_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_7_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_8_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_9_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[4]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[4]_i_2_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_3_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_3_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_3_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_5_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_5_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_5_n_9\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_NS_fsm114_out : STD_LOGIC;
  signal ap_NS_fsm117_out : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal bin_end_fu_4745_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal bin_start_V_reg_5174 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \bin_start_V_reg_5174[11]_i_2_n_3\ : STD_LOGIC;
  signal \bin_start_V_reg_5174[11]_i_3_n_3\ : STD_LOGIC;
  signal cur_id_V_fu_604 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cur_id_V_fu_604_reg[0]_rep__0_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[0]_rep__1_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[0]_rep_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[1]_rep__0_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[1]_rep__1_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[1]_rep__2_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[1]_rep_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[2]_rep__0_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[2]_rep__1_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[2]_rep__2_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[2]_rep__3_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[2]_rep_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[3]_rep__0_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[3]_rep__1_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[3]_rep__2_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[3]_rep__3_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[3]_rep__4_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[3]_rep_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[4]_rep__0_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[4]_rep__1_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[4]_rep__2_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[4]_rep__3_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[4]_rep__4_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[4]_rep_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[5]_rep__0_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[5]_rep__1_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[5]_rep__2_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[5]_rep__3_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[5]_rep__4_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[5]_rep_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[6]_rep__0_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[6]_rep__1_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[6]_rep__2_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[6]_rep__3_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[6]_rep__4_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[6]_rep__5_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[6]_rep_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[7]_rep__0_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[7]_rep__1_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[7]_rep__2_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[7]_rep__3_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[7]_rep__4_n_3\ : STD_LOGIC;
  signal \cur_id_V_fu_604_reg[7]_rep_n_3\ : STD_LOGIC;
  signal cur_time_V_1_fu_608 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dout : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal grp_nbread_fu_690_p2_0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_10 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_11 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_12 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_13 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_6 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_7 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_8 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_9 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_21 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_22 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_23 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_24 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_25 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_26 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_27 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_28 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_32 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_33 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_34 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_47 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_48 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_54 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_55 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_61 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_62 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_68 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_69 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_75 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_76 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_82 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_83 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_89 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_90 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_96 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_97 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_98 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_99 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_10 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_8 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_9 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_3 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_5 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_77 : STD_LOGIC;
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID : STD_LOGIC;
  signal has_spike_fu_616 : STD_LOGIC;
  signal icmp_ln1019_1_reg_3166 : STD_LOGIC;
  signal icmp_ln1019_2_reg_3176 : STD_LOGIC;
  signal icmp_ln1019_3_reg_3186 : STD_LOGIC;
  signal icmp_ln1019_4_reg_3196 : STD_LOGIC;
  signal icmp_ln1019_5_reg_3206 : STD_LOGIC;
  signal icmp_ln1019_6_reg_3216 : STD_LOGIC;
  signal icmp_ln1019_7_reg_3226 : STD_LOGIC;
  signal icmp_ln1019_reg_3156 : STD_LOGIC;
  signal icmp_ln1027_fu_4769_p2 : STD_LOGIC;
  signal icmp_ln1031_fu_4786_p2 : STD_LOGIC;
  signal \icmp_ln1031_reg_5198[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1031_reg_5198_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln33_fu_4693_p2 : STD_LOGIC;
  signal icmp_ln48_fu_4764_p2 : STD_LOGIC;
  signal in_spike_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_spike_count_read_reg_5158 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_spikes_TDATA_int_regslice : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^out_spikes_tdata\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal out_spikes_TREADY_int_regslice : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC;
  signal \p_0_in__10\ : STD_LOGIC;
  signal \p_0_in__11\ : STD_LOGIC;
  signal \p_0_in__12\ : STD_LOGIC;
  signal \p_0_in__13\ : STD_LOGIC;
  signal \p_0_in__14\ : STD_LOGIC;
  signal \p_0_in__15\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC;
  signal \p_0_in__8\ : STD_LOGIC;
  signal \p_0_in__9\ : STD_LOGIC;
  signal p_ZL14storage_matrix_0_load_reg_6482 : STD_LOGIC;
  signal p_ZL14storage_matrix_0_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_100_load_reg_7182 : STD_LOGIC;
  signal p_ZL14storage_matrix_100_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_101_load_reg_7342 : STD_LOGIC;
  signal p_ZL14storage_matrix_101_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_102_load_reg_7502 : STD_LOGIC;
  signal p_ZL14storage_matrix_102_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_103_load_reg_7662 : STD_LOGIC;
  signal p_ZL14storage_matrix_103_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_104_load_reg_6547 : STD_LOGIC;
  signal p_ZL14storage_matrix_104_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_105_load_reg_6707 : STD_LOGIC;
  signal p_ZL14storage_matrix_105_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_106_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_106_load_reg_6867 : STD_LOGIC;
  signal p_ZL14storage_matrix_107_load_reg_7027 : STD_LOGIC;
  signal p_ZL14storage_matrix_107_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_108_load_reg_7187 : STD_LOGIC;
  signal p_ZL14storage_matrix_108_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_109_load_reg_7347 : STD_LOGIC;
  signal p_ZL14storage_matrix_109_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_10_load_reg_6807 : STD_LOGIC;
  signal p_ZL14storage_matrix_10_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_110_load_reg_7507 : STD_LOGIC;
  signal p_ZL14storage_matrix_110_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_111_load_reg_7667 : STD_LOGIC;
  signal p_ZL14storage_matrix_111_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_112_load_reg_6552 : STD_LOGIC;
  signal p_ZL14storage_matrix_112_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_113_load_reg_6712 : STD_LOGIC;
  signal p_ZL14storage_matrix_113_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_114_load_reg_6872 : STD_LOGIC;
  signal p_ZL14storage_matrix_114_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_115_load_reg_7032 : STD_LOGIC;
  signal p_ZL14storage_matrix_115_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_116_load_reg_7192 : STD_LOGIC;
  signal p_ZL14storage_matrix_116_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_117_load_reg_7352 : STD_LOGIC;
  signal p_ZL14storage_matrix_117_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_118_load_reg_7512 : STD_LOGIC;
  signal p_ZL14storage_matrix_118_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_119_load_reg_7672 : STD_LOGIC;
  signal p_ZL14storage_matrix_119_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_11_load_reg_6967 : STD_LOGIC;
  signal p_ZL14storage_matrix_11_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_120_load_reg_6557 : STD_LOGIC;
  signal p_ZL14storage_matrix_120_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_121_load_reg_6717 : STD_LOGIC;
  signal p_ZL14storage_matrix_121_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_122_load_reg_6877 : STD_LOGIC;
  signal p_ZL14storage_matrix_122_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_123_load_reg_7037 : STD_LOGIC;
  signal p_ZL14storage_matrix_123_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_124_load_reg_7197 : STD_LOGIC;
  signal p_ZL14storage_matrix_124_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_125_load_reg_7357 : STD_LOGIC;
  signal p_ZL14storage_matrix_125_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_126_load_reg_7517 : STD_LOGIC;
  signal p_ZL14storage_matrix_126_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_127_load_reg_7677 : STD_LOGIC;
  signal p_ZL14storage_matrix_127_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_128_load_reg_6562 : STD_LOGIC;
  signal p_ZL14storage_matrix_128_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_129_load_reg_6722 : STD_LOGIC;
  signal p_ZL14storage_matrix_129_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_12_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_12_load_reg_7127 : STD_LOGIC;
  signal p_ZL14storage_matrix_130_load_reg_6882 : STD_LOGIC;
  signal p_ZL14storage_matrix_130_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_131_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_131_load_reg_7042 : STD_LOGIC;
  signal p_ZL14storage_matrix_132_load_reg_7202 : STD_LOGIC;
  signal p_ZL14storage_matrix_132_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_133_load_reg_7362 : STD_LOGIC;
  signal p_ZL14storage_matrix_133_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_134_load_reg_7522 : STD_LOGIC;
  signal p_ZL14storage_matrix_134_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_135_load_reg_7682 : STD_LOGIC;
  signal p_ZL14storage_matrix_135_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_136_load_reg_6567 : STD_LOGIC;
  signal p_ZL14storage_matrix_136_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_137_load_reg_6727 : STD_LOGIC;
  signal p_ZL14storage_matrix_137_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_138_load_reg_6887 : STD_LOGIC;
  signal p_ZL14storage_matrix_138_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_139_load_reg_7047 : STD_LOGIC;
  signal p_ZL14storage_matrix_139_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_13_load_reg_7287 : STD_LOGIC;
  signal p_ZL14storage_matrix_13_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_140_load_reg_7207 : STD_LOGIC;
  signal p_ZL14storage_matrix_140_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_141_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_141_load_reg_7367 : STD_LOGIC;
  signal p_ZL14storage_matrix_142_load_reg_7527 : STD_LOGIC;
  signal p_ZL14storage_matrix_142_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_143_load_reg_7687 : STD_LOGIC;
  signal p_ZL14storage_matrix_143_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_144_load_reg_6572 : STD_LOGIC;
  signal p_ZL14storage_matrix_144_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_145_load_reg_6732 : STD_LOGIC;
  signal p_ZL14storage_matrix_145_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_146_load_reg_6892 : STD_LOGIC;
  signal p_ZL14storage_matrix_146_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_147_load_reg_7052 : STD_LOGIC;
  signal p_ZL14storage_matrix_147_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_148_load_reg_7212 : STD_LOGIC;
  signal p_ZL14storage_matrix_148_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_149_load_reg_7372 : STD_LOGIC;
  signal p_ZL14storage_matrix_149_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_14_load_reg_7447 : STD_LOGIC;
  signal p_ZL14storage_matrix_14_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_150_load_reg_7532 : STD_LOGIC;
  signal p_ZL14storage_matrix_150_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_151_load_reg_7692 : STD_LOGIC;
  signal p_ZL14storage_matrix_151_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_152_load_reg_6577 : STD_LOGIC;
  signal p_ZL14storage_matrix_152_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_153_load_reg_6737 : STD_LOGIC;
  signal p_ZL14storage_matrix_153_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_154_load_reg_6897 : STD_LOGIC;
  signal p_ZL14storage_matrix_154_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_155_load_reg_7057 : STD_LOGIC;
  signal p_ZL14storage_matrix_155_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_156_load_reg_7217 : STD_LOGIC;
  signal p_ZL14storage_matrix_156_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_157_load_reg_7377 : STD_LOGIC;
  signal p_ZL14storage_matrix_157_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_158_load_reg_7537 : STD_LOGIC;
  signal p_ZL14storage_matrix_158_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_159_load_reg_7697 : STD_LOGIC;
  signal p_ZL14storage_matrix_159_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_15_load_reg_7607 : STD_LOGIC;
  signal p_ZL14storage_matrix_15_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_160_load_reg_6582 : STD_LOGIC;
  signal p_ZL14storage_matrix_160_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_161_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_161_load_reg_6742 : STD_LOGIC;
  signal p_ZL14storage_matrix_162_load_reg_6902 : STD_LOGIC;
  signal p_ZL14storage_matrix_162_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_163_load_reg_7062 : STD_LOGIC;
  signal p_ZL14storage_matrix_163_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_164_load_reg_7222 : STD_LOGIC;
  signal p_ZL14storage_matrix_164_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_165_load_reg_7382 : STD_LOGIC;
  signal p_ZL14storage_matrix_165_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_166_load_reg_7542 : STD_LOGIC;
  signal p_ZL14storage_matrix_166_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_167_load_reg_7702 : STD_LOGIC;
  signal p_ZL14storage_matrix_167_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_168_load_reg_6587 : STD_LOGIC;
  signal p_ZL14storage_matrix_168_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_169_load_reg_6747 : STD_LOGIC;
  signal p_ZL14storage_matrix_169_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_16_load_reg_6492 : STD_LOGIC;
  signal p_ZL14storage_matrix_16_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_170_load_reg_6907 : STD_LOGIC;
  signal p_ZL14storage_matrix_170_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_171_load_reg_7067 : STD_LOGIC;
  signal p_ZL14storage_matrix_171_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_172_load_reg_7227 : STD_LOGIC;
  signal p_ZL14storage_matrix_172_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_173_load_reg_7387 : STD_LOGIC;
  signal p_ZL14storage_matrix_173_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_174_load_reg_7547 : STD_LOGIC;
  signal p_ZL14storage_matrix_174_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_175_load_reg_7707 : STD_LOGIC;
  signal p_ZL14storage_matrix_175_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_176_load_reg_6592 : STD_LOGIC;
  signal p_ZL14storage_matrix_176_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_177_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_177_load_reg_6752 : STD_LOGIC;
  signal p_ZL14storage_matrix_178_load_reg_6912 : STD_LOGIC;
  signal p_ZL14storage_matrix_178_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_179_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_179_load_reg_7072 : STD_LOGIC;
  signal p_ZL14storage_matrix_17_load_reg_6652 : STD_LOGIC;
  signal p_ZL14storage_matrix_17_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_180_load_reg_7232 : STD_LOGIC;
  signal p_ZL14storage_matrix_180_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_181_load_reg_7392 : STD_LOGIC;
  signal p_ZL14storage_matrix_181_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_182_load_reg_7552 : STD_LOGIC;
  signal p_ZL14storage_matrix_182_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_183_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_183_load_reg_7712 : STD_LOGIC;
  signal p_ZL14storage_matrix_184_load_reg_6597 : STD_LOGIC;
  signal p_ZL14storage_matrix_184_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_185_load_reg_6757 : STD_LOGIC;
  signal p_ZL14storage_matrix_185_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_186_load_reg_6917 : STD_LOGIC;
  signal p_ZL14storage_matrix_186_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_187_load_reg_7077 : STD_LOGIC;
  signal p_ZL14storage_matrix_187_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_188_load_reg_7237 : STD_LOGIC;
  signal p_ZL14storage_matrix_188_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_189_load_reg_7397 : STD_LOGIC;
  signal p_ZL14storage_matrix_189_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_18_load_reg_6812 : STD_LOGIC;
  signal p_ZL14storage_matrix_18_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_190_load_reg_7557 : STD_LOGIC;
  signal p_ZL14storage_matrix_190_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_191_load_reg_7717 : STD_LOGIC;
  signal p_ZL14storage_matrix_191_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_192_load_reg_6602 : STD_LOGIC;
  signal p_ZL14storage_matrix_192_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_193_load_reg_6762 : STD_LOGIC;
  signal p_ZL14storage_matrix_193_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_194_load_reg_6922 : STD_LOGIC;
  signal p_ZL14storage_matrix_194_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_195_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_195_load_reg_7082 : STD_LOGIC;
  signal p_ZL14storage_matrix_196_load_reg_7242 : STD_LOGIC;
  signal p_ZL14storage_matrix_196_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_197_load_reg_7402 : STD_LOGIC;
  signal p_ZL14storage_matrix_197_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_198_load_reg_7562 : STD_LOGIC;
  signal p_ZL14storage_matrix_198_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_199_load_reg_7722 : STD_LOGIC;
  signal p_ZL14storage_matrix_199_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_19_load_reg_6972 : STD_LOGIC;
  signal p_ZL14storage_matrix_19_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_1_load_reg_6642 : STD_LOGIC;
  signal p_ZL14storage_matrix_1_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_200_load_reg_6607 : STD_LOGIC;
  signal p_ZL14storage_matrix_200_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_201_load_reg_6767 : STD_LOGIC;
  signal p_ZL14storage_matrix_201_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_202_load_reg_6927 : STD_LOGIC;
  signal p_ZL14storage_matrix_202_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_203_load_reg_7087 : STD_LOGIC;
  signal p_ZL14storage_matrix_203_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_204_load_reg_7247 : STD_LOGIC;
  signal p_ZL14storage_matrix_204_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_205_load_reg_7407 : STD_LOGIC;
  signal p_ZL14storage_matrix_205_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_206_load_reg_7567 : STD_LOGIC;
  signal p_ZL14storage_matrix_206_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_207_load_reg_7727 : STD_LOGIC;
  signal p_ZL14storage_matrix_207_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_208_load_reg_6612 : STD_LOGIC;
  signal p_ZL14storage_matrix_208_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_209_load_reg_6772 : STD_LOGIC;
  signal p_ZL14storage_matrix_209_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_20_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_20_load_reg_7132 : STD_LOGIC;
  signal p_ZL14storage_matrix_210_load_reg_6932 : STD_LOGIC;
  signal p_ZL14storage_matrix_210_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_211_load_reg_7092 : STD_LOGIC;
  signal p_ZL14storage_matrix_211_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_212_load_reg_7252 : STD_LOGIC;
  signal p_ZL14storage_matrix_212_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_213_load_reg_7412 : STD_LOGIC;
  signal p_ZL14storage_matrix_213_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_214_load_reg_7572 : STD_LOGIC;
  signal p_ZL14storage_matrix_214_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_215_load_reg_7732 : STD_LOGIC;
  signal p_ZL14storage_matrix_215_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_216_load_reg_6617 : STD_LOGIC;
  signal p_ZL14storage_matrix_216_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_217_load_reg_6777 : STD_LOGIC;
  signal p_ZL14storage_matrix_217_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_218_load_reg_6937 : STD_LOGIC;
  signal p_ZL14storage_matrix_218_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_219_load_reg_7097 : STD_LOGIC;
  signal p_ZL14storage_matrix_219_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_21_load_reg_7292 : STD_LOGIC;
  signal p_ZL14storage_matrix_21_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_220_load_reg_7257 : STD_LOGIC;
  signal p_ZL14storage_matrix_220_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_221_load_reg_7417 : STD_LOGIC;
  signal p_ZL14storage_matrix_221_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_222_load_reg_7577 : STD_LOGIC;
  signal p_ZL14storage_matrix_222_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_223_load_reg_7737 : STD_LOGIC;
  signal p_ZL14storage_matrix_223_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_224_load_reg_6622 : STD_LOGIC;
  signal p_ZL14storage_matrix_224_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_225_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_225_load_reg_6782 : STD_LOGIC;
  signal p_ZL14storage_matrix_226_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_226_load_reg_6942 : STD_LOGIC;
  signal p_ZL14storage_matrix_227_load_reg_7102 : STD_LOGIC;
  signal p_ZL14storage_matrix_227_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_228_load_reg_7262 : STD_LOGIC;
  signal p_ZL14storage_matrix_228_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_229_load_reg_7422 : STD_LOGIC;
  signal p_ZL14storage_matrix_229_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_22_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_22_load_reg_7452 : STD_LOGIC;
  signal p_ZL14storage_matrix_230_load_reg_7582 : STD_LOGIC;
  signal p_ZL14storage_matrix_230_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_231_load_reg_7742 : STD_LOGIC;
  signal p_ZL14storage_matrix_231_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_232_load_reg_6627 : STD_LOGIC;
  signal p_ZL14storage_matrix_232_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_233_load_reg_6787 : STD_LOGIC;
  signal p_ZL14storage_matrix_233_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_234_load_reg_6947 : STD_LOGIC;
  signal p_ZL14storage_matrix_234_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_235_load_reg_7107 : STD_LOGIC;
  signal p_ZL14storage_matrix_235_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_236_load_reg_7267 : STD_LOGIC;
  signal p_ZL14storage_matrix_236_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_237_load_reg_7427 : STD_LOGIC;
  signal p_ZL14storage_matrix_237_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_238_load_reg_7587 : STD_LOGIC;
  signal p_ZL14storage_matrix_238_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_239_load_reg_7747 : STD_LOGIC;
  signal p_ZL14storage_matrix_239_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_23_load_reg_7612 : STD_LOGIC;
  signal p_ZL14storage_matrix_23_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_240_load_reg_6632 : STD_LOGIC;
  signal p_ZL14storage_matrix_240_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_241_load_reg_6792 : STD_LOGIC;
  signal p_ZL14storage_matrix_241_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_242_load_reg_6952 : STD_LOGIC;
  signal p_ZL14storage_matrix_242_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_243_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_243_load_reg_7112 : STD_LOGIC;
  signal p_ZL14storage_matrix_244_load_reg_7272 : STD_LOGIC;
  signal p_ZL14storage_matrix_244_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_245_load_reg_7432 : STD_LOGIC;
  signal p_ZL14storage_matrix_245_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_246_load_reg_7592 : STD_LOGIC;
  signal p_ZL14storage_matrix_246_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_247_load_reg_7752 : STD_LOGIC;
  signal p_ZL14storage_matrix_247_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_248_load_reg_6637 : STD_LOGIC;
  signal p_ZL14storage_matrix_248_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_249_load_reg_6797 : STD_LOGIC;
  signal p_ZL14storage_matrix_249_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_24_load_reg_6497 : STD_LOGIC;
  signal p_ZL14storage_matrix_24_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_250_load_reg_6957 : STD_LOGIC;
  signal p_ZL14storage_matrix_250_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_251_load_reg_7117 : STD_LOGIC;
  signal p_ZL14storage_matrix_251_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_252_load_reg_7277 : STD_LOGIC;
  signal p_ZL14storage_matrix_252_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_253_load_reg_7437 : STD_LOGIC;
  signal p_ZL14storage_matrix_253_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_254_load_reg_7597 : STD_LOGIC;
  signal p_ZL14storage_matrix_254_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_255_load_reg_7757 : STD_LOGIC;
  signal p_ZL14storage_matrix_255_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_25_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_25_load_reg_6657 : STD_LOGIC;
  signal p_ZL14storage_matrix_26_load_reg_6817 : STD_LOGIC;
  signal p_ZL14storage_matrix_26_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_27_load_reg_6977 : STD_LOGIC;
  signal p_ZL14storage_matrix_27_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_28_load_reg_7137 : STD_LOGIC;
  signal p_ZL14storage_matrix_28_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_29_load_reg_7297 : STD_LOGIC;
  signal p_ZL14storage_matrix_29_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_2_load_reg_6802 : STD_LOGIC;
  signal p_ZL14storage_matrix_2_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_30_load_reg_7457 : STD_LOGIC;
  signal p_ZL14storage_matrix_30_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_31_load_reg_7617 : STD_LOGIC;
  signal p_ZL14storage_matrix_31_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_32_load_reg_6502 : STD_LOGIC;
  signal p_ZL14storage_matrix_32_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_33_load_reg_6662 : STD_LOGIC;
  signal p_ZL14storage_matrix_33_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_34_load_reg_6822 : STD_LOGIC;
  signal p_ZL14storage_matrix_34_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_35_load_reg_6982 : STD_LOGIC;
  signal p_ZL14storage_matrix_35_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_36_load_reg_7142 : STD_LOGIC;
  signal p_ZL14storage_matrix_36_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_37_load_reg_7302 : STD_LOGIC;
  signal p_ZL14storage_matrix_37_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_38_load_reg_7462 : STD_LOGIC;
  signal p_ZL14storage_matrix_38_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_39_load_reg_7622 : STD_LOGIC;
  signal p_ZL14storage_matrix_39_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_3_load_reg_6962 : STD_LOGIC;
  signal p_ZL14storage_matrix_3_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_40_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_40_load_reg_6507 : STD_LOGIC;
  signal p_ZL14storage_matrix_41_load_reg_6667 : STD_LOGIC;
  signal p_ZL14storage_matrix_41_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_42_load_reg_6827 : STD_LOGIC;
  signal p_ZL14storage_matrix_42_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_43_load_reg_6987 : STD_LOGIC;
  signal p_ZL14storage_matrix_43_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_44_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_44_load_reg_7147 : STD_LOGIC;
  signal p_ZL14storage_matrix_45_load_reg_7307 : STD_LOGIC;
  signal p_ZL14storage_matrix_45_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_46_load_reg_7467 : STD_LOGIC;
  signal p_ZL14storage_matrix_46_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_47_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_47_load_reg_7627 : STD_LOGIC;
  signal p_ZL14storage_matrix_48_load_reg_6512 : STD_LOGIC;
  signal p_ZL14storage_matrix_48_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_49_load_reg_6672 : STD_LOGIC;
  signal p_ZL14storage_matrix_49_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_4_load_reg_7122 : STD_LOGIC;
  signal p_ZL14storage_matrix_4_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_50_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_50_load_reg_6832 : STD_LOGIC;
  signal p_ZL14storage_matrix_51_load_reg_6992 : STD_LOGIC;
  signal p_ZL14storage_matrix_51_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_52_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_52_load_reg_7152 : STD_LOGIC;
  signal p_ZL14storage_matrix_53_load_reg_7312 : STD_LOGIC;
  signal p_ZL14storage_matrix_53_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_54_load_reg_7472 : STD_LOGIC;
  signal p_ZL14storage_matrix_54_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_55_load_reg_7632 : STD_LOGIC;
  signal p_ZL14storage_matrix_55_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_56_load_reg_6517 : STD_LOGIC;
  signal p_ZL14storage_matrix_56_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_57_load_reg_6677 : STD_LOGIC;
  signal p_ZL14storage_matrix_57_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_58_load_reg_6837 : STD_LOGIC;
  signal p_ZL14storage_matrix_58_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_59_load_reg_6997 : STD_LOGIC;
  signal p_ZL14storage_matrix_59_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_5_load_reg_7282 : STD_LOGIC;
  signal p_ZL14storage_matrix_5_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_60_load_reg_7157 : STD_LOGIC;
  signal p_ZL14storage_matrix_60_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_61_load_reg_7317 : STD_LOGIC;
  signal p_ZL14storage_matrix_61_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_62_load_reg_7477 : STD_LOGIC;
  signal p_ZL14storage_matrix_62_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_63_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_63_load_reg_7637 : STD_LOGIC;
  signal p_ZL14storage_matrix_64_load_reg_6522 : STD_LOGIC;
  signal p_ZL14storage_matrix_64_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_65_load_reg_6682 : STD_LOGIC;
  signal p_ZL14storage_matrix_65_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_66_load_reg_6842 : STD_LOGIC;
  signal p_ZL14storage_matrix_66_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_67_load_reg_7002 : STD_LOGIC;
  signal p_ZL14storage_matrix_67_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_68_load_reg_7162 : STD_LOGIC;
  signal p_ZL14storage_matrix_68_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_69_load_reg_7322 : STD_LOGIC;
  signal p_ZL14storage_matrix_69_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_6_load_reg_7442 : STD_LOGIC;
  signal p_ZL14storage_matrix_6_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_70_load_reg_7482 : STD_LOGIC;
  signal p_ZL14storage_matrix_70_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_71_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_71_load_reg_7642 : STD_LOGIC;
  signal p_ZL14storage_matrix_72_load_reg_6527 : STD_LOGIC;
  signal p_ZL14storage_matrix_72_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_73_load_reg_6687 : STD_LOGIC;
  signal p_ZL14storage_matrix_73_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_74_load_reg_6847 : STD_LOGIC;
  signal p_ZL14storage_matrix_74_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_75_load_reg_7007 : STD_LOGIC;
  signal p_ZL14storage_matrix_75_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_76_load_reg_7167 : STD_LOGIC;
  signal p_ZL14storage_matrix_76_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_77_load_reg_7327 : STD_LOGIC;
  signal p_ZL14storage_matrix_77_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_78_load_reg_7487 : STD_LOGIC;
  signal p_ZL14storage_matrix_78_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_79_load_reg_7647 : STD_LOGIC;
  signal p_ZL14storage_matrix_79_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_7_load_reg_7602 : STD_LOGIC;
  signal p_ZL14storage_matrix_7_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_80_load_reg_6532 : STD_LOGIC;
  signal p_ZL14storage_matrix_80_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_81_load_reg_6692 : STD_LOGIC;
  signal p_ZL14storage_matrix_81_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_82_load_reg_6852 : STD_LOGIC;
  signal p_ZL14storage_matrix_82_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_83_load_reg_7012 : STD_LOGIC;
  signal p_ZL14storage_matrix_83_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_84_load_reg_7172 : STD_LOGIC;
  signal p_ZL14storage_matrix_84_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_85_load_reg_7332 : STD_LOGIC;
  signal p_ZL14storage_matrix_85_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_86_load_reg_7492 : STD_LOGIC;
  signal p_ZL14storage_matrix_86_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_87_load_reg_7652 : STD_LOGIC;
  signal p_ZL14storage_matrix_87_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_88_load_reg_6537 : STD_LOGIC;
  signal p_ZL14storage_matrix_88_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_89_load_reg_6697 : STD_LOGIC;
  signal p_ZL14storage_matrix_89_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_8_load_reg_6487 : STD_LOGIC;
  signal p_ZL14storage_matrix_8_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_90_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_90_load_reg_6857 : STD_LOGIC;
  signal p_ZL14storage_matrix_91_load_reg_7017 : STD_LOGIC;
  signal p_ZL14storage_matrix_91_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_92_load_reg_7177 : STD_LOGIC;
  signal p_ZL14storage_matrix_92_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_93_load_reg_7337 : STD_LOGIC;
  signal p_ZL14storage_matrix_93_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_94_load_reg_7497 : STD_LOGIC;
  signal p_ZL14storage_matrix_94_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_95_load_reg_7657 : STD_LOGIC;
  signal p_ZL14storage_matrix_95_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_96_U_n_3 : STD_LOGIC;
  signal p_ZL14storage_matrix_96_load_reg_6542 : STD_LOGIC;
  signal p_ZL14storage_matrix_97_load_reg_6702 : STD_LOGIC;
  signal p_ZL14storage_matrix_97_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_98_load_reg_6862 : STD_LOGIC;
  signal p_ZL14storage_matrix_98_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_99_load_reg_7022 : STD_LOGIC;
  signal p_ZL14storage_matrix_99_q0 : STD_LOGIC;
  signal p_ZL14storage_matrix_9_load_reg_6647 : STD_LOGIC;
  signal p_ZL14storage_matrix_9_q0 : STD_LOGIC;
  signal ref_timer_V_1_U_n_4 : STD_LOGIC;
  signal ref_timer_V_1_q1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_2_U_n_4 : STD_LOGIC;
  signal ref_timer_V_2_ce0 : STD_LOGIC;
  signal ref_timer_V_2_q1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_3_U_n_4 : STD_LOGIC;
  signal ref_timer_V_3_q1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_4_U_n_4 : STD_LOGIC;
  signal ref_timer_V_4_q1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_5_U_n_4 : STD_LOGIC;
  signal ref_timer_V_5_q1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_6_U_n_4 : STD_LOGIC;
  signal ref_timer_V_6_q1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_7_U_n_4 : STD_LOGIC;
  signal ref_timer_V_7_q1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_U_n_4 : STD_LOGIC;
  signal ref_timer_V_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ref_timer_V_ce0 : STD_LOGIC;
  signal ref_timer_V_ce1 : STD_LOGIC;
  signal ref_timer_V_d0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ref_timer_V_q1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal regslice_both_in_spikes_U_n_3 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_32 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_33 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_34 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_35 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_36 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_37 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_38 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_39 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_40 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_41 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_42 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_43 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_44 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_45 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_46 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_47 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_48 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_49 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_5 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_50 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_51 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_52 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_53 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_54 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_55 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_56 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_57 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_58 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_59 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_60 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_61 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_62 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_63 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_64 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_65 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_66 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_67 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_68 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_69 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_7 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_70 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_71 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_72 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_73 : STD_LOGIC;
  signal regslice_both_in_spikes_U_n_74 : STD_LOGIC;
  signal s_2_fu_4699_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal s_2_reg_5169 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \s_2_reg_5169[8]_i_2_n_3\ : STD_LOGIC;
  signal \s_fu_600_reg_n_3_[8]\ : STD_LOGIC;
  signal spikes_read_fu_612 : STD_LOGIC;
  signal spikes_read_fu_612_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal threshW_reg_7767 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal threshold_V_2_reg_4036 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \threshold_V_2_reg_4036[0]_i_1_n_3\ : STD_LOGIC;
  signal \threshold_V_2_reg_4036[5]_i_3_n_3\ : STD_LOGIC;
  signal \threshold_V_2_reg_4036_reg_n_3_[0]\ : STD_LOGIC;
  signal \threshold_V_2_reg_4036_reg_n_3_[1]\ : STD_LOGIC;
  signal \threshold_V_2_reg_4036_reg_n_3_[2]\ : STD_LOGIC;
  signal \threshold_V_2_reg_4036_reg_n_3_[3]\ : STD_LOGIC;
  signal \threshold_V_2_reg_4036_reg_n_3_[4]\ : STD_LOGIC;
  signal \threshold_V_2_reg_4036_reg_n_3_[5]\ : STD_LOGIC;
  signal threshold_V_reg_4024 : STD_LOGIC;
  signal \threshold_V_reg_4024_reg_n_3_[0]\ : STD_LOGIC;
  signal \threshold_V_reg_4024_reg_n_3_[1]\ : STD_LOGIC;
  signal \threshold_V_reg_4024_reg_n_3_[2]\ : STD_LOGIC;
  signal \threshold_V_reg_4024_reg_n_3_[3]\ : STD_LOGIC;
  signal \threshold_V_reg_4024_reg_n_3_[4]\ : STD_LOGIC;
  signal \threshold_V_reg_4024_reg_n_3_[5]\ : STD_LOGIC;
  signal tmp_1_reg_3093 : STD_LOGIC;
  signal tmp_3_reg_3102 : STD_LOGIC;
  signal tmp_4_reg_3111 : STD_LOGIC;
  signal tmp_5_reg_3120 : STD_LOGIC;
  signal tmp_7_reg_3129 : STD_LOGIC;
  signal tmp_8_reg_3138 : STD_LOGIC;
  signal tmp_9_reg_3147 : STD_LOGIC;
  signal tmp_reg_3084 : STD_LOGIC;
  signal v_V_1_U_n_10 : STD_LOGIC;
  signal v_V_1_addr_reg_31700 : STD_LOGIC;
  signal v_V_1_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal v_V_1_q1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal v_V_2_addr_reg_31800 : STD_LOGIC;
  signal v_V_2_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal v_V_2_q1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal v_V_3_addr_reg_31900 : STD_LOGIC;
  signal v_V_3_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal v_V_3_q1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal v_V_4_addr_reg_32000 : STD_LOGIC;
  signal v_V_4_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal v_V_4_q1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal v_V_5_addr_reg_32100 : STD_LOGIC;
  signal v_V_5_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal v_V_5_q1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal v_V_6_addr_reg_32200 : STD_LOGIC;
  signal v_V_6_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal v_V_6_q1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal v_V_7_addr_reg_32300 : STD_LOGIC;
  signal v_V_7_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal v_V_7_q1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal v_V_addr_reg_31600 : STD_LOGIC;
  signal v_V_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal v_V_address1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal v_V_ce1 : STD_LOGIC;
  signal v_V_q1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal zext_ln34_fu_4716_p1 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal \zext_ln48_reg_5184[11]_i_2_n_3\ : STD_LOGIC;
  signal \zext_ln48_reg_5184[3]_i_1_n_3\ : STD_LOGIC;
  signal zext_ln48_reg_5184_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_CS_fsm_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair105";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[4]_i_2\ : label is 11;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[7]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[7]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[7]_i_5\ : label is 11;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \bin_start_V_reg_5174[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \bin_start_V_reg_5174[4]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \bin_start_V_reg_5174[5]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \bin_start_V_reg_5174[7]_i_1\ : label is "soft_lutpair109";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[0]\ : label is "cur_id_V_fu_604_reg[0]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[0]_rep\ : label is "cur_id_V_fu_604_reg[0]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[0]_rep__0\ : label is "cur_id_V_fu_604_reg[0]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[0]_rep__1\ : label is "cur_id_V_fu_604_reg[0]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[1]\ : label is "cur_id_V_fu_604_reg[1]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[1]_rep\ : label is "cur_id_V_fu_604_reg[1]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[1]_rep__0\ : label is "cur_id_V_fu_604_reg[1]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[1]_rep__1\ : label is "cur_id_V_fu_604_reg[1]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[1]_rep__2\ : label is "cur_id_V_fu_604_reg[1]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[2]\ : label is "cur_id_V_fu_604_reg[2]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[2]_rep\ : label is "cur_id_V_fu_604_reg[2]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[2]_rep__0\ : label is "cur_id_V_fu_604_reg[2]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[2]_rep__1\ : label is "cur_id_V_fu_604_reg[2]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[2]_rep__2\ : label is "cur_id_V_fu_604_reg[2]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[2]_rep__3\ : label is "cur_id_V_fu_604_reg[2]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[3]\ : label is "cur_id_V_fu_604_reg[3]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[3]_rep\ : label is "cur_id_V_fu_604_reg[3]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[3]_rep__0\ : label is "cur_id_V_fu_604_reg[3]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[3]_rep__1\ : label is "cur_id_V_fu_604_reg[3]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[3]_rep__2\ : label is "cur_id_V_fu_604_reg[3]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[3]_rep__3\ : label is "cur_id_V_fu_604_reg[3]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[3]_rep__4\ : label is "cur_id_V_fu_604_reg[3]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[4]\ : label is "cur_id_V_fu_604_reg[4]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[4]_rep\ : label is "cur_id_V_fu_604_reg[4]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[4]_rep__0\ : label is "cur_id_V_fu_604_reg[4]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[4]_rep__1\ : label is "cur_id_V_fu_604_reg[4]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[4]_rep__2\ : label is "cur_id_V_fu_604_reg[4]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[4]_rep__3\ : label is "cur_id_V_fu_604_reg[4]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[4]_rep__4\ : label is "cur_id_V_fu_604_reg[4]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[5]\ : label is "cur_id_V_fu_604_reg[5]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[5]_rep\ : label is "cur_id_V_fu_604_reg[5]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[5]_rep__0\ : label is "cur_id_V_fu_604_reg[5]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[5]_rep__1\ : label is "cur_id_V_fu_604_reg[5]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[5]_rep__2\ : label is "cur_id_V_fu_604_reg[5]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[5]_rep__3\ : label is "cur_id_V_fu_604_reg[5]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[5]_rep__4\ : label is "cur_id_V_fu_604_reg[5]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[6]\ : label is "cur_id_V_fu_604_reg[6]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[6]_rep\ : label is "cur_id_V_fu_604_reg[6]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[6]_rep__0\ : label is "cur_id_V_fu_604_reg[6]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[6]_rep__1\ : label is "cur_id_V_fu_604_reg[6]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[6]_rep__2\ : label is "cur_id_V_fu_604_reg[6]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[6]_rep__3\ : label is "cur_id_V_fu_604_reg[6]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[6]_rep__4\ : label is "cur_id_V_fu_604_reg[6]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[6]_rep__5\ : label is "cur_id_V_fu_604_reg[6]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[7]\ : label is "cur_id_V_fu_604_reg[7]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[7]_rep\ : label is "cur_id_V_fu_604_reg[7]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[7]_rep__0\ : label is "cur_id_V_fu_604_reg[7]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[7]_rep__1\ : label is "cur_id_V_fu_604_reg[7]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[7]_rep__2\ : label is "cur_id_V_fu_604_reg[7]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[7]_rep__3\ : label is "cur_id_V_fu_604_reg[7]";
  attribute ORIG_CELL_NAME of \cur_id_V_fu_604_reg[7]_rep__4\ : label is "cur_id_V_fu_604_reg[7]";
  attribute SOFT_HLUTNM of \s_2_reg_5169[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \s_2_reg_5169[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \s_2_reg_5169[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \s_2_reg_5169[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \s_2_reg_5169[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \s_2_reg_5169[8]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \threshold_V_2_reg_4036[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \threshold_V_2_reg_4036[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \zext_ln48_reg_5184[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \zext_ln48_reg_5184[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \zext_ln48_reg_5184[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \zext_ln48_reg_5184[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \zext_ln48_reg_5184[7]_i_1\ : label is "soft_lutpair109";
begin
  out_spikes_TDATA(31) <= \<const0>\;
  out_spikes_TDATA(30) <= \<const0>\;
  out_spikes_TDATA(29) <= \<const0>\;
  out_spikes_TDATA(28) <= \<const0>\;
  out_spikes_TDATA(27 downto 17) <= \^out_spikes_tdata\(27 downto 17);
  out_spikes_TDATA(16) <= \<const0>\;
  out_spikes_TDATA(15) <= \<const0>\;
  out_spikes_TDATA(14) <= \<const0>\;
  out_spikes_TDATA(13) <= \<const0>\;
  out_spikes_TDATA(12) <= \<const0>\;
  out_spikes_TDATA(11) <= \<const0>\;
  out_spikes_TDATA(10) <= \<const0>\;
  out_spikes_TDATA(9) <= \<const0>\;
  out_spikes_TDATA(8) <= \<const0>\;
  out_spikes_TDATA(7 downto 0) <= \^out_spikes_tdata\(7 downto 0);
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
CTRL_s_axi_U: entity work.bd_0_hls_inst_0_spiking_binam_CTRL_s_axi
     port map (
      DI(0) => regslice_both_in_spikes_U_n_3,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      O(7) => CTRL_s_axi_U_n_6,
      O(6) => CTRL_s_axi_U_n_7,
      O(5) => CTRL_s_axi_U_n_8,
      O(4) => CTRL_s_axi_U_n_9,
      O(3) => CTRL_s_axi_U_n_10,
      O(2) => CTRL_s_axi_U_n_11,
      O(1) => CTRL_s_axi_U_n_12,
      O(0) => CTRL_s_axi_U_n_13,
      Q(0) => ap_CS_fsm_state1,
      S(0) => regslice_both_in_spikes_U_n_7,
      SR(0) => ap_NS_fsm117_out,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \cur_id_V_fu_604_reg[0]_rep__1\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_32,
      grp_nbread_fu_690_p2_0 => grp_nbread_fu_690_p2_0,
      in_spike_count(31 downto 0) => in_spike_count(31 downto 0),
      interrupt => interrupt,
      s_axi_CTRL_ARADDR(4 downto 0) => s_axi_CTRL_ARADDR(4 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(4 downto 0) => s_axi_CTRL_AWADDR(4 downto 0),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      spikes_read_fu_612 => spikes_read_fu_612,
      spikes_read_fu_612_reg(30 downto 0) => spikes_read_fu_612_reg(31 downto 1),
      \spikes_read_fu_612_reg[15]\(7) => CTRL_s_axi_U_n_14,
      \spikes_read_fu_612_reg[15]\(6) => CTRL_s_axi_U_n_15,
      \spikes_read_fu_612_reg[15]\(5) => CTRL_s_axi_U_n_16,
      \spikes_read_fu_612_reg[15]\(4) => CTRL_s_axi_U_n_17,
      \spikes_read_fu_612_reg[15]\(3) => CTRL_s_axi_U_n_18,
      \spikes_read_fu_612_reg[15]\(2) => CTRL_s_axi_U_n_19,
      \spikes_read_fu_612_reg[15]\(1) => CTRL_s_axi_U_n_20,
      \spikes_read_fu_612_reg[15]\(0) => CTRL_s_axi_U_n_21,
      \spikes_read_fu_612_reg[23]\(7) => CTRL_s_axi_U_n_22,
      \spikes_read_fu_612_reg[23]\(6) => CTRL_s_axi_U_n_23,
      \spikes_read_fu_612_reg[23]\(5) => CTRL_s_axi_U_n_24,
      \spikes_read_fu_612_reg[23]\(4) => CTRL_s_axi_U_n_25,
      \spikes_read_fu_612_reg[23]\(3) => CTRL_s_axi_U_n_26,
      \spikes_read_fu_612_reg[23]\(2) => CTRL_s_axi_U_n_27,
      \spikes_read_fu_612_reg[23]\(1) => CTRL_s_axi_U_n_28,
      \spikes_read_fu_612_reg[23]\(0) => CTRL_s_axi_U_n_29,
      \spikes_read_fu_612_reg[31]\(7) => CTRL_s_axi_U_n_30,
      \spikes_read_fu_612_reg[31]\(6) => CTRL_s_axi_U_n_31,
      \spikes_read_fu_612_reg[31]\(5) => CTRL_s_axi_U_n_32,
      \spikes_read_fu_612_reg[31]\(4) => CTRL_s_axi_U_n_33,
      \spikes_read_fu_612_reg[31]\(3) => CTRL_s_axi_U_n_34,
      \spikes_read_fu_612_reg[31]\(2) => CTRL_s_axi_U_n_35,
      \spikes_read_fu_612_reg[31]\(1) => CTRL_s_axi_U_n_36,
      \spikes_read_fu_612_reg[31]\(0) => CTRL_s_axi_U_n_37
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \s_fu_600_reg_n_3_[8]\,
      I1 => \ap_CS_fsm[10]_i_3_n_3\,
      I2 => zext_ln34_fu_4716_p1(3),
      I3 => zext_ln34_fu_4716_p1(10),
      I4 => zext_ln34_fu_4716_p1(8),
      I5 => zext_ln34_fu_4716_p1(9),
      O => icmp_ln33_fu_4693_p2
    );
\ap_CS_fsm[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(6),
      I1 => zext_ln34_fu_4716_p1(7),
      I2 => zext_ln34_fu_4716_p1(4),
      I3 => zext_ln34_fu_4716_p1(5),
      O => \ap_CS_fsm[10]_i_3_n_3\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => icmp_ln1031_fu_4786_p2,
      I1 => ap_CS_fsm_state4,
      I2 => icmp_ln1027_fu_4769_p2,
      I3 => has_spike_fu_616,
      I4 => icmp_ln48_fu_4764_p2,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cur_time_V_1_fu_608(12),
      I1 => cur_time_V_1_fu_608(13),
      O => \ap_CS_fsm[4]_i_10_n_3\
    );
\ap_CS_fsm[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bin_start_V_reg_5174(10),
      I1 => cur_time_V_1_fu_608(10),
      I2 => bin_start_V_reg_5174(11),
      I3 => cur_time_V_1_fu_608(11),
      O => \ap_CS_fsm[4]_i_11_n_3\
    );
\ap_CS_fsm[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bin_start_V_reg_5174(8),
      I1 => cur_time_V_1_fu_608(8),
      I2 => bin_start_V_reg_5174(9),
      I3 => cur_time_V_1_fu_608(9),
      O => \ap_CS_fsm[4]_i_12_n_3\
    );
\ap_CS_fsm[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bin_start_V_reg_5174(6),
      I1 => cur_time_V_1_fu_608(6),
      I2 => bin_start_V_reg_5174(7),
      I3 => cur_time_V_1_fu_608(7),
      O => \ap_CS_fsm[4]_i_13_n_3\
    );
\ap_CS_fsm[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bin_start_V_reg_5174(4),
      I1 => cur_time_V_1_fu_608(4),
      I2 => bin_start_V_reg_5174(5),
      I3 => cur_time_V_1_fu_608(5),
      O => \ap_CS_fsm[4]_i_14_n_3\
    );
\ap_CS_fsm[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bin_start_V_reg_5174(2),
      I1 => cur_time_V_1_fu_608(2),
      I2 => bin_start_V_reg_5174(3),
      I3 => cur_time_V_1_fu_608(3),
      O => \ap_CS_fsm[4]_i_15_n_3\
    );
\ap_CS_fsm[4]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => cur_time_V_1_fu_608(0),
      I1 => bin_start_V_reg_5174(1),
      I2 => cur_time_V_1_fu_608(1),
      O => \ap_CS_fsm[4]_i_16_n_3\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bin_start_V_reg_5174(10),
      I1 => cur_time_V_1_fu_608(10),
      I2 => cur_time_V_1_fu_608(11),
      I3 => bin_start_V_reg_5174(11),
      O => \ap_CS_fsm[4]_i_3_n_3\
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bin_start_V_reg_5174(8),
      I1 => cur_time_V_1_fu_608(8),
      I2 => cur_time_V_1_fu_608(9),
      I3 => bin_start_V_reg_5174(9),
      O => \ap_CS_fsm[4]_i_4_n_3\
    );
\ap_CS_fsm[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bin_start_V_reg_5174(6),
      I1 => cur_time_V_1_fu_608(6),
      I2 => cur_time_V_1_fu_608(7),
      I3 => bin_start_V_reg_5174(7),
      O => \ap_CS_fsm[4]_i_5_n_3\
    );
\ap_CS_fsm[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bin_start_V_reg_5174(4),
      I1 => cur_time_V_1_fu_608(4),
      I2 => cur_time_V_1_fu_608(5),
      I3 => bin_start_V_reg_5174(5),
      O => \ap_CS_fsm[4]_i_6_n_3\
    );
\ap_CS_fsm[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bin_start_V_reg_5174(2),
      I1 => cur_time_V_1_fu_608(2),
      I2 => cur_time_V_1_fu_608(3),
      I3 => bin_start_V_reg_5174(3),
      O => \ap_CS_fsm[4]_i_7_n_3\
    );
\ap_CS_fsm[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => cur_time_V_1_fu_608(0),
      I1 => cur_time_V_1_fu_608(1),
      I2 => bin_start_V_reg_5174(1),
      O => \ap_CS_fsm[4]_i_8_n_3\
    );
\ap_CS_fsm[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cur_time_V_1_fu_608(14),
      I1 => cur_time_V_1_fu_608(15),
      O => \ap_CS_fsm[4]_i_9_n_3\
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => icmp_ln1031_fu_4786_p2,
      I1 => ap_CS_fsm_state4,
      I2 => icmp_ln1027_fu_4769_p2,
      I3 => has_spike_fu_616,
      I4 => icmp_ln48_fu_4764_p2,
      O => ap_NS_fsm114_out
    );
\ap_CS_fsm[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(22),
      I1 => spikes_read_fu_612_reg(22),
      I2 => spikes_read_fu_612_reg(23),
      I3 => in_spike_count_read_reg_5158(23),
      O => \ap_CS_fsm[7]_i_10_n_3\
    );
\ap_CS_fsm[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(20),
      I1 => spikes_read_fu_612_reg(20),
      I2 => spikes_read_fu_612_reg(21),
      I3 => in_spike_count_read_reg_5158(21),
      O => \ap_CS_fsm[7]_i_11_n_3\
    );
\ap_CS_fsm[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(18),
      I1 => spikes_read_fu_612_reg(18),
      I2 => spikes_read_fu_612_reg(19),
      I3 => in_spike_count_read_reg_5158(19),
      O => \ap_CS_fsm[7]_i_12_n_3\
    );
\ap_CS_fsm[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(16),
      I1 => spikes_read_fu_612_reg(16),
      I2 => spikes_read_fu_612_reg(17),
      I3 => in_spike_count_read_reg_5158(17),
      O => \ap_CS_fsm[7]_i_13_n_3\
    );
\ap_CS_fsm[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(30),
      I1 => spikes_read_fu_612_reg(30),
      I2 => spikes_read_fu_612_reg(31),
      I3 => in_spike_count_read_reg_5158(31),
      O => \ap_CS_fsm[7]_i_14_n_3\
    );
\ap_CS_fsm[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(28),
      I1 => spikes_read_fu_612_reg(28),
      I2 => in_spike_count_read_reg_5158(29),
      I3 => spikes_read_fu_612_reg(29),
      O => \ap_CS_fsm[7]_i_15_n_3\
    );
\ap_CS_fsm[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(26),
      I1 => spikes_read_fu_612_reg(26),
      I2 => in_spike_count_read_reg_5158(27),
      I3 => spikes_read_fu_612_reg(27),
      O => \ap_CS_fsm[7]_i_16_n_3\
    );
\ap_CS_fsm[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(24),
      I1 => spikes_read_fu_612_reg(24),
      I2 => in_spike_count_read_reg_5158(25),
      I3 => spikes_read_fu_612_reg(25),
      O => \ap_CS_fsm[7]_i_17_n_3\
    );
\ap_CS_fsm[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(22),
      I1 => spikes_read_fu_612_reg(22),
      I2 => in_spike_count_read_reg_5158(23),
      I3 => spikes_read_fu_612_reg(23),
      O => \ap_CS_fsm[7]_i_18_n_3\
    );
\ap_CS_fsm[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(20),
      I1 => spikes_read_fu_612_reg(20),
      I2 => in_spike_count_read_reg_5158(21),
      I3 => spikes_read_fu_612_reg(21),
      O => \ap_CS_fsm[7]_i_19_n_3\
    );
\ap_CS_fsm[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(18),
      I1 => spikes_read_fu_612_reg(18),
      I2 => in_spike_count_read_reg_5158(19),
      I3 => spikes_read_fu_612_reg(19),
      O => \ap_CS_fsm[7]_i_20_n_3\
    );
\ap_CS_fsm[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(16),
      I1 => spikes_read_fu_612_reg(16),
      I2 => in_spike_count_read_reg_5158(17),
      I3 => spikes_read_fu_612_reg(17),
      O => \ap_CS_fsm[7]_i_21_n_3\
    );
\ap_CS_fsm[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln48_reg_5184_reg(9),
      I1 => cur_time_V_1_fu_608(10),
      I2 => cur_time_V_1_fu_608(11),
      I3 => zext_ln48_reg_5184_reg(10),
      O => \ap_CS_fsm[7]_i_22_n_3\
    );
\ap_CS_fsm[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln48_reg_5184_reg(7),
      I1 => cur_time_V_1_fu_608(8),
      I2 => cur_time_V_1_fu_608(9),
      I3 => zext_ln48_reg_5184_reg(8),
      O => \ap_CS_fsm[7]_i_23_n_3\
    );
\ap_CS_fsm[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln48_reg_5184_reg(5),
      I1 => cur_time_V_1_fu_608(6),
      I2 => cur_time_V_1_fu_608(7),
      I3 => zext_ln48_reg_5184_reg(6),
      O => \ap_CS_fsm[7]_i_24_n_3\
    );
\ap_CS_fsm[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln48_reg_5184_reg(3),
      I1 => cur_time_V_1_fu_608(4),
      I2 => cur_time_V_1_fu_608(5),
      I3 => zext_ln48_reg_5184_reg(4),
      O => \ap_CS_fsm[7]_i_25_n_3\
    );
\ap_CS_fsm[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln48_reg_5184_reg(1),
      I1 => cur_time_V_1_fu_608(2),
      I2 => cur_time_V_1_fu_608(3),
      I3 => zext_ln48_reg_5184_reg(2),
      O => \ap_CS_fsm[7]_i_26_n_3\
    );
\ap_CS_fsm[7]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => cur_time_V_1_fu_608(0),
      I1 => cur_time_V_1_fu_608(1),
      I2 => zext_ln48_reg_5184_reg(0),
      O => \ap_CS_fsm[7]_i_27_n_3\
    );
\ap_CS_fsm[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cur_time_V_1_fu_608(14),
      I1 => cur_time_V_1_fu_608(15),
      O => \ap_CS_fsm[7]_i_28_n_3\
    );
\ap_CS_fsm[7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cur_time_V_1_fu_608(12),
      I1 => cur_time_V_1_fu_608(13),
      O => \ap_CS_fsm[7]_i_29_n_3\
    );
\ap_CS_fsm[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln48_reg_5184_reg(9),
      I1 => cur_time_V_1_fu_608(10),
      I2 => zext_ln48_reg_5184_reg(10),
      I3 => cur_time_V_1_fu_608(11),
      O => \ap_CS_fsm[7]_i_30_n_3\
    );
\ap_CS_fsm[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln48_reg_5184_reg(7),
      I1 => cur_time_V_1_fu_608(8),
      I2 => zext_ln48_reg_5184_reg(8),
      I3 => cur_time_V_1_fu_608(9),
      O => \ap_CS_fsm[7]_i_31_n_3\
    );
\ap_CS_fsm[7]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln48_reg_5184_reg(5),
      I1 => cur_time_V_1_fu_608(6),
      I2 => zext_ln48_reg_5184_reg(6),
      I3 => cur_time_V_1_fu_608(7),
      O => \ap_CS_fsm[7]_i_32_n_3\
    );
\ap_CS_fsm[7]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln48_reg_5184_reg(3),
      I1 => cur_time_V_1_fu_608(4),
      I2 => zext_ln48_reg_5184_reg(4),
      I3 => cur_time_V_1_fu_608(5),
      O => \ap_CS_fsm[7]_i_33_n_3\
    );
\ap_CS_fsm[7]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln48_reg_5184_reg(1),
      I1 => cur_time_V_1_fu_608(2),
      I2 => zext_ln48_reg_5184_reg(2),
      I3 => cur_time_V_1_fu_608(3),
      O => \ap_CS_fsm[7]_i_34_n_3\
    );
\ap_CS_fsm[7]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => cur_time_V_1_fu_608(0),
      I1 => zext_ln48_reg_5184_reg(0),
      I2 => cur_time_V_1_fu_608(1),
      O => \ap_CS_fsm[7]_i_35_n_3\
    );
\ap_CS_fsm[7]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(14),
      I1 => spikes_read_fu_612_reg(14),
      I2 => spikes_read_fu_612_reg(15),
      I3 => in_spike_count_read_reg_5158(15),
      O => \ap_CS_fsm[7]_i_36_n_3\
    );
\ap_CS_fsm[7]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(12),
      I1 => spikes_read_fu_612_reg(12),
      I2 => spikes_read_fu_612_reg(13),
      I3 => in_spike_count_read_reg_5158(13),
      O => \ap_CS_fsm[7]_i_37_n_3\
    );
\ap_CS_fsm[7]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(10),
      I1 => spikes_read_fu_612_reg(10),
      I2 => spikes_read_fu_612_reg(11),
      I3 => in_spike_count_read_reg_5158(11),
      O => \ap_CS_fsm[7]_i_38_n_3\
    );
\ap_CS_fsm[7]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(8),
      I1 => spikes_read_fu_612_reg(8),
      I2 => spikes_read_fu_612_reg(9),
      I3 => in_spike_count_read_reg_5158(9),
      O => \ap_CS_fsm[7]_i_39_n_3\
    );
\ap_CS_fsm[7]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(6),
      I1 => spikes_read_fu_612_reg(6),
      I2 => spikes_read_fu_612_reg(7),
      I3 => in_spike_count_read_reg_5158(7),
      O => \ap_CS_fsm[7]_i_40_n_3\
    );
\ap_CS_fsm[7]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(4),
      I1 => spikes_read_fu_612_reg(4),
      I2 => spikes_read_fu_612_reg(5),
      I3 => in_spike_count_read_reg_5158(5),
      O => \ap_CS_fsm[7]_i_41_n_3\
    );
\ap_CS_fsm[7]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(2),
      I1 => spikes_read_fu_612_reg(2),
      I2 => spikes_read_fu_612_reg(3),
      I3 => in_spike_count_read_reg_5158(3),
      O => \ap_CS_fsm[7]_i_42_n_3\
    );
\ap_CS_fsm[7]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(0),
      I1 => spikes_read_fu_612_reg(0),
      I2 => spikes_read_fu_612_reg(1),
      I3 => in_spike_count_read_reg_5158(1),
      O => \ap_CS_fsm[7]_i_43_n_3\
    );
\ap_CS_fsm[7]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(14),
      I1 => spikes_read_fu_612_reg(14),
      I2 => in_spike_count_read_reg_5158(15),
      I3 => spikes_read_fu_612_reg(15),
      O => \ap_CS_fsm[7]_i_44_n_3\
    );
\ap_CS_fsm[7]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(12),
      I1 => spikes_read_fu_612_reg(12),
      I2 => in_spike_count_read_reg_5158(13),
      I3 => spikes_read_fu_612_reg(13),
      O => \ap_CS_fsm[7]_i_45_n_3\
    );
\ap_CS_fsm[7]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(10),
      I1 => spikes_read_fu_612_reg(10),
      I2 => in_spike_count_read_reg_5158(11),
      I3 => spikes_read_fu_612_reg(11),
      O => \ap_CS_fsm[7]_i_46_n_3\
    );
\ap_CS_fsm[7]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(8),
      I1 => spikes_read_fu_612_reg(8),
      I2 => in_spike_count_read_reg_5158(9),
      I3 => spikes_read_fu_612_reg(9),
      O => \ap_CS_fsm[7]_i_47_n_3\
    );
\ap_CS_fsm[7]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(6),
      I1 => spikes_read_fu_612_reg(6),
      I2 => in_spike_count_read_reg_5158(7),
      I3 => spikes_read_fu_612_reg(7),
      O => \ap_CS_fsm[7]_i_48_n_3\
    );
\ap_CS_fsm[7]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(4),
      I1 => spikes_read_fu_612_reg(4),
      I2 => in_spike_count_read_reg_5158(5),
      I3 => spikes_read_fu_612_reg(5),
      O => \ap_CS_fsm[7]_i_49_n_3\
    );
\ap_CS_fsm[7]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(2),
      I1 => spikes_read_fu_612_reg(2),
      I2 => in_spike_count_read_reg_5158(3),
      I3 => spikes_read_fu_612_reg(3),
      O => \ap_CS_fsm[7]_i_50_n_3\
    );
\ap_CS_fsm[7]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(0),
      I1 => spikes_read_fu_612_reg(0),
      I2 => in_spike_count_read_reg_5158(1),
      I3 => spikes_read_fu_612_reg(1),
      O => \ap_CS_fsm[7]_i_51_n_3\
    );
\ap_CS_fsm[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(30),
      I1 => spikes_read_fu_612_reg(30),
      I2 => in_spike_count_read_reg_5158(31),
      I3 => spikes_read_fu_612_reg(31),
      O => \ap_CS_fsm[7]_i_6_n_3\
    );
\ap_CS_fsm[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(28),
      I1 => spikes_read_fu_612_reg(28),
      I2 => spikes_read_fu_612_reg(29),
      I3 => in_spike_count_read_reg_5158(29),
      O => \ap_CS_fsm[7]_i_7_n_3\
    );
\ap_CS_fsm[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(26),
      I1 => spikes_read_fu_612_reg(26),
      I2 => spikes_read_fu_612_reg(27),
      I3 => in_spike_count_read_reg_5158(27),
      O => \ap_CS_fsm[7]_i_8_n_3\
    );
\ap_CS_fsm[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_spike_count_read_reg_5158(24),
      I1 => spikes_read_fu_612_reg(24),
      I2 => spikes_read_fu_612_reg(25),
      I3 => in_spike_count_read_reg_5158(25),
      O => \ap_CS_fsm[7]_i_9_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln1031_fu_4786_p2,
      CO(6) => \ap_CS_fsm_reg[4]_i_2_n_4\,
      CO(5) => \ap_CS_fsm_reg[4]_i_2_n_5\,
      CO(4) => \ap_CS_fsm_reg[4]_i_2_n_6\,
      CO(3) => \ap_CS_fsm_reg[4]_i_2_n_7\,
      CO(2) => \ap_CS_fsm_reg[4]_i_2_n_8\,
      CO(1) => \ap_CS_fsm_reg[4]_i_2_n_9\,
      CO(0) => \ap_CS_fsm_reg[4]_i_2_n_10\,
      DI(7 downto 6) => B"00",
      DI(5) => \ap_CS_fsm[4]_i_3_n_3\,
      DI(4) => \ap_CS_fsm[4]_i_4_n_3\,
      DI(3) => \ap_CS_fsm[4]_i_5_n_3\,
      DI(2) => \ap_CS_fsm[4]_i_6_n_3\,
      DI(1) => \ap_CS_fsm[4]_i_7_n_3\,
      DI(0) => \ap_CS_fsm[4]_i_8_n_3\,
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_CS_fsm[4]_i_9_n_3\,
      S(6) => \ap_CS_fsm[4]_i_10_n_3\,
      S(5) => \ap_CS_fsm[4]_i_11_n_3\,
      S(4) => \ap_CS_fsm[4]_i_12_n_3\,
      S(3) => \ap_CS_fsm[4]_i_13_n_3\,
      S(2) => \ap_CS_fsm[4]_i_14_n_3\,
      S(1) => \ap_CS_fsm[4]_i_15_n_3\,
      S(0) => \ap_CS_fsm[4]_i_16_n_3\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_CS_fsm_reg[7]_i_5_n_3\,
      CI_TOP => '0',
      CO(7) => icmp_ln48_fu_4764_p2,
      CO(6) => \ap_CS_fsm_reg[7]_i_2_n_4\,
      CO(5) => \ap_CS_fsm_reg[7]_i_2_n_5\,
      CO(4) => \ap_CS_fsm_reg[7]_i_2_n_6\,
      CO(3) => \ap_CS_fsm_reg[7]_i_2_n_7\,
      CO(2) => \ap_CS_fsm_reg[7]_i_2_n_8\,
      CO(1) => \ap_CS_fsm_reg[7]_i_2_n_9\,
      CO(0) => \ap_CS_fsm_reg[7]_i_2_n_10\,
      DI(7) => \ap_CS_fsm[7]_i_6_n_3\,
      DI(6) => \ap_CS_fsm[7]_i_7_n_3\,
      DI(5) => \ap_CS_fsm[7]_i_8_n_3\,
      DI(4) => \ap_CS_fsm[7]_i_9_n_3\,
      DI(3) => \ap_CS_fsm[7]_i_10_n_3\,
      DI(2) => \ap_CS_fsm[7]_i_11_n_3\,
      DI(1) => \ap_CS_fsm[7]_i_12_n_3\,
      DI(0) => \ap_CS_fsm[7]_i_13_n_3\,
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_CS_fsm[7]_i_14_n_3\,
      S(6) => \ap_CS_fsm[7]_i_15_n_3\,
      S(5) => \ap_CS_fsm[7]_i_16_n_3\,
      S(4) => \ap_CS_fsm[7]_i_17_n_3\,
      S(3) => \ap_CS_fsm[7]_i_18_n_3\,
      S(2) => \ap_CS_fsm[7]_i_19_n_3\,
      S(1) => \ap_CS_fsm[7]_i_20_n_3\,
      S(0) => \ap_CS_fsm[7]_i_21_n_3\
    );
\ap_CS_fsm_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln1027_fu_4769_p2,
      CO(6) => \ap_CS_fsm_reg[7]_i_3_n_4\,
      CO(5) => \ap_CS_fsm_reg[7]_i_3_n_5\,
      CO(4) => \ap_CS_fsm_reg[7]_i_3_n_6\,
      CO(3) => \ap_CS_fsm_reg[7]_i_3_n_7\,
      CO(2) => \ap_CS_fsm_reg[7]_i_3_n_8\,
      CO(1) => \ap_CS_fsm_reg[7]_i_3_n_9\,
      CO(0) => \ap_CS_fsm_reg[7]_i_3_n_10\,
      DI(7 downto 6) => B"00",
      DI(5) => \ap_CS_fsm[7]_i_22_n_3\,
      DI(4) => \ap_CS_fsm[7]_i_23_n_3\,
      DI(3) => \ap_CS_fsm[7]_i_24_n_3\,
      DI(2) => \ap_CS_fsm[7]_i_25_n_3\,
      DI(1) => \ap_CS_fsm[7]_i_26_n_3\,
      DI(0) => \ap_CS_fsm[7]_i_27_n_3\,
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_CS_fsm[7]_i_28_n_3\,
      S(6) => \ap_CS_fsm[7]_i_29_n_3\,
      S(5) => \ap_CS_fsm[7]_i_30_n_3\,
      S(4) => \ap_CS_fsm[7]_i_31_n_3\,
      S(3) => \ap_CS_fsm[7]_i_32_n_3\,
      S(2) => \ap_CS_fsm[7]_i_33_n_3\,
      S(1) => \ap_CS_fsm[7]_i_34_n_3\,
      S(0) => \ap_CS_fsm[7]_i_35_n_3\
    );
\ap_CS_fsm_reg[7]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ap_CS_fsm_reg[7]_i_5_n_3\,
      CO(6) => \ap_CS_fsm_reg[7]_i_5_n_4\,
      CO(5) => \ap_CS_fsm_reg[7]_i_5_n_5\,
      CO(4) => \ap_CS_fsm_reg[7]_i_5_n_6\,
      CO(3) => \ap_CS_fsm_reg[7]_i_5_n_7\,
      CO(2) => \ap_CS_fsm_reg[7]_i_5_n_8\,
      CO(1) => \ap_CS_fsm_reg[7]_i_5_n_9\,
      CO(0) => \ap_CS_fsm_reg[7]_i_5_n_10\,
      DI(7) => \ap_CS_fsm[7]_i_36_n_3\,
      DI(6) => \ap_CS_fsm[7]_i_37_n_3\,
      DI(5) => \ap_CS_fsm[7]_i_38_n_3\,
      DI(4) => \ap_CS_fsm[7]_i_39_n_3\,
      DI(3) => \ap_CS_fsm[7]_i_40_n_3\,
      DI(2) => \ap_CS_fsm[7]_i_41_n_3\,
      DI(1) => \ap_CS_fsm[7]_i_42_n_3\,
      DI(0) => \ap_CS_fsm[7]_i_43_n_3\,
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_CS_fsm[7]_i_44_n_3\,
      S(6) => \ap_CS_fsm[7]_i_45_n_3\,
      S(5) => \ap_CS_fsm[7]_i_46_n_3\,
      S(4) => \ap_CS_fsm[7]_i_47_n_3\,
      S(3) => \ap_CS_fsm[7]_i_48_n_3\,
      S(2) => \ap_CS_fsm[7]_i_49_n_3\,
      S(1) => \ap_CS_fsm[7]_i_50_n_3\,
      S(0) => \ap_CS_fsm[7]_i_51_n_3\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\bin_start_V_reg_5174[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C2C2C0C0C4C"
    )
        port map (
      I0 => \bin_start_V_reg_5174[11]_i_2_n_3\,
      I1 => zext_ln34_fu_4716_p1(10),
      I2 => zext_ln34_fu_4716_p1(9),
      I3 => zext_ln34_fu_4716_p1(7),
      I4 => \bin_start_V_reg_5174[11]_i_3_n_3\,
      I5 => zext_ln34_fu_4716_p1(8),
      O => p_0_in(9)
    );
\bin_start_V_reg_5174[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC800000000"
    )
        port map (
      I0 => \bin_start_V_reg_5174[11]_i_2_n_3\,
      I1 => zext_ln34_fu_4716_p1(9),
      I2 => zext_ln34_fu_4716_p1(7),
      I3 => \bin_start_V_reg_5174[11]_i_3_n_3\,
      I4 => zext_ln34_fu_4716_p1(8),
      I5 => zext_ln34_fu_4716_p1(10),
      O => p_0_in(10)
    );
\bin_start_V_reg_5174[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000200000"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(8),
      I1 => zext_ln34_fu_4716_p1(6),
      I2 => zext_ln34_fu_4716_p1(4),
      I3 => zext_ln34_fu_4716_p1(3),
      I4 => zext_ln34_fu_4716_p1(5),
      I5 => zext_ln34_fu_4716_p1(7),
      O => \bin_start_V_reg_5174[11]_i_2_n_3\
    );
\bin_start_V_reg_5174[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEC8C8ECC88888"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(8),
      I1 => zext_ln34_fu_4716_p1(6),
      I2 => zext_ln34_fu_4716_p1(4),
      I3 => zext_ln34_fu_4716_p1(3),
      I4 => zext_ln34_fu_4716_p1(5),
      I5 => zext_ln34_fu_4716_p1(7),
      O => \bin_start_V_reg_5174[11]_i_3_n_3\
    );
\bin_start_V_reg_5174[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(4),
      O => p_0_in(1)
    );
\bin_start_V_reg_5174[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(4),
      I1 => zext_ln34_fu_4716_p1(5),
      I2 => zext_ln34_fu_4716_p1(3),
      O => p_0_in(2)
    );
\bin_start_V_reg_5174[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CC6"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(4),
      I1 => zext_ln34_fu_4716_p1(6),
      I2 => zext_ln34_fu_4716_p1(5),
      I3 => zext_ln34_fu_4716_p1(3),
      O => p_0_in(3)
    );
\bin_start_V_reg_5174[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99C69C66"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(5),
      I1 => zext_ln34_fu_4716_p1(7),
      I2 => zext_ln34_fu_4716_p1(6),
      I3 => zext_ln34_fu_4716_p1(4),
      I4 => zext_ln34_fu_4716_p1(3),
      O => p_0_in(4)
    );
\bin_start_V_reg_5174[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999699C69C669666"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(6),
      I1 => zext_ln34_fu_4716_p1(8),
      I2 => zext_ln34_fu_4716_p1(7),
      I3 => zext_ln34_fu_4716_p1(5),
      I4 => zext_ln34_fu_4716_p1(3),
      I5 => zext_ln34_fu_4716_p1(4),
      O => p_0_in(5)
    );
\bin_start_V_reg_5174[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \bin_start_V_reg_5174[11]_i_2_n_3\,
      I1 => zext_ln34_fu_4716_p1(7),
      I2 => zext_ln34_fu_4716_p1(9),
      I3 => \bin_start_V_reg_5174[11]_i_3_n_3\,
      O => p_0_in(6)
    );
\bin_start_V_reg_5174[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C3C396C396963C"
    )
        port map (
      I0 => \bin_start_V_reg_5174[11]_i_2_n_3\,
      I1 => zext_ln34_fu_4716_p1(8),
      I2 => zext_ln34_fu_4716_p1(10),
      I3 => zext_ln34_fu_4716_p1(9),
      I4 => zext_ln34_fu_4716_p1(7),
      I5 => \bin_start_V_reg_5174[11]_i_3_n_3\,
      O => p_0_in(7)
    );
\bin_start_V_reg_5174[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B334322C322C344C"
    )
        port map (
      I0 => \bin_start_V_reg_5174[11]_i_2_n_3\,
      I1 => zext_ln34_fu_4716_p1(9),
      I2 => zext_ln34_fu_4716_p1(10),
      I3 => zext_ln34_fu_4716_p1(8),
      I4 => \bin_start_V_reg_5174[11]_i_3_n_3\,
      I5 => zext_ln34_fu_4716_p1(7),
      O => p_0_in(8)
    );
\bin_start_V_reg_5174_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(9),
      Q => bin_start_V_reg_5174(10),
      R => '0'
    );
\bin_start_V_reg_5174_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(10),
      Q => bin_start_V_reg_5174(11),
      R => '0'
    );
\bin_start_V_reg_5174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => zext_ln34_fu_4716_p1(3),
      Q => bin_start_V_reg_5174(1),
      R => '0'
    );
\bin_start_V_reg_5174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(1),
      Q => bin_start_V_reg_5174(2),
      R => '0'
    );
\bin_start_V_reg_5174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(2),
      Q => bin_start_V_reg_5174(3),
      R => '0'
    );
\bin_start_V_reg_5174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(3),
      Q => bin_start_V_reg_5174(4),
      R => '0'
    );
\bin_start_V_reg_5174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(4),
      Q => bin_start_V_reg_5174(5),
      R => '0'
    );
\bin_start_V_reg_5174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(5),
      Q => bin_start_V_reg_5174(6),
      R => '0'
    );
\bin_start_V_reg_5174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(6),
      Q => bin_start_V_reg_5174(7),
      R => '0'
    );
\bin_start_V_reg_5174_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(7),
      Q => bin_start_V_reg_5174(8),
      R => '0'
    );
\bin_start_V_reg_5174_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(8),
      Q => bin_start_V_reg_5174(9),
      R => '0'
    );
\cur_id_V_fu_604_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(0),
      Q => cur_id_V_fu_604(0),
      R => '0'
    );
\cur_id_V_fu_604_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_72,
      Q => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_73,
      Q => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_74,
      Q => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(1),
      Q => cur_id_V_fu_604(1),
      R => '0'
    );
\cur_id_V_fu_604_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_68,
      Q => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_69,
      Q => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_70,
      Q => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_71,
      Q => \cur_id_V_fu_604_reg[1]_rep__2_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(2),
      Q => cur_id_V_fu_604(2),
      R => '0'
    );
\cur_id_V_fu_604_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_63,
      Q => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_64,
      Q => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_65,
      Q => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[2]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_66,
      Q => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[2]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_67,
      Q => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(3),
      Q => cur_id_V_fu_604(3),
      R => '0'
    );
\cur_id_V_fu_604_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_57,
      Q => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_58,
      Q => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_59,
      Q => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[3]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_60,
      Q => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[3]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_61,
      Q => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[3]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_62,
      Q => \cur_id_V_fu_604_reg[3]_rep__4_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(4),
      Q => cur_id_V_fu_604(4),
      R => '0'
    );
\cur_id_V_fu_604_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_51,
      Q => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_52,
      Q => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[4]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_53,
      Q => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[4]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_54,
      Q => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[4]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_55,
      Q => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[4]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_56,
      Q => \cur_id_V_fu_604_reg[4]_rep__4_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(5),
      Q => cur_id_V_fu_604(5),
      R => '0'
    );
\cur_id_V_fu_604_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_45,
      Q => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_46,
      Q => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[5]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_47,
      Q => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[5]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_48,
      Q => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[5]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_49,
      Q => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[5]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_50,
      Q => \cur_id_V_fu_604_reg[5]_rep__4_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(6),
      Q => cur_id_V_fu_604(6),
      R => '0'
    );
\cur_id_V_fu_604_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_38,
      Q => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[6]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_39,
      Q => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[6]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_40,
      Q => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[6]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_41,
      Q => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[6]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_42,
      Q => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[6]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_43,
      Q => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[6]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_44,
      Q => \cur_id_V_fu_604_reg[6]_rep__5_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(7),
      Q => cur_id_V_fu_604(7),
      R => '0'
    );
\cur_id_V_fu_604_reg[7]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_32,
      Q => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[7]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_33,
      Q => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[7]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_34,
      Q => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[7]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_35,
      Q => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[7]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_36,
      Q => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      R => '0'
    );
\cur_id_V_fu_604_reg[7]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => regslice_both_in_spikes_U_n_37,
      Q => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      R => '0'
    );
\cur_time_V_1_fu_608_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(16),
      Q => cur_time_V_1_fu_608(0),
      R => '0'
    );
\cur_time_V_1_fu_608_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(26),
      Q => cur_time_V_1_fu_608(10),
      R => '0'
    );
\cur_time_V_1_fu_608_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(27),
      Q => cur_time_V_1_fu_608(11),
      R => '0'
    );
\cur_time_V_1_fu_608_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(28),
      Q => cur_time_V_1_fu_608(12),
      R => '0'
    );
\cur_time_V_1_fu_608_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(29),
      Q => cur_time_V_1_fu_608(13),
      R => '0'
    );
\cur_time_V_1_fu_608_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(30),
      Q => cur_time_V_1_fu_608(14),
      R => '0'
    );
\cur_time_V_1_fu_608_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(31),
      Q => cur_time_V_1_fu_608(15),
      R => '0'
    );
\cur_time_V_1_fu_608_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(17),
      Q => cur_time_V_1_fu_608(1),
      R => '0'
    );
\cur_time_V_1_fu_608_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(18),
      Q => cur_time_V_1_fu_608(2),
      R => '0'
    );
\cur_time_V_1_fu_608_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(19),
      Q => cur_time_V_1_fu_608(3),
      R => '0'
    );
\cur_time_V_1_fu_608_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(20),
      Q => cur_time_V_1_fu_608(4),
      R => '0'
    );
\cur_time_V_1_fu_608_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(21),
      Q => cur_time_V_1_fu_608(5),
      R => '0'
    );
\cur_time_V_1_fu_608_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(22),
      Q => cur_time_V_1_fu_608(6),
      R => '0'
    );
\cur_time_V_1_fu_608_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(23),
      Q => cur_time_V_1_fu_608(7),
      R => '0'
    );
\cur_time_V_1_fu_608_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(24),
      Q => cur_time_V_1_fu_608(8),
      R => '0'
    );
\cur_time_V_1_fu_608_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => in_spikes_TDATA_int_regslice(25),
      Q => cur_time_V_1_fu_608(9),
      R => '0'
    );
grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048: entity work.bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_38_2
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      SR(0) => threshold_V_reg_4024,
      \ap_CS_fsm_reg[1]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_13,
      \ap_CS_fsm_reg[2]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_11,
      ap_clk => ap_clk,
      ap_loop_init_int_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_12,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(4 downto 0),
      grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(4 downto 0),
      icmp_ln33_fu_4693_p2 => icmp_ln33_fu_4693_p2,
      \ref_timer_V_1_addr_reg_312_reg[0]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_6,
      \ref_timer_V_1_addr_reg_312_reg[1]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_7,
      \ref_timer_V_1_addr_reg_312_reg[2]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_8,
      \ref_timer_V_1_addr_reg_312_reg[3]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_9,
      \ref_timer_V_1_addr_reg_312_reg[4]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_10
    );
grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_13,
      Q => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080: entity work.bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_54_4
     port map (
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[4]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_33,
      \ap_CS_fsm_reg[5]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_32,
      ap_NS_fsm114_out => ap_NS_fsm114_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg_0 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_23,
      ap_enable_reg_pp0_iter2_reg_1 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_28,
      ap_loop_init_int_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_34,
      ap_loop_init_int_reg_0 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_98,
      ap_loop_init_int_reg_1 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_99,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bank_fu_576_reg[4]_0\(1) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0(4),
      \bank_fu_576_reg[4]_0\(0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0(2),
      grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1,
      icmp_ln1019_1_reg_3166 => icmp_ln1019_1_reg_3166,
      \icmp_ln1019_1_reg_3166_reg[0]_0\ => ref_timer_V_1_U_n_4,
      icmp_ln1019_2_reg_3176 => icmp_ln1019_2_reg_3176,
      \icmp_ln1019_2_reg_3176_reg[0]_0\ => ref_timer_V_2_U_n_4,
      icmp_ln1019_3_reg_3186 => icmp_ln1019_3_reg_3186,
      \icmp_ln1019_3_reg_3186_reg[0]_0\ => ref_timer_V_3_U_n_4,
      icmp_ln1019_4_reg_3196 => icmp_ln1019_4_reg_3196,
      \icmp_ln1019_4_reg_3196_reg[0]_0\ => ref_timer_V_4_U_n_4,
      icmp_ln1019_5_reg_3206 => icmp_ln1019_5_reg_3206,
      \icmp_ln1019_5_reg_3206_reg[0]_0\ => ref_timer_V_5_U_n_4,
      icmp_ln1019_6_reg_3216 => icmp_ln1019_6_reg_3216,
      \icmp_ln1019_6_reg_3216_reg[0]_0\ => ref_timer_V_6_U_n_4,
      icmp_ln1019_7_reg_3226 => icmp_ln1019_7_reg_3226,
      \icmp_ln1019_7_reg_3226_reg[0]_0\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_22,
      \icmp_ln1019_7_reg_3226_reg[0]_1\ => ref_timer_V_7_U_n_4,
      icmp_ln1019_reg_3156 => icmp_ln1019_reg_3156,
      \icmp_ln1019_reg_3156_reg[0]_0\ => ref_timer_V_U_n_4,
      p_ZL14storage_matrix_0_load_reg_6482 => p_ZL14storage_matrix_0_load_reg_6482,
      p_ZL14storage_matrix_100_load_reg_7182 => p_ZL14storage_matrix_100_load_reg_7182,
      p_ZL14storage_matrix_101_load_reg_7342 => p_ZL14storage_matrix_101_load_reg_7342,
      p_ZL14storage_matrix_102_load_reg_7502 => p_ZL14storage_matrix_102_load_reg_7502,
      p_ZL14storage_matrix_103_load_reg_7662 => p_ZL14storage_matrix_103_load_reg_7662,
      p_ZL14storage_matrix_104_load_reg_6547 => p_ZL14storage_matrix_104_load_reg_6547,
      p_ZL14storage_matrix_105_load_reg_6707 => p_ZL14storage_matrix_105_load_reg_6707,
      p_ZL14storage_matrix_106_load_reg_6867 => p_ZL14storage_matrix_106_load_reg_6867,
      p_ZL14storage_matrix_107_load_reg_7027 => p_ZL14storage_matrix_107_load_reg_7027,
      p_ZL14storage_matrix_108_load_reg_7187 => p_ZL14storage_matrix_108_load_reg_7187,
      p_ZL14storage_matrix_109_load_reg_7347 => p_ZL14storage_matrix_109_load_reg_7347,
      p_ZL14storage_matrix_10_load_reg_6807 => p_ZL14storage_matrix_10_load_reg_6807,
      p_ZL14storage_matrix_110_load_reg_7507 => p_ZL14storage_matrix_110_load_reg_7507,
      p_ZL14storage_matrix_111_load_reg_7667 => p_ZL14storage_matrix_111_load_reg_7667,
      p_ZL14storage_matrix_112_load_reg_6552 => p_ZL14storage_matrix_112_load_reg_6552,
      p_ZL14storage_matrix_113_load_reg_6712 => p_ZL14storage_matrix_113_load_reg_6712,
      p_ZL14storage_matrix_114_load_reg_6872 => p_ZL14storage_matrix_114_load_reg_6872,
      p_ZL14storage_matrix_115_load_reg_7032 => p_ZL14storage_matrix_115_load_reg_7032,
      p_ZL14storage_matrix_116_load_reg_7192 => p_ZL14storage_matrix_116_load_reg_7192,
      p_ZL14storage_matrix_117_load_reg_7352 => p_ZL14storage_matrix_117_load_reg_7352,
      p_ZL14storage_matrix_118_load_reg_7512 => p_ZL14storage_matrix_118_load_reg_7512,
      p_ZL14storage_matrix_119_load_reg_7672 => p_ZL14storage_matrix_119_load_reg_7672,
      p_ZL14storage_matrix_11_load_reg_6967 => p_ZL14storage_matrix_11_load_reg_6967,
      p_ZL14storage_matrix_120_load_reg_6557 => p_ZL14storage_matrix_120_load_reg_6557,
      p_ZL14storage_matrix_121_load_reg_6717 => p_ZL14storage_matrix_121_load_reg_6717,
      p_ZL14storage_matrix_122_load_reg_6877 => p_ZL14storage_matrix_122_load_reg_6877,
      p_ZL14storage_matrix_123_load_reg_7037 => p_ZL14storage_matrix_123_load_reg_7037,
      p_ZL14storage_matrix_124_load_reg_7197 => p_ZL14storage_matrix_124_load_reg_7197,
      p_ZL14storage_matrix_125_load_reg_7357 => p_ZL14storage_matrix_125_load_reg_7357,
      p_ZL14storage_matrix_126_load_reg_7517 => p_ZL14storage_matrix_126_load_reg_7517,
      p_ZL14storage_matrix_127_load_reg_7677 => p_ZL14storage_matrix_127_load_reg_7677,
      p_ZL14storage_matrix_128_load_reg_6562 => p_ZL14storage_matrix_128_load_reg_6562,
      p_ZL14storage_matrix_129_load_reg_6722 => p_ZL14storage_matrix_129_load_reg_6722,
      p_ZL14storage_matrix_12_load_reg_7127 => p_ZL14storage_matrix_12_load_reg_7127,
      p_ZL14storage_matrix_130_load_reg_6882 => p_ZL14storage_matrix_130_load_reg_6882,
      p_ZL14storage_matrix_131_load_reg_7042 => p_ZL14storage_matrix_131_load_reg_7042,
      p_ZL14storage_matrix_132_load_reg_7202 => p_ZL14storage_matrix_132_load_reg_7202,
      p_ZL14storage_matrix_133_load_reg_7362 => p_ZL14storage_matrix_133_load_reg_7362,
      p_ZL14storage_matrix_134_load_reg_7522 => p_ZL14storage_matrix_134_load_reg_7522,
      p_ZL14storage_matrix_135_load_reg_7682 => p_ZL14storage_matrix_135_load_reg_7682,
      p_ZL14storage_matrix_136_load_reg_6567 => p_ZL14storage_matrix_136_load_reg_6567,
      p_ZL14storage_matrix_137_load_reg_6727 => p_ZL14storage_matrix_137_load_reg_6727,
      p_ZL14storage_matrix_138_load_reg_6887 => p_ZL14storage_matrix_138_load_reg_6887,
      p_ZL14storage_matrix_139_load_reg_7047 => p_ZL14storage_matrix_139_load_reg_7047,
      p_ZL14storage_matrix_13_load_reg_7287 => p_ZL14storage_matrix_13_load_reg_7287,
      p_ZL14storage_matrix_140_load_reg_7207 => p_ZL14storage_matrix_140_load_reg_7207,
      p_ZL14storage_matrix_141_load_reg_7367 => p_ZL14storage_matrix_141_load_reg_7367,
      p_ZL14storage_matrix_142_load_reg_7527 => p_ZL14storage_matrix_142_load_reg_7527,
      p_ZL14storage_matrix_143_load_reg_7687 => p_ZL14storage_matrix_143_load_reg_7687,
      p_ZL14storage_matrix_144_load_reg_6572 => p_ZL14storage_matrix_144_load_reg_6572,
      p_ZL14storage_matrix_145_load_reg_6732 => p_ZL14storage_matrix_145_load_reg_6732,
      p_ZL14storage_matrix_146_load_reg_6892 => p_ZL14storage_matrix_146_load_reg_6892,
      p_ZL14storage_matrix_147_load_reg_7052 => p_ZL14storage_matrix_147_load_reg_7052,
      p_ZL14storage_matrix_148_load_reg_7212 => p_ZL14storage_matrix_148_load_reg_7212,
      p_ZL14storage_matrix_149_load_reg_7372 => p_ZL14storage_matrix_149_load_reg_7372,
      p_ZL14storage_matrix_14_load_reg_7447 => p_ZL14storage_matrix_14_load_reg_7447,
      p_ZL14storage_matrix_150_load_reg_7532 => p_ZL14storage_matrix_150_load_reg_7532,
      p_ZL14storage_matrix_151_load_reg_7692 => p_ZL14storage_matrix_151_load_reg_7692,
      p_ZL14storage_matrix_152_load_reg_6577 => p_ZL14storage_matrix_152_load_reg_6577,
      p_ZL14storage_matrix_153_load_reg_6737 => p_ZL14storage_matrix_153_load_reg_6737,
      p_ZL14storage_matrix_154_load_reg_6897 => p_ZL14storage_matrix_154_load_reg_6897,
      p_ZL14storage_matrix_155_load_reg_7057 => p_ZL14storage_matrix_155_load_reg_7057,
      p_ZL14storage_matrix_156_load_reg_7217 => p_ZL14storage_matrix_156_load_reg_7217,
      p_ZL14storage_matrix_157_load_reg_7377 => p_ZL14storage_matrix_157_load_reg_7377,
      p_ZL14storage_matrix_158_load_reg_7537 => p_ZL14storage_matrix_158_load_reg_7537,
      p_ZL14storage_matrix_159_load_reg_7697 => p_ZL14storage_matrix_159_load_reg_7697,
      p_ZL14storage_matrix_15_load_reg_7607 => p_ZL14storage_matrix_15_load_reg_7607,
      p_ZL14storage_matrix_160_load_reg_6582 => p_ZL14storage_matrix_160_load_reg_6582,
      p_ZL14storage_matrix_161_load_reg_6742 => p_ZL14storage_matrix_161_load_reg_6742,
      p_ZL14storage_matrix_162_load_reg_6902 => p_ZL14storage_matrix_162_load_reg_6902,
      p_ZL14storage_matrix_163_load_reg_7062 => p_ZL14storage_matrix_163_load_reg_7062,
      p_ZL14storage_matrix_164_load_reg_7222 => p_ZL14storage_matrix_164_load_reg_7222,
      p_ZL14storage_matrix_165_load_reg_7382 => p_ZL14storage_matrix_165_load_reg_7382,
      p_ZL14storage_matrix_166_load_reg_7542 => p_ZL14storage_matrix_166_load_reg_7542,
      p_ZL14storage_matrix_167_load_reg_7702 => p_ZL14storage_matrix_167_load_reg_7702,
      p_ZL14storage_matrix_168_load_reg_6587 => p_ZL14storage_matrix_168_load_reg_6587,
      p_ZL14storage_matrix_169_load_reg_6747 => p_ZL14storage_matrix_169_load_reg_6747,
      p_ZL14storage_matrix_16_load_reg_6492 => p_ZL14storage_matrix_16_load_reg_6492,
      p_ZL14storage_matrix_170_load_reg_6907 => p_ZL14storage_matrix_170_load_reg_6907,
      p_ZL14storage_matrix_171_load_reg_7067 => p_ZL14storage_matrix_171_load_reg_7067,
      p_ZL14storage_matrix_172_load_reg_7227 => p_ZL14storage_matrix_172_load_reg_7227,
      p_ZL14storage_matrix_173_load_reg_7387 => p_ZL14storage_matrix_173_load_reg_7387,
      p_ZL14storage_matrix_174_load_reg_7547 => p_ZL14storage_matrix_174_load_reg_7547,
      p_ZL14storage_matrix_175_load_reg_7707 => p_ZL14storage_matrix_175_load_reg_7707,
      p_ZL14storage_matrix_176_load_reg_6592 => p_ZL14storage_matrix_176_load_reg_6592,
      p_ZL14storage_matrix_177_load_reg_6752 => p_ZL14storage_matrix_177_load_reg_6752,
      p_ZL14storage_matrix_178_load_reg_6912 => p_ZL14storage_matrix_178_load_reg_6912,
      p_ZL14storage_matrix_179_load_reg_7072 => p_ZL14storage_matrix_179_load_reg_7072,
      p_ZL14storage_matrix_17_load_reg_6652 => p_ZL14storage_matrix_17_load_reg_6652,
      p_ZL14storage_matrix_180_load_reg_7232 => p_ZL14storage_matrix_180_load_reg_7232,
      p_ZL14storage_matrix_181_load_reg_7392 => p_ZL14storage_matrix_181_load_reg_7392,
      p_ZL14storage_matrix_182_load_reg_7552 => p_ZL14storage_matrix_182_load_reg_7552,
      p_ZL14storage_matrix_183_load_reg_7712 => p_ZL14storage_matrix_183_load_reg_7712,
      p_ZL14storage_matrix_184_load_reg_6597 => p_ZL14storage_matrix_184_load_reg_6597,
      p_ZL14storage_matrix_185_load_reg_6757 => p_ZL14storage_matrix_185_load_reg_6757,
      p_ZL14storage_matrix_186_load_reg_6917 => p_ZL14storage_matrix_186_load_reg_6917,
      p_ZL14storage_matrix_187_load_reg_7077 => p_ZL14storage_matrix_187_load_reg_7077,
      p_ZL14storage_matrix_188_load_reg_7237 => p_ZL14storage_matrix_188_load_reg_7237,
      p_ZL14storage_matrix_189_load_reg_7397 => p_ZL14storage_matrix_189_load_reg_7397,
      p_ZL14storage_matrix_18_load_reg_6812 => p_ZL14storage_matrix_18_load_reg_6812,
      p_ZL14storage_matrix_190_load_reg_7557 => p_ZL14storage_matrix_190_load_reg_7557,
      p_ZL14storage_matrix_191_load_reg_7717 => p_ZL14storage_matrix_191_load_reg_7717,
      p_ZL14storage_matrix_192_load_reg_6602 => p_ZL14storage_matrix_192_load_reg_6602,
      p_ZL14storage_matrix_193_load_reg_6762 => p_ZL14storage_matrix_193_load_reg_6762,
      p_ZL14storage_matrix_194_load_reg_6922 => p_ZL14storage_matrix_194_load_reg_6922,
      p_ZL14storage_matrix_195_load_reg_7082 => p_ZL14storage_matrix_195_load_reg_7082,
      p_ZL14storage_matrix_196_load_reg_7242 => p_ZL14storage_matrix_196_load_reg_7242,
      p_ZL14storage_matrix_197_load_reg_7402 => p_ZL14storage_matrix_197_load_reg_7402,
      p_ZL14storage_matrix_198_load_reg_7562 => p_ZL14storage_matrix_198_load_reg_7562,
      p_ZL14storage_matrix_199_load_reg_7722 => p_ZL14storage_matrix_199_load_reg_7722,
      p_ZL14storage_matrix_19_load_reg_6972 => p_ZL14storage_matrix_19_load_reg_6972,
      p_ZL14storage_matrix_1_load_reg_6642 => p_ZL14storage_matrix_1_load_reg_6642,
      p_ZL14storage_matrix_200_load_reg_6607 => p_ZL14storage_matrix_200_load_reg_6607,
      p_ZL14storage_matrix_201_load_reg_6767 => p_ZL14storage_matrix_201_load_reg_6767,
      p_ZL14storage_matrix_202_load_reg_6927 => p_ZL14storage_matrix_202_load_reg_6927,
      p_ZL14storage_matrix_203_load_reg_7087 => p_ZL14storage_matrix_203_load_reg_7087,
      p_ZL14storage_matrix_204_load_reg_7247 => p_ZL14storage_matrix_204_load_reg_7247,
      p_ZL14storage_matrix_205_load_reg_7407 => p_ZL14storage_matrix_205_load_reg_7407,
      p_ZL14storage_matrix_206_load_reg_7567 => p_ZL14storage_matrix_206_load_reg_7567,
      p_ZL14storage_matrix_207_load_reg_7727 => p_ZL14storage_matrix_207_load_reg_7727,
      p_ZL14storage_matrix_208_load_reg_6612 => p_ZL14storage_matrix_208_load_reg_6612,
      p_ZL14storage_matrix_209_load_reg_6772 => p_ZL14storage_matrix_209_load_reg_6772,
      p_ZL14storage_matrix_20_load_reg_7132 => p_ZL14storage_matrix_20_load_reg_7132,
      p_ZL14storage_matrix_210_load_reg_6932 => p_ZL14storage_matrix_210_load_reg_6932,
      p_ZL14storage_matrix_211_load_reg_7092 => p_ZL14storage_matrix_211_load_reg_7092,
      p_ZL14storage_matrix_212_load_reg_7252 => p_ZL14storage_matrix_212_load_reg_7252,
      p_ZL14storage_matrix_213_load_reg_7412 => p_ZL14storage_matrix_213_load_reg_7412,
      p_ZL14storage_matrix_214_load_reg_7572 => p_ZL14storage_matrix_214_load_reg_7572,
      p_ZL14storage_matrix_215_load_reg_7732 => p_ZL14storage_matrix_215_load_reg_7732,
      p_ZL14storage_matrix_216_load_reg_6617 => p_ZL14storage_matrix_216_load_reg_6617,
      p_ZL14storage_matrix_217_load_reg_6777 => p_ZL14storage_matrix_217_load_reg_6777,
      p_ZL14storage_matrix_218_load_reg_6937 => p_ZL14storage_matrix_218_load_reg_6937,
      p_ZL14storage_matrix_219_load_reg_7097 => p_ZL14storage_matrix_219_load_reg_7097,
      p_ZL14storage_matrix_21_load_reg_7292 => p_ZL14storage_matrix_21_load_reg_7292,
      p_ZL14storage_matrix_220_load_reg_7257 => p_ZL14storage_matrix_220_load_reg_7257,
      p_ZL14storage_matrix_221_load_reg_7417 => p_ZL14storage_matrix_221_load_reg_7417,
      p_ZL14storage_matrix_222_load_reg_7577 => p_ZL14storage_matrix_222_load_reg_7577,
      p_ZL14storage_matrix_223_load_reg_7737 => p_ZL14storage_matrix_223_load_reg_7737,
      p_ZL14storage_matrix_224_load_reg_6622 => p_ZL14storage_matrix_224_load_reg_6622,
      p_ZL14storage_matrix_225_load_reg_6782 => p_ZL14storage_matrix_225_load_reg_6782,
      p_ZL14storage_matrix_226_load_reg_6942 => p_ZL14storage_matrix_226_load_reg_6942,
      p_ZL14storage_matrix_227_load_reg_7102 => p_ZL14storage_matrix_227_load_reg_7102,
      p_ZL14storage_matrix_228_load_reg_7262 => p_ZL14storage_matrix_228_load_reg_7262,
      p_ZL14storage_matrix_229_load_reg_7422 => p_ZL14storage_matrix_229_load_reg_7422,
      p_ZL14storage_matrix_22_load_reg_7452 => p_ZL14storage_matrix_22_load_reg_7452,
      p_ZL14storage_matrix_230_load_reg_7582 => p_ZL14storage_matrix_230_load_reg_7582,
      p_ZL14storage_matrix_231_load_reg_7742 => p_ZL14storage_matrix_231_load_reg_7742,
      p_ZL14storage_matrix_232_load_reg_6627 => p_ZL14storage_matrix_232_load_reg_6627,
      p_ZL14storage_matrix_233_load_reg_6787 => p_ZL14storage_matrix_233_load_reg_6787,
      p_ZL14storage_matrix_234_load_reg_6947 => p_ZL14storage_matrix_234_load_reg_6947,
      p_ZL14storage_matrix_235_load_reg_7107 => p_ZL14storage_matrix_235_load_reg_7107,
      p_ZL14storage_matrix_236_load_reg_7267 => p_ZL14storage_matrix_236_load_reg_7267,
      p_ZL14storage_matrix_237_load_reg_7427 => p_ZL14storage_matrix_237_load_reg_7427,
      p_ZL14storage_matrix_238_load_reg_7587 => p_ZL14storage_matrix_238_load_reg_7587,
      p_ZL14storage_matrix_239_load_reg_7747 => p_ZL14storage_matrix_239_load_reg_7747,
      p_ZL14storage_matrix_23_load_reg_7612 => p_ZL14storage_matrix_23_load_reg_7612,
      p_ZL14storage_matrix_240_load_reg_6632 => p_ZL14storage_matrix_240_load_reg_6632,
      p_ZL14storage_matrix_241_load_reg_6792 => p_ZL14storage_matrix_241_load_reg_6792,
      p_ZL14storage_matrix_242_load_reg_6952 => p_ZL14storage_matrix_242_load_reg_6952,
      p_ZL14storage_matrix_243_load_reg_7112 => p_ZL14storage_matrix_243_load_reg_7112,
      p_ZL14storage_matrix_244_load_reg_7272 => p_ZL14storage_matrix_244_load_reg_7272,
      p_ZL14storage_matrix_245_load_reg_7432 => p_ZL14storage_matrix_245_load_reg_7432,
      p_ZL14storage_matrix_246_load_reg_7592 => p_ZL14storage_matrix_246_load_reg_7592,
      p_ZL14storage_matrix_247_load_reg_7752 => p_ZL14storage_matrix_247_load_reg_7752,
      p_ZL14storage_matrix_248_load_reg_6637 => p_ZL14storage_matrix_248_load_reg_6637,
      p_ZL14storage_matrix_249_load_reg_6797 => p_ZL14storage_matrix_249_load_reg_6797,
      p_ZL14storage_matrix_24_load_reg_6497 => p_ZL14storage_matrix_24_load_reg_6497,
      p_ZL14storage_matrix_250_load_reg_6957 => p_ZL14storage_matrix_250_load_reg_6957,
      p_ZL14storage_matrix_251_load_reg_7117 => p_ZL14storage_matrix_251_load_reg_7117,
      p_ZL14storage_matrix_252_load_reg_7277 => p_ZL14storage_matrix_252_load_reg_7277,
      p_ZL14storage_matrix_253_load_reg_7437 => p_ZL14storage_matrix_253_load_reg_7437,
      p_ZL14storage_matrix_254_load_reg_7597 => p_ZL14storage_matrix_254_load_reg_7597,
      p_ZL14storage_matrix_255_load_reg_7757 => p_ZL14storage_matrix_255_load_reg_7757,
      p_ZL14storage_matrix_25_load_reg_6657 => p_ZL14storage_matrix_25_load_reg_6657,
      p_ZL14storage_matrix_26_load_reg_6817 => p_ZL14storage_matrix_26_load_reg_6817,
      p_ZL14storage_matrix_27_load_reg_6977 => p_ZL14storage_matrix_27_load_reg_6977,
      p_ZL14storage_matrix_28_load_reg_7137 => p_ZL14storage_matrix_28_load_reg_7137,
      p_ZL14storage_matrix_29_load_reg_7297 => p_ZL14storage_matrix_29_load_reg_7297,
      p_ZL14storage_matrix_2_load_reg_6802 => p_ZL14storage_matrix_2_load_reg_6802,
      p_ZL14storage_matrix_30_load_reg_7457 => p_ZL14storage_matrix_30_load_reg_7457,
      p_ZL14storage_matrix_31_load_reg_7617 => p_ZL14storage_matrix_31_load_reg_7617,
      p_ZL14storage_matrix_32_load_reg_6502 => p_ZL14storage_matrix_32_load_reg_6502,
      p_ZL14storage_matrix_33_load_reg_6662 => p_ZL14storage_matrix_33_load_reg_6662,
      p_ZL14storage_matrix_34_load_reg_6822 => p_ZL14storage_matrix_34_load_reg_6822,
      p_ZL14storage_matrix_35_load_reg_6982 => p_ZL14storage_matrix_35_load_reg_6982,
      p_ZL14storage_matrix_36_load_reg_7142 => p_ZL14storage_matrix_36_load_reg_7142,
      p_ZL14storage_matrix_37_load_reg_7302 => p_ZL14storage_matrix_37_load_reg_7302,
      p_ZL14storage_matrix_38_load_reg_7462 => p_ZL14storage_matrix_38_load_reg_7462,
      p_ZL14storage_matrix_39_load_reg_7622 => p_ZL14storage_matrix_39_load_reg_7622,
      p_ZL14storage_matrix_3_load_reg_6962 => p_ZL14storage_matrix_3_load_reg_6962,
      p_ZL14storage_matrix_40_load_reg_6507 => p_ZL14storage_matrix_40_load_reg_6507,
      p_ZL14storage_matrix_41_load_reg_6667 => p_ZL14storage_matrix_41_load_reg_6667,
      p_ZL14storage_matrix_42_load_reg_6827 => p_ZL14storage_matrix_42_load_reg_6827,
      p_ZL14storage_matrix_43_load_reg_6987 => p_ZL14storage_matrix_43_load_reg_6987,
      p_ZL14storage_matrix_44_load_reg_7147 => p_ZL14storage_matrix_44_load_reg_7147,
      p_ZL14storage_matrix_45_load_reg_7307 => p_ZL14storage_matrix_45_load_reg_7307,
      p_ZL14storage_matrix_46_load_reg_7467 => p_ZL14storage_matrix_46_load_reg_7467,
      p_ZL14storage_matrix_47_load_reg_7627 => p_ZL14storage_matrix_47_load_reg_7627,
      p_ZL14storage_matrix_48_load_reg_6512 => p_ZL14storage_matrix_48_load_reg_6512,
      p_ZL14storage_matrix_49_load_reg_6672 => p_ZL14storage_matrix_49_load_reg_6672,
      p_ZL14storage_matrix_4_load_reg_7122 => p_ZL14storage_matrix_4_load_reg_7122,
      p_ZL14storage_matrix_50_load_reg_6832 => p_ZL14storage_matrix_50_load_reg_6832,
      p_ZL14storage_matrix_51_load_reg_6992 => p_ZL14storage_matrix_51_load_reg_6992,
      p_ZL14storage_matrix_52_load_reg_7152 => p_ZL14storage_matrix_52_load_reg_7152,
      p_ZL14storage_matrix_53_load_reg_7312 => p_ZL14storage_matrix_53_load_reg_7312,
      p_ZL14storage_matrix_54_load_reg_7472 => p_ZL14storage_matrix_54_load_reg_7472,
      p_ZL14storage_matrix_55_load_reg_7632 => p_ZL14storage_matrix_55_load_reg_7632,
      p_ZL14storage_matrix_56_load_reg_6517 => p_ZL14storage_matrix_56_load_reg_6517,
      p_ZL14storage_matrix_57_load_reg_6677 => p_ZL14storage_matrix_57_load_reg_6677,
      p_ZL14storage_matrix_58_load_reg_6837 => p_ZL14storage_matrix_58_load_reg_6837,
      p_ZL14storage_matrix_59_load_reg_6997 => p_ZL14storage_matrix_59_load_reg_6997,
      p_ZL14storage_matrix_5_load_reg_7282 => p_ZL14storage_matrix_5_load_reg_7282,
      p_ZL14storage_matrix_60_load_reg_7157 => p_ZL14storage_matrix_60_load_reg_7157,
      p_ZL14storage_matrix_61_load_reg_7317 => p_ZL14storage_matrix_61_load_reg_7317,
      p_ZL14storage_matrix_62_load_reg_7477 => p_ZL14storage_matrix_62_load_reg_7477,
      p_ZL14storage_matrix_63_load_reg_7637 => p_ZL14storage_matrix_63_load_reg_7637,
      p_ZL14storage_matrix_64_load_reg_6522 => p_ZL14storage_matrix_64_load_reg_6522,
      p_ZL14storage_matrix_65_load_reg_6682 => p_ZL14storage_matrix_65_load_reg_6682,
      p_ZL14storage_matrix_66_load_reg_6842 => p_ZL14storage_matrix_66_load_reg_6842,
      p_ZL14storage_matrix_67_load_reg_7002 => p_ZL14storage_matrix_67_load_reg_7002,
      p_ZL14storage_matrix_68_load_reg_7162 => p_ZL14storage_matrix_68_load_reg_7162,
      p_ZL14storage_matrix_69_load_reg_7322 => p_ZL14storage_matrix_69_load_reg_7322,
      p_ZL14storage_matrix_6_load_reg_7442 => p_ZL14storage_matrix_6_load_reg_7442,
      p_ZL14storage_matrix_70_load_reg_7482 => p_ZL14storage_matrix_70_load_reg_7482,
      p_ZL14storage_matrix_71_load_reg_7642 => p_ZL14storage_matrix_71_load_reg_7642,
      p_ZL14storage_matrix_72_load_reg_6527 => p_ZL14storage_matrix_72_load_reg_6527,
      p_ZL14storage_matrix_73_load_reg_6687 => p_ZL14storage_matrix_73_load_reg_6687,
      p_ZL14storage_matrix_74_load_reg_6847 => p_ZL14storage_matrix_74_load_reg_6847,
      p_ZL14storage_matrix_75_load_reg_7007 => p_ZL14storage_matrix_75_load_reg_7007,
      p_ZL14storage_matrix_76_load_reg_7167 => p_ZL14storage_matrix_76_load_reg_7167,
      p_ZL14storage_matrix_77_load_reg_7327 => p_ZL14storage_matrix_77_load_reg_7327,
      p_ZL14storage_matrix_78_load_reg_7487 => p_ZL14storage_matrix_78_load_reg_7487,
      p_ZL14storage_matrix_79_load_reg_7647 => p_ZL14storage_matrix_79_load_reg_7647,
      p_ZL14storage_matrix_7_load_reg_7602 => p_ZL14storage_matrix_7_load_reg_7602,
      p_ZL14storage_matrix_80_load_reg_6532 => p_ZL14storage_matrix_80_load_reg_6532,
      p_ZL14storage_matrix_81_load_reg_6692 => p_ZL14storage_matrix_81_load_reg_6692,
      p_ZL14storage_matrix_82_load_reg_6852 => p_ZL14storage_matrix_82_load_reg_6852,
      p_ZL14storage_matrix_83_load_reg_7012 => p_ZL14storage_matrix_83_load_reg_7012,
      p_ZL14storage_matrix_84_load_reg_7172 => p_ZL14storage_matrix_84_load_reg_7172,
      p_ZL14storage_matrix_85_load_reg_7332 => p_ZL14storage_matrix_85_load_reg_7332,
      p_ZL14storage_matrix_86_load_reg_7492 => p_ZL14storage_matrix_86_load_reg_7492,
      p_ZL14storage_matrix_87_load_reg_7652 => p_ZL14storage_matrix_87_load_reg_7652,
      p_ZL14storage_matrix_88_load_reg_6537 => p_ZL14storage_matrix_88_load_reg_6537,
      p_ZL14storage_matrix_89_load_reg_6697 => p_ZL14storage_matrix_89_load_reg_6697,
      p_ZL14storage_matrix_8_load_reg_6487 => p_ZL14storage_matrix_8_load_reg_6487,
      p_ZL14storage_matrix_90_load_reg_6857 => p_ZL14storage_matrix_90_load_reg_6857,
      p_ZL14storage_matrix_91_load_reg_7017 => p_ZL14storage_matrix_91_load_reg_7017,
      p_ZL14storage_matrix_92_load_reg_7177 => p_ZL14storage_matrix_92_load_reg_7177,
      p_ZL14storage_matrix_93_load_reg_7337 => p_ZL14storage_matrix_93_load_reg_7337,
      p_ZL14storage_matrix_94_load_reg_7497 => p_ZL14storage_matrix_94_load_reg_7497,
      p_ZL14storage_matrix_95_load_reg_7657 => p_ZL14storage_matrix_95_load_reg_7657,
      p_ZL14storage_matrix_96_load_reg_6542 => p_ZL14storage_matrix_96_load_reg_6542,
      p_ZL14storage_matrix_97_load_reg_6702 => p_ZL14storage_matrix_97_load_reg_6702,
      p_ZL14storage_matrix_98_load_reg_6862 => p_ZL14storage_matrix_98_load_reg_6862,
      p_ZL14storage_matrix_99_load_reg_7022 => p_ZL14storage_matrix_99_load_reg_7022,
      p_ZL14storage_matrix_9_load_reg_6647 => p_ZL14storage_matrix_9_load_reg_6647,
      \q1_reg[2]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_48,
      \q1_reg[2]_0\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_55,
      \q1_reg[2]_1\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_62,
      \q1_reg[2]_2\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_69,
      \q1_reg[2]_3\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_76,
      \q1_reg[2]_4\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_83,
      \q1_reg[2]_5\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_90,
      \q1_reg[2]_6\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_97,
      \q1_reg[4]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_47,
      \q1_reg[4]_0\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_54,
      \q1_reg[4]_1\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_61,
      \q1_reg[4]_2\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_68,
      \q1_reg[4]_3\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_75,
      \q1_reg[4]_4\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_82,
      \q1_reg[4]_5\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_89,
      \q1_reg[4]_6\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_96,
      ram_reg_0_31_0_6_i_1 => v_V_1_U_n_10,
      \ram_reg_0_31_0_6_i_1__0\ => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_12,
      ram_reg_0_31_0_6_i_6(4 downto 0) => v_V_7_q1(4 downto 0),
      \ram_reg_0_31_0_6_i_6__0\(4 downto 0) => v_V_6_q1(4 downto 0),
      \ram_reg_0_31_0_6_i_6__1\(4 downto 0) => v_V_5_q1(4 downto 0),
      \ram_reg_0_31_0_6_i_6__2\(4 downto 0) => v_V_4_q1(4 downto 0),
      \ram_reg_0_31_0_6_i_6__3\(4 downto 0) => v_V_3_q1(4 downto 0),
      \ram_reg_0_31_0_6_i_6__4\(4 downto 0) => v_V_2_q1(4 downto 0),
      \ram_reg_0_31_0_6_i_6__5\(4 downto 0) => v_V_1_q1(4 downto 0),
      \ram_reg_0_31_0_6_i_6__6\(4 downto 0) => v_V_q1(4 downto 0),
      \threshold_V_2_reg_4036_reg[0]\ => \icmp_ln1031_reg_5198_reg_n_3_[0]\,
      tmp_1_reg_3093 => tmp_1_reg_3093,
      tmp_3_reg_3102 => tmp_3_reg_3102,
      \tmp_3_reg_3102_pp0_iter1_reg_reg[0]_0\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_24,
      tmp_4_reg_3111 => tmp_4_reg_3111,
      \tmp_4_reg_3111_pp0_iter1_reg_reg[0]_0\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_27,
      tmp_5_reg_3120 => tmp_5_reg_3120,
      \tmp_5_reg_3120_pp0_iter1_reg_reg[0]_0\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_25,
      tmp_7_reg_3129 => tmp_7_reg_3129,
      \tmp_7_reg_3129_pp0_iter1_reg_reg[0]_0\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_26,
      tmp_8_reg_3138 => tmp_8_reg_3138,
      \tmp_8_reg_3138_pp0_iter1_reg_reg[0]_0\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_21,
      tmp_9_reg_3147 => tmp_9_reg_3147,
      tmp_reg_3084 => tmp_reg_3084,
      \v_V_1_addr_reg_3170_reg[4]_0\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_address0(4 downto 0),
      \v_V_1_addr_reg_3170_reg[4]_1\(0) => v_V_1_addr_reg_31700,
      \v_V_2_addr_reg_3180_reg[4]_0\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_address0(4 downto 0),
      \v_V_2_addr_reg_3180_reg[4]_1\(0) => v_V_2_addr_reg_31800,
      \v_V_3_addr_reg_3190_reg[4]_0\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_address0(4 downto 0),
      \v_V_3_addr_reg_3190_reg[4]_1\(0) => v_V_3_addr_reg_31900,
      \v_V_4_addr_reg_3200_reg[4]_0\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_address0(4 downto 0),
      \v_V_4_addr_reg_3200_reg[4]_1\(0) => v_V_4_addr_reg_32000,
      \v_V_5_addr_reg_3210_reg[4]_0\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_address0(4 downto 0),
      \v_V_5_addr_reg_3210_reg[4]_1\(0) => v_V_5_addr_reg_32100,
      \v_V_6_addr_reg_3220_reg[4]_0\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_address0(4 downto 0),
      \v_V_6_addr_reg_3220_reg[4]_1\(0) => v_V_6_addr_reg_32200,
      \v_V_7_addr_reg_3230_reg[4]_0\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_address0(4 downto 0),
      \v_V_7_addr_reg_3230_reg[4]_1\(0) => v_V_7_addr_reg_32300,
      \v_V_addr_reg_3160_reg[4]_0\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address0(4 downto 0),
      \v_V_addr_reg_3160_reg[4]_1\(0) => v_V_addr_reg_31600,
      \zext_ln54_reg_3072_reg[4]_0\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address1(4 downto 0)
    );
grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_33,
      Q => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068: entity work.bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_70_6
     port map (
      CO(0) => icmp_ln1027_fu_4769_p2,
      D(1 downto 0) => ap_NS_fsm(8 downto 7),
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[7]\(0) => icmp_ln48_fu_4764_p2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
      grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_8,
      grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg_0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_9,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(4 downto 0),
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0,
      has_spike_fu_616 => has_spike_fu_616,
      \has_spike_fu_616_reg[0]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_10,
      \q0_reg[0]\ => v_V_1_U_n_10,
      ram_reg_0_31_2_2_i_2_0(2 downto 0) => ref_timer_V_7_q1(2 downto 0),
      ram_reg_0_31_2_2_i_2_1(2 downto 0) => ref_timer_V_6_q1(2 downto 0),
      ram_reg_0_31_2_2_i_2_2(2 downto 0) => ref_timer_V_5_q1(2 downto 0),
      ram_reg_0_31_2_2_i_2_3(2 downto 0) => ref_timer_V_4_q1(2 downto 0),
      ram_reg_0_31_2_2_i_2_4(2 downto 0) => ref_timer_V_3_q1(2 downto 0),
      ram_reg_0_31_2_2_i_2_5(2 downto 0) => ref_timer_V_2_q1(2 downto 0),
      ram_reg_0_31_2_2_i_2_6(2 downto 0) => ref_timer_V_1_q1(2 downto 0),
      ram_reg_0_31_2_2_i_2_7(2 downto 0) => ref_timer_V_q1(2 downto 0),
      ref_timer_V_7_address1(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1(4 downto 0),
      ref_timer_V_7_d0(2) => ref_timer_V_d0(2),
      ref_timer_V_7_d0(1) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,
      ref_timer_V_7_d0(0) => ref_timer_V_d0(0)
    );
grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_10,
      Q => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612: entity work.bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_79_7
     port map (
      ADDRA(4 downto 0) => v_V_address1(4 downto 0),
      ADDRH(4 downto 0) => v_V_address0(4 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      D(1) => ap_NS_fsm(9),
      D(0) => ap_NS_fsm(1),
      E(0) => ref_timer_V_2_ce0,
      Q(5) => ap_CS_fsm_state10,
      Q(4) => ap_CS_fsm_state9,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[7]\ => \p_0_in__8\,
      \ap_CS_fsm_reg[7]_0\ => \p_0_in__9\,
      \ap_CS_fsm_reg[7]_1\ => \p_0_in__10\,
      \ap_CS_fsm_reg[7]_2\ => \p_0_in__11\,
      \ap_CS_fsm_reg[7]_3\ => \p_0_in__12\,
      \ap_CS_fsm_reg[7]_4\ => \p_0_in__13\,
      \ap_CS_fsm_reg[7]_5\ => \p_0_in__14\,
      \ap_CS_fsm_reg[7]_6\ => \p_0_in__15\,
      \ap_CS_fsm_reg[8]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_77,
      \ap_CS_fsm_reg[9]\ => \p_0_in__1\,
      \ap_CS_fsm_reg[9]_0\ => \p_0_in__2\,
      \ap_CS_fsm_reg[9]_1\ => \p_0_in__3\,
      \ap_CS_fsm_reg[9]_2\ => \p_0_in__4\,
      \ap_CS_fsm_reg[9]_3\ => \p_0_in__5\,
      \ap_CS_fsm_reg[9]_4\ => \p_0_in__6\,
      \ap_CS_fsm_reg[9]_5\ => \p_0_in__7\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg_0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
      grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(4 downto 0),
      grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0,
      grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg(0) => v_V_ce1,
      grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID,
      \icmp_ln1031_reg_571_reg[0]_0\ => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_5,
      \icmp_ln1031_reg_571_reg[0]_1\(6 downto 0) => threshW_reg_7767(6 downto 0),
      \icmp_ln1031_reg_571_reg[0]_i_10_0\(6 downto 0) => v_V_7_q1(6 downto 0),
      \icmp_ln1031_reg_571_reg[0]_i_10_1\(6 downto 0) => v_V_6_q1(6 downto 0),
      \icmp_ln1031_reg_571_reg[0]_i_10_2\(6 downto 0) => v_V_5_q1(6 downto 0),
      \icmp_ln1031_reg_571_reg[0]_i_10_3\(6 downto 0) => v_V_4_q1(6 downto 0),
      \icmp_ln1031_reg_571_reg[0]_i_10_4\(6 downto 0) => v_V_3_q1(6 downto 0),
      \icmp_ln1031_reg_571_reg[0]_i_10_5\(6 downto 0) => v_V_2_q1(6 downto 0),
      \icmp_ln1031_reg_571_reg[0]_i_10_6\(6 downto 0) => v_V_1_q1(6 downto 0),
      \icmp_ln1031_reg_571_reg[0]_i_10_7\(6 downto 0) => v_V_q1(6 downto 0),
      out_spikes_TDATA(7 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TDATA(7 downto 0),
      out_spikes_TREADY_int_regslice => out_spikes_TREADY_int_regslice,
      p_0_in => \p_0_in__0\,
      \q0_reg[0]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_8,
      \q0_reg[0]_0\ => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_9,
      \q1_reg[1]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_23,
      \q1_reg[1]_0\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_28,
      \q1_reg[1]_1\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_24,
      \q1_reg[1]_10\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_address0(4 downto 0),
      \q1_reg[1]_11\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_address0(4 downto 0),
      \q1_reg[1]_12\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_address0(4 downto 0),
      \q1_reg[1]_13\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_address0(4 downto 0),
      \q1_reg[1]_14\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_address0(4 downto 0),
      \q1_reg[1]_15\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address1(4 downto 0),
      \q1_reg[1]_2\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_27,
      \q1_reg[1]_3\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_25,
      \q1_reg[1]_4\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_26,
      \q1_reg[1]_5\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_21,
      \q1_reg[1]_6\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_22,
      \q1_reg[1]_7\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address0(4 downto 0),
      \q1_reg[1]_8\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_address0(4 downto 0),
      \q1_reg[1]_9\(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_address0(4 downto 0),
      \q1_reg[2]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_12,
      \q1_reg[2]_0\ => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_11,
      \q1_reg[2]_1\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_34,
      \q1_reg[2]_2\ => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_6,
      \q1_reg[2]_3\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_99,
      \q1_reg[2]_4\ => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_7,
      \q1_reg[2]_5\(1) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0(4),
      \q1_reg[2]_5\(0) => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0(2),
      \q1_reg[2]_6\ => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_8,
      \q1_reg[2]_7\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_98,
      \q1_reg[2]_8\ => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_9,
      \q1_reg[2]_9\ => grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_10,
      \q1_reg[6]\ => \icmp_ln1031_reg_5198_reg_n_3_[0]\,
      ram_reg_0_31_0_6_i_1_0 => v_V_1_U_n_10,
      ref_timer_V_address0(4 downto 0) => ref_timer_V_address0(4 downto 0),
      ref_timer_V_ce0 => ref_timer_V_ce0,
      \v_V_1_addr_reg_521_reg[4]_0\(4 downto 0) => v_V_2_address0(4 downto 0),
      \v_V_1_addr_reg_521_reg[4]_1\(4 downto 0) => v_V_4_address0(4 downto 0),
      \v_V_1_addr_reg_521_reg[4]_2\(4 downto 0) => v_V_6_address0(4 downto 0),
      \v_V_1_addr_reg_521_reg[4]_3\(4 downto 0) => v_V_7_address0(4 downto 0),
      \v_V_1_addr_reg_521_reg[4]_4\(4 downto 0) => v_V_5_address0(4 downto 0),
      \v_V_1_addr_reg_521_reg[4]_5\(4 downto 0) => v_V_3_address0(4 downto 0),
      \v_V_1_addr_reg_521_reg[4]_6\(4 downto 0) => v_V_1_address0(4 downto 0)
    );
grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_77,
      Q => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
      R => ap_rst_n_inv
    );
\has_spike_fu_616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_in_spikes_U_n_5,
      Q => has_spike_fu_616,
      R => '0'
    );
\icmp_ln1031_reg_5198[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => icmp_ln1031_fu_4786_p2,
      I1 => icmp_ln48_fu_4764_p2,
      I2 => has_spike_fu_616,
      I3 => icmp_ln1027_fu_4769_p2,
      I4 => ap_CS_fsm_state4,
      I5 => \icmp_ln1031_reg_5198_reg_n_3_[0]\,
      O => \icmp_ln1031_reg_5198[0]_i_1_n_3\
    );
\icmp_ln1031_reg_5198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1031_reg_5198[0]_i_1_n_3\,
      Q => \icmp_ln1031_reg_5198_reg_n_3_[0]\,
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(0),
      Q => in_spike_count_read_reg_5158(0),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(10),
      Q => in_spike_count_read_reg_5158(10),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(11),
      Q => in_spike_count_read_reg_5158(11),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(12),
      Q => in_spike_count_read_reg_5158(12),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(13),
      Q => in_spike_count_read_reg_5158(13),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(14),
      Q => in_spike_count_read_reg_5158(14),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(15),
      Q => in_spike_count_read_reg_5158(15),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(16),
      Q => in_spike_count_read_reg_5158(16),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(17),
      Q => in_spike_count_read_reg_5158(17),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(18),
      Q => in_spike_count_read_reg_5158(18),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(19),
      Q => in_spike_count_read_reg_5158(19),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(1),
      Q => in_spike_count_read_reg_5158(1),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(20),
      Q => in_spike_count_read_reg_5158(20),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(21),
      Q => in_spike_count_read_reg_5158(21),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(22),
      Q => in_spike_count_read_reg_5158(22),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(23),
      Q => in_spike_count_read_reg_5158(23),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(24),
      Q => in_spike_count_read_reg_5158(24),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(25),
      Q => in_spike_count_read_reg_5158(25),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(26),
      Q => in_spike_count_read_reg_5158(26),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(27),
      Q => in_spike_count_read_reg_5158(27),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(28),
      Q => in_spike_count_read_reg_5158(28),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(29),
      Q => in_spike_count_read_reg_5158(29),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(2),
      Q => in_spike_count_read_reg_5158(2),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(30),
      Q => in_spike_count_read_reg_5158(30),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(31),
      Q => in_spike_count_read_reg_5158(31),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(3),
      Q => in_spike_count_read_reg_5158(3),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(4),
      Q => in_spike_count_read_reg_5158(4),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(5),
      Q => in_spike_count_read_reg_5158(5),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(6),
      Q => in_spike_count_read_reg_5158(6),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(7),
      Q => in_spike_count_read_reg_5158(7),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(8),
      Q => in_spike_count_read_reg_5158(8),
      R => '0'
    );
\in_spike_count_read_reg_5158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_spike_count(9),
      Q => in_spike_count_read_reg_5158(9),
      R => '0'
    );
mul_6ns_5ns_7_1_1_U329: entity work.bd_0_hls_inst_0_spiking_binam_mul_6ns_5ns_7_1_1
     port map (
      D(4 downto 0) => dout(6 downto 2),
      Q(5) => \threshold_V_reg_4024_reg_n_3_[5]\,
      Q(4) => \threshold_V_reg_4024_reg_n_3_[4]\,
      Q(3) => \threshold_V_reg_4024_reg_n_3_[3]\,
      Q(2) => \threshold_V_reg_4024_reg_n_3_[2]\,
      Q(1) => \threshold_V_reg_4024_reg_n_3_[1]\,
      Q(0) => \threshold_V_reg_4024_reg_n_3_[0]\
    );
p_ZL14storage_matrix_0_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_0_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_0_q0 => p_ZL14storage_matrix_0_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_3_0\ => \cur_id_V_fu_604_reg[4]_rep__4_n_3\,
      \q0_reg[0]_i_3_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_3_2\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3_3\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_3_4\ => \cur_id_V_fu_604_reg[6]_rep__5_n_3\,
      \q0_reg[0]_i_3_5\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\
    );
\p_ZL14storage_matrix_0_load_reg_6482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_0_q0,
      Q => p_ZL14storage_matrix_0_load_reg_6482,
      R => '0'
    );
p_ZL14storage_matrix_100_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_100_ROM_AUTO_1R
     port map (
      Q(2) => cur_id_V_fu_604(4),
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_100_q0 => p_ZL14storage_matrix_100_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[3]_rep__4_n_3\,
      \q0_reg[0]_3\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_100_load_reg_7182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_100_q0,
      Q => p_ZL14storage_matrix_100_load_reg_7182,
      R => '0'
    );
p_ZL14storage_matrix_101_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_101_ROM_AUTO_1R
     port map (
      Q(2 downto 1) => cur_id_V_fu_604(4 downto 3),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_101_q0 => p_ZL14storage_matrix_101_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__132_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_2__132_1\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__132_2\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_2__132_3\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_2__132_4\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\
    );
\p_ZL14storage_matrix_101_load_reg_7342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_101_q0,
      Q => p_ZL14storage_matrix_101_load_reg_7342,
      R => '0'
    );
p_ZL14storage_matrix_102_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_102_ROM_AUTO_1R
     port map (
      Q(2 downto 1) => cur_id_V_fu_604(7 downto 6),
      Q(0) => cur_id_V_fu_604(4),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_102_q0 => p_ZL14storage_matrix_102_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__156_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_2__156_1\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_2__156_2\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\
    );
\p_ZL14storage_matrix_102_load_reg_7502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_102_q0,
      Q => p_ZL14storage_matrix_102_load_reg_7502,
      R => '0'
    );
p_ZL14storage_matrix_103_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_103_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_103_q0 => p_ZL14storage_matrix_103_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__180_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_3__180_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_3__180_2\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_3__180_3\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_3__180_4\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__180_5\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\
    );
\p_ZL14storage_matrix_103_load_reg_7662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_103_q0,
      Q => p_ZL14storage_matrix_103_load_reg_7662,
      R => '0'
    );
p_ZL14storage_matrix_104_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_104_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_104_q0 => p_ZL14storage_matrix_104_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_2__11_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_2__11_1\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__11_2\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_2__11_3\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_2__11_4\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__11_5\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\
    );
\p_ZL14storage_matrix_104_load_reg_6547_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_104_q0,
      Q => p_ZL14storage_matrix_104_load_reg_6547,
      R => '0'
    );
p_ZL14storage_matrix_105_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_105_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(2) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(1) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      address0(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_105_q0 => p_ZL14storage_matrix_105_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[0]_rep_n_3\
    );
\p_ZL14storage_matrix_105_load_reg_6707_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_105_q0,
      Q => p_ZL14storage_matrix_105_load_reg_6707,
      R => '0'
    );
p_ZL14storage_matrix_106_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_106_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(2) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(1) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      address0(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_106_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[5]_rep__4_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\
    );
\p_ZL14storage_matrix_106_load_reg_6867_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_106_U_n_3,
      Q => p_ZL14storage_matrix_106_load_reg_6867,
      R => '0'
    );
p_ZL14storage_matrix_107_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_107_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_107_q0 => p_ZL14storage_matrix_107_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_3__89_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_3__89_1\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_3__89_2\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_3__89_3\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__89_4\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_3__89_5\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\
    );
\p_ZL14storage_matrix_107_load_reg_7027_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_107_q0,
      Q => p_ZL14storage_matrix_107_load_reg_7027,
      R => '0'
    );
p_ZL14storage_matrix_108_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_108_ROM_AUTO_1R
     port map (
      Q(2) => cur_id_V_fu_604(4),
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      address0(0) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_108_q0 => p_ZL14storage_matrix_108_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[3]_rep__4_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_4\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_108_load_reg_7187_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_108_q0,
      Q => p_ZL14storage_matrix_108_load_reg_7187,
      R => '0'
    );
p_ZL14storage_matrix_109_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_109_ROM_AUTO_1R
     port map (
      Q(2 downto 1) => cur_id_V_fu_604(4 downto 3),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_109_q0 => p_ZL14storage_matrix_109_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__133_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_2__133_1\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_2__133_2\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_2__133_3\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\
    );
\p_ZL14storage_matrix_109_load_reg_7347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_109_q0,
      Q => p_ZL14storage_matrix_109_load_reg_7347,
      R => '0'
    );
p_ZL14storage_matrix_10_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_10_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_10_q0 => p_ZL14storage_matrix_10_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_3__53_0\ => \cur_id_V_fu_604_reg[1]_rep__2_n_3\,
      \q0_reg[0]_i_3__53_1\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__53_2\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_3__53_3\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_3__53_4\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_3__53_5\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\
    );
\p_ZL14storage_matrix_10_load_reg_6807_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_10_q0,
      Q => p_ZL14storage_matrix_10_load_reg_6807,
      R => '0'
    );
p_ZL14storage_matrix_110_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_110_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(4),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_110_q0 => p_ZL14storage_matrix_110_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_5\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_110_load_reg_7507_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_110_q0,
      Q => p_ZL14storage_matrix_110_load_reg_7507,
      R => '0'
    );
p_ZL14storage_matrix_111_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_111_ROM_AUTO_1R
     port map (
      Q(1) => cur_id_V_fu_604(6),
      Q(0) => cur_id_V_fu_604(1),
      address0(0) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_111_q0 => p_ZL14storage_matrix_111_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__181_0\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_2__181_1\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_i_2__181_2\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\
    );
\p_ZL14storage_matrix_111_load_reg_7667_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_111_q0,
      Q => p_ZL14storage_matrix_111_load_reg_7667,
      R => '0'
    );
p_ZL14storage_matrix_112_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_112_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_112_q0 => p_ZL14storage_matrix_112_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__12_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_2__12_1\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_2__12_2\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_2__12_3\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__12_4\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__12_5\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\
    );
\p_ZL14storage_matrix_112_load_reg_6552_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_112_q0,
      Q => p_ZL14storage_matrix_112_load_reg_6552,
      R => '0'
    );
p_ZL14storage_matrix_113_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_113_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_113_q0 => p_ZL14storage_matrix_113_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__39_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_2__39_1\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__39_2\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__39_3\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__39_4\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\
    );
\p_ZL14storage_matrix_113_load_reg_6712_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_113_q0,
      Q => p_ZL14storage_matrix_113_load_reg_6712,
      R => '0'
    );
p_ZL14storage_matrix_114_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_114_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_114_q0 => p_ZL14storage_matrix_114_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__4_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__61_0\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_i_2__61_1\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_2__61_2\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__61_3\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_2__61_4\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\
    );
\p_ZL14storage_matrix_114_load_reg_6872_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_114_q0,
      Q => p_ZL14storage_matrix_114_load_reg_6872,
      R => '0'
    );
p_ZL14storage_matrix_115_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_115_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_115_q0 => p_ZL14storage_matrix_115_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_2__90_0\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_2__90_1\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_2__90_2\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_2__90_3\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_2__90_4\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_2__90_5\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\
    );
\p_ZL14storage_matrix_115_load_reg_7032_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_115_q0,
      Q => p_ZL14storage_matrix_115_load_reg_7032,
      R => '0'
    );
p_ZL14storage_matrix_116_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_116_ROM_AUTO_1R
     port map (
      Q(2) => cur_id_V_fu_604(4),
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_116_q0 => p_ZL14storage_matrix_116_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[3]_rep__4_n_3\,
      \q0_reg[0]_3\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_116_load_reg_7192_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_116_q0,
      Q => p_ZL14storage_matrix_116_load_reg_7192,
      R => '0'
    );
p_ZL14storage_matrix_117_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_117_ROM_AUTO_1R
     port map (
      Q(2 downto 1) => cur_id_V_fu_604(4 downto 3),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_117_q0 => p_ZL14storage_matrix_117_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__134_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_3__134_1\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_3__134_2\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_3__134_3\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\
    );
\p_ZL14storage_matrix_117_load_reg_7352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_117_q0,
      Q => p_ZL14storage_matrix_117_load_reg_7352,
      R => '0'
    );
p_ZL14storage_matrix_118_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_118_ROM_AUTO_1R
     port map (
      Q(2 downto 1) => cur_id_V_fu_604(7 downto 6),
      Q(0) => cur_id_V_fu_604(4),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_118_q0 => p_ZL14storage_matrix_118_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__157_0\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_3__157_1\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_3__157_2\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_3__157_3\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\
    );
\p_ZL14storage_matrix_118_load_reg_7512_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_118_q0,
      Q => p_ZL14storage_matrix_118_load_reg_7512,
      R => '0'
    );
p_ZL14storage_matrix_119_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_119_ROM_AUTO_1R
     port map (
      Q(1) => cur_id_V_fu_604(6),
      Q(0) => cur_id_V_fu_604(1),
      address0(0) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_119_q0 => p_ZL14storage_matrix_119_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__182_0\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_i_3__182_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_3__182_2\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_3__182_3\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\
    );
\p_ZL14storage_matrix_119_load_reg_7672_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_119_q0,
      Q => p_ZL14storage_matrix_119_load_reg_7672,
      R => '0'
    );
p_ZL14storage_matrix_11_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_11_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(5),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_11_q0 => p_ZL14storage_matrix_11_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__78_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_3__78_1\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__78_2\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_3__78_3\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_3__78_4\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\
    );
\p_ZL14storage_matrix_11_load_reg_6967_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_11_q0,
      Q => p_ZL14storage_matrix_11_load_reg_6967,
      R => '0'
    );
p_ZL14storage_matrix_120_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_120_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_120_q0 => p_ZL14storage_matrix_120_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__13_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__13_1\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__13_2\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_2__13_3\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__13_4\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_2__13_5\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\
    );
\p_ZL14storage_matrix_120_load_reg_6557_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_120_q0,
      Q => p_ZL14storage_matrix_120_load_reg_6557,
      R => '0'
    );
p_ZL14storage_matrix_121_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_121_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_121_q0 => p_ZL14storage_matrix_121_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__40_0\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__40_1\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_2__40_2\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__40_3\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_2__40_4\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__40_5\ => \cur_id_V_fu_604_reg[3]_rep_n_3\
    );
\p_ZL14storage_matrix_121_load_reg_6717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_121_q0,
      Q => p_ZL14storage_matrix_121_load_reg_6717,
      R => '0'
    );
p_ZL14storage_matrix_122_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_122_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_122_q0 => p_ZL14storage_matrix_122_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__62_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_2__62_1\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__62_2\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_i_2__62_3\ => \cur_id_V_fu_604_reg[5]_rep__4_n_3\,
      \q0_reg[0]_i_2__62_4\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_2__62_5\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\
    );
\p_ZL14storage_matrix_122_load_reg_6877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_122_q0,
      Q => p_ZL14storage_matrix_122_load_reg_6877,
      R => '0'
    );
p_ZL14storage_matrix_123_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_123_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_123_q0 => p_ZL14storage_matrix_123_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_2__91_0\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_2__91_1\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_2__91_2\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_2__91_3\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_2__91_4\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_2__91_5\ => \cur_id_V_fu_604_reg[0]_rep_n_3\
    );
\p_ZL14storage_matrix_123_load_reg_7037_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_123_q0,
      Q => p_ZL14storage_matrix_123_load_reg_7037,
      R => '0'
    );
p_ZL14storage_matrix_124_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_124_ROM_AUTO_1R
     port map (
      Q(2) => cur_id_V_fu_604(4),
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_124_q0 => p_ZL14storage_matrix_124_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__108_0\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_i_2__108_1\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_2__108_2\ => \cur_id_V_fu_604_reg[3]_rep__4_n_3\,
      \q0_reg[0]_i_2__108_3\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_2__108_4\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\
    );
\p_ZL14storage_matrix_124_load_reg_7197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_124_q0,
      Q => p_ZL14storage_matrix_124_load_reg_7197,
      R => '0'
    );
p_ZL14storage_matrix_125_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_125_ROM_AUTO_1R
     port map (
      Q(3) => cur_id_V_fu_604(7),
      Q(2 downto 1) => cur_id_V_fu_604(4 downto 3),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_125_q0 => p_ZL14storage_matrix_125_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__135_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_3__135_1\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_3__135_2\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_3__135_3\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\
    );
\p_ZL14storage_matrix_125_load_reg_7357_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_125_q0,
      Q => p_ZL14storage_matrix_125_load_reg_7357,
      R => '0'
    );
p_ZL14storage_matrix_126_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_126_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(4),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_126_q0 => p_ZL14storage_matrix_126_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__158_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_2__158_1\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_2__158_2\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_2__158_3\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_2__158_4\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_2__158_5\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\
    );
\p_ZL14storage_matrix_126_load_reg_7517_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_126_q0,
      Q => p_ZL14storage_matrix_126_load_reg_7517,
      R => '0'
    );
p_ZL14storage_matrix_127_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_127_ROM_AUTO_1R
     port map (
      Q(2 downto 1) => cur_id_V_fu_604(7 downto 6),
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_127_q0 => p_ZL14storage_matrix_127_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__183_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_3__183_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_3__183_2\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__183_3\ => \cur_id_V_fu_604_reg[4]_rep_n_3\
    );
\p_ZL14storage_matrix_127_load_reg_7677_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_127_q0,
      Q => p_ZL14storage_matrix_127_load_reg_7677,
      R => '0'
    );
p_ZL14storage_matrix_128_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_128_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(0) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_128_q0 => p_ZL14storage_matrix_128_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__14_0\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_2__14_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__14_2\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_2__14_3\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_2__14_4\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_2__14_5\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\
    );
\p_ZL14storage_matrix_128_load_reg_6562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_128_q0,
      Q => p_ZL14storage_matrix_128_load_reg_6562,
      R => '0'
    );
p_ZL14storage_matrix_129_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_129_ROM_AUTO_1R
     port map (
      Q(3) => cur_id_V_fu_604(5),
      Q(2) => cur_id_V_fu_604(3),
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_129_q0 => p_ZL14storage_matrix_129_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__41_0\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__41_1\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_i_2__41_2\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__41_3\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\
    );
\p_ZL14storage_matrix_129_load_reg_6722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_129_q0,
      Q => p_ZL14storage_matrix_129_load_reg_6722,
      R => '0'
    );
p_ZL14storage_matrix_12_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_12_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_12_U_n_3,
      \q0_reg[0]_1\(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\
    );
\p_ZL14storage_matrix_12_load_reg_7127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_12_U_n_3,
      Q => p_ZL14storage_matrix_12_load_reg_7127,
      R => '0'
    );
p_ZL14storage_matrix_130_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_130_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_130_q0 => p_ZL14storage_matrix_130_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__63_0\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__63_1\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__63_2\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__63_3\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_2__63_4\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_2__63_5\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\
    );
\p_ZL14storage_matrix_130_load_reg_6882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_130_q0,
      Q => p_ZL14storage_matrix_130_load_reg_6882,
      R => '0'
    );
p_ZL14storage_matrix_131_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_131_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_131_U_n_3,
      \q0_reg[0]_1\(1) => cur_id_V_fu_604(2),
      \q0_reg[0]_1\(0) => cur_id_V_fu_604(0),
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[3]_rep_n_3\
    );
\p_ZL14storage_matrix_131_load_reg_7042_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_131_U_n_3,
      Q => p_ZL14storage_matrix_131_load_reg_7042,
      R => '0'
    );
p_ZL14storage_matrix_132_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_132_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_132_q0 => p_ZL14storage_matrix_132_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__109_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_3__109_1\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_3__109_2\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_3__109_3\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_3__109_4\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_3__109_5\ => \cur_id_V_fu_604_reg[3]_rep_n_3\
    );
\p_ZL14storage_matrix_132_load_reg_7202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_132_q0,
      Q => p_ZL14storage_matrix_132_load_reg_7202,
      R => '0'
    );
p_ZL14storage_matrix_133_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_133_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_133_q0 => p_ZL14storage_matrix_133_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__136_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_2__136_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_2__136_2\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_2__136_3\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_2__136_4\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_2__136_5\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\
    );
\p_ZL14storage_matrix_133_load_reg_7362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_133_q0,
      Q => p_ZL14storage_matrix_133_load_reg_7362,
      R => '0'
    );
p_ZL14storage_matrix_134_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_134_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_134_q0 => p_ZL14storage_matrix_134_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__159_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_2__159_1\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_i_2__159_2\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_2__159_3\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_2__159_4\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_2__159_5\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\
    );
\p_ZL14storage_matrix_134_load_reg_7522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_134_q0,
      Q => p_ZL14storage_matrix_134_load_reg_7522,
      R => '0'
    );
p_ZL14storage_matrix_135_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_135_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_135_q0 => p_ZL14storage_matrix_135_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_2__184_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_2__184_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_2__184_2\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_2__184_3\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_2__184_4\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_2__184_5\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\
    );
\p_ZL14storage_matrix_135_load_reg_7682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_135_q0,
      Q => p_ZL14storage_matrix_135_load_reg_7682,
      R => '0'
    );
p_ZL14storage_matrix_136_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_136_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_136_q0 => p_ZL14storage_matrix_136_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__15_0\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_2__15_1\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_2__15_2\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_2__15_3\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_2__15_4\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_2__15_5\ => \cur_id_V_fu_604_reg[2]_rep_n_3\
    );
\p_ZL14storage_matrix_136_load_reg_6567_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_136_q0,
      Q => p_ZL14storage_matrix_136_load_reg_6567,
      R => '0'
    );
p_ZL14storage_matrix_137_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_137_ROM_AUTO_1R
     port map (
      Q(3) => cur_id_V_fu_604(5),
      Q(2) => cur_id_V_fu_604(3),
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_137_q0 => p_ZL14storage_matrix_137_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_137_load_reg_6727_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_137_q0,
      Q => p_ZL14storage_matrix_137_load_reg_6727,
      R => '0'
    );
p_ZL14storage_matrix_138_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_138_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_138_q0 => p_ZL14storage_matrix_138_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__64_0\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_2__64_1\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__64_2\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_2__64_3\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_2__64_4\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__64_5\ => \cur_id_V_fu_604_reg[2]_rep_n_3\
    );
\p_ZL14storage_matrix_138_load_reg_6887_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_138_q0,
      Q => p_ZL14storage_matrix_138_load_reg_6887,
      R => '0'
    );
p_ZL14storage_matrix_139_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_139_ROM_AUTO_1R
     port map (
      Q(1) => cur_id_V_fu_604(2),
      Q(0) => cur_id_V_fu_604(0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_139_q0 => p_ZL14storage_matrix_139_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_4\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_139_load_reg_7047_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_139_q0,
      Q => p_ZL14storage_matrix_139_load_reg_7047,
      R => '0'
    );
p_ZL14storage_matrix_13_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_13_ROM_AUTO_1R
     port map (
      Q(5 downto 0) => cur_id_V_fu_604(5 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_13_q0 => p_ZL14storage_matrix_13_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__124_0\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_3__124_1\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\
    );
\p_ZL14storage_matrix_13_load_reg_7287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_13_q0,
      Q => p_ZL14storage_matrix_13_load_reg_7287,
      R => '0'
    );
p_ZL14storage_matrix_140_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_140_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_140_q0 => p_ZL14storage_matrix_140_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__110_0\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_2__110_1\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__110_2\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_2__110_3\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_2__110_4\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__110_5\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\
    );
\p_ZL14storage_matrix_140_load_reg_7207_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_140_q0,
      Q => p_ZL14storage_matrix_140_load_reg_7207,
      R => '0'
    );
p_ZL14storage_matrix_141_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_141_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_141_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_4\(0) => cur_id_V_fu_604(0),
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_6\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\
    );
\p_ZL14storage_matrix_141_load_reg_7367_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_141_U_n_3,
      Q => p_ZL14storage_matrix_141_load_reg_7367,
      R => '0'
    );
p_ZL14storage_matrix_142_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_142_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(7 downto 6),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_142_q0 => p_ZL14storage_matrix_142_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__160_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__160_1\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_2__160_2\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__160_3\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\
    );
\p_ZL14storage_matrix_142_load_reg_7527_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_142_q0,
      Q => p_ZL14storage_matrix_142_load_reg_7527,
      R => '0'
    );
p_ZL14storage_matrix_143_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_143_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_143_q0 => p_ZL14storage_matrix_143_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_2__185_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_2__185_1\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_2__185_2\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_2__185_3\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_2__185_4\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_2__185_5\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\
    );
\p_ZL14storage_matrix_143_load_reg_7687_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_143_q0,
      Q => p_ZL14storage_matrix_143_load_reg_7687,
      R => '0'
    );
p_ZL14storage_matrix_144_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_144_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_144_q0 => p_ZL14storage_matrix_144_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_3__16_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_3__16_1\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_3__16_2\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__16_3\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_3__16_4\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_3__16_5\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\
    );
\p_ZL14storage_matrix_144_load_reg_6572_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_144_q0,
      Q => p_ZL14storage_matrix_144_load_reg_6572,
      R => '0'
    );
p_ZL14storage_matrix_145_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_145_ROM_AUTO_1R
     port map (
      Q(3) => cur_id_V_fu_604(5),
      Q(2) => cur_id_V_fu_604(3),
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_145_q0 => p_ZL14storage_matrix_145_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__42_0\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_i_3__42_1\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_3__42_2\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_3__42_3\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\
    );
\p_ZL14storage_matrix_145_load_reg_6732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_145_q0,
      Q => p_ZL14storage_matrix_145_load_reg_6732,
      R => '0'
    );
p_ZL14storage_matrix_146_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_146_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_146_q0 => p_ZL14storage_matrix_146_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_3__65_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_3__65_1\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_3__65_2\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_3__65_3\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_3__65_4\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_3__65_5\ => \cur_id_V_fu_604_reg[5]_rep_n_3\
    );
\p_ZL14storage_matrix_146_load_reg_6892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_146_q0,
      Q => p_ZL14storage_matrix_146_load_reg_6892,
      R => '0'
    );
p_ZL14storage_matrix_147_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_147_ROM_AUTO_1R
     port map (
      Q(1) => cur_id_V_fu_604(2),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_147_q0 => p_ZL14storage_matrix_147_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__92_0\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_2__92_1\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_2__92_2\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_2__92_3\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_2__92_4\ => \cur_id_V_fu_604_reg[4]_rep_n_3\
    );
\p_ZL14storage_matrix_147_load_reg_7052_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_147_q0,
      Q => p_ZL14storage_matrix_147_load_reg_7052,
      R => '0'
    );
p_ZL14storage_matrix_148_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_148_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_148_q0 => p_ZL14storage_matrix_148_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__111_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_3__111_1\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_3__111_2\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_3__111_3\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_3__111_4\ => \cur_id_V_fu_604_reg[3]_rep_n_3\
    );
\p_ZL14storage_matrix_148_load_reg_7212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_148_q0,
      Q => p_ZL14storage_matrix_148_load_reg_7212,
      R => '0'
    );
p_ZL14storage_matrix_149_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_149_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_149_q0 => p_ZL14storage_matrix_149_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_5\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_149_load_reg_7372_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_149_q0,
      Q => p_ZL14storage_matrix_149_load_reg_7372,
      R => '0'
    );
p_ZL14storage_matrix_14_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_14_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_14_q0 => p_ZL14storage_matrix_14_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_3__148_0\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__148_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_3__148_2\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_3__148_3\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__148_4\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_3__148_5\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\
    );
\p_ZL14storage_matrix_14_load_reg_7447_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_14_q0,
      Q => p_ZL14storage_matrix_14_load_reg_7447,
      R => '0'
    );
p_ZL14storage_matrix_150_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_150_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_150_q0 => p_ZL14storage_matrix_150_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_3__161_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_3__161_1\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_3__161_2\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_3__161_3\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_3__161_4\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_3__161_5\ => \cur_id_V_fu_604_reg[4]_rep_n_3\
    );
\p_ZL14storage_matrix_150_load_reg_7532_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_150_q0,
      Q => p_ZL14storage_matrix_150_load_reg_7532,
      R => '0'
    );
p_ZL14storage_matrix_151_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_151_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(7 downto 6),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_151_q0 => p_ZL14storage_matrix_151_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__186_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_3__186_1\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__186_2\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_3__186_3\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\
    );
\p_ZL14storage_matrix_151_load_reg_7692_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_151_q0,
      Q => p_ZL14storage_matrix_151_load_reg_7692,
      R => '0'
    );
p_ZL14storage_matrix_152_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_152_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_152_q0 => p_ZL14storage_matrix_152_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\
    );
\p_ZL14storage_matrix_152_load_reg_6577_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_152_q0,
      Q => p_ZL14storage_matrix_152_load_reg_6577,
      R => '0'
    );
p_ZL14storage_matrix_153_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_153_ROM_AUTO_1R
     port map (
      Q(3) => cur_id_V_fu_604(5),
      Q(2) => cur_id_V_fu_604(3),
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_153_q0 => p_ZL14storage_matrix_153_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__43_0\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_3__43_1\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_3__43_2\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_3__43_3\ => \cur_id_V_fu_604_reg[4]_rep_n_3\
    );
\p_ZL14storage_matrix_153_load_reg_6737_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_153_q0,
      Q => p_ZL14storage_matrix_153_load_reg_6737,
      R => '0'
    );
p_ZL14storage_matrix_154_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_154_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_154_q0 => p_ZL14storage_matrix_154_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_3__66_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_3__66_1\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_3__66_2\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__66_3\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_3__66_4\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_3__66_5\ => \cur_id_V_fu_604_reg[1]_rep_n_3\
    );
\p_ZL14storage_matrix_154_load_reg_6897_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_154_q0,
      Q => p_ZL14storage_matrix_154_load_reg_6897,
      R => '0'
    );
p_ZL14storage_matrix_155_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_155_ROM_AUTO_1R
     port map (
      Q(1) => cur_id_V_fu_604(2),
      Q(0) => cur_id_V_fu_604(0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_155_q0 => p_ZL14storage_matrix_155_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_4\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_155_load_reg_7057_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_155_q0,
      Q => p_ZL14storage_matrix_155_load_reg_7057,
      R => '0'
    );
p_ZL14storage_matrix_156_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_156_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      address0(0) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_156_q0 => p_ZL14storage_matrix_156_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__112_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_2__112_1\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_2__112_2\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__112_3\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_2__112_4\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__112_5\ => \cur_id_V_fu_604_reg[0]_rep_n_3\
    );
\p_ZL14storage_matrix_156_load_reg_7217_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_156_q0,
      Q => p_ZL14storage_matrix_156_load_reg_7217,
      R => '0'
    );
p_ZL14storage_matrix_157_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_157_ROM_AUTO_1R
     port map (
      Q(1) => cur_id_V_fu_604(7),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_157_q0 => p_ZL14storage_matrix_157_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__137_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_3__137_1\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_3__137_2\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_3__137_3\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_3__137_4\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\
    );
\p_ZL14storage_matrix_157_load_reg_7377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_157_q0,
      Q => p_ZL14storage_matrix_157_load_reg_7377,
      R => '0'
    );
p_ZL14storage_matrix_158_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_158_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_158_q0 => p_ZL14storage_matrix_158_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_3__162_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_3__162_1\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_3__162_2\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_3__162_3\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_3__162_4\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_i_3__162_5\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\
    );
\p_ZL14storage_matrix_158_load_reg_7537_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_158_q0,
      Q => p_ZL14storage_matrix_158_load_reg_7537,
      R => '0'
    );
p_ZL14storage_matrix_159_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_159_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_159_q0 => p_ZL14storage_matrix_159_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_3__187_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_3__187_1\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_3__187_2\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_3__187_3\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_3__187_4\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_3__187_5\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\
    );
\p_ZL14storage_matrix_159_load_reg_7697_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_159_q0,
      Q => p_ZL14storage_matrix_159_load_reg_7697,
      R => '0'
    );
p_ZL14storage_matrix_15_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_15_ROM_AUTO_1R
     port map (
      Q(6 downto 1) => cur_id_V_fu_604(7 downto 2),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_15_q0 => p_ZL14storage_matrix_15_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__173_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\
    );
\p_ZL14storage_matrix_15_load_reg_7607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_15_q0,
      Q => p_ZL14storage_matrix_15_load_reg_7607,
      R => '0'
    );
p_ZL14storage_matrix_160_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_160_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_160_q0 => p_ZL14storage_matrix_160_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\
    );
\p_ZL14storage_matrix_160_load_reg_6582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_160_q0,
      Q => p_ZL14storage_matrix_160_load_reg_6582,
      R => '0'
    );
p_ZL14storage_matrix_161_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_161_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_161_U_n_3,
      \q0_reg[0]_1\(3) => cur_id_V_fu_604(5),
      \q0_reg[0]_1\(2) => cur_id_V_fu_604(3),
      \q0_reg[0]_1\(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[2]_rep_n_3\
    );
\p_ZL14storage_matrix_161_load_reg_6742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_161_U_n_3,
      Q => p_ZL14storage_matrix_161_load_reg_6742,
      R => '0'
    );
p_ZL14storage_matrix_162_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_162_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_162_q0 => p_ZL14storage_matrix_162_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_3__67_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_3__67_1\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_3__67_2\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_3__67_3\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_3__67_4\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__67_5\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\
    );
\p_ZL14storage_matrix_162_load_reg_6902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_162_q0,
      Q => p_ZL14storage_matrix_162_load_reg_6902,
      R => '0'
    );
p_ZL14storage_matrix_163_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_163_ROM_AUTO_1R
     port map (
      Q(1) => cur_id_V_fu_604(2),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_163_q0 => p_ZL14storage_matrix_163_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__93_0\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_3__93_1\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_i_3__93_2\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_3__93_3\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_3__93_4\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\
    );
\p_ZL14storage_matrix_163_load_reg_7062_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_163_q0,
      Q => p_ZL14storage_matrix_163_load_reg_7062,
      R => '0'
    );
p_ZL14storage_matrix_164_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_164_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_164_q0 => p_ZL14storage_matrix_164_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__113_0\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__113_1\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_2__113_2\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_2__113_3\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_2__113_4\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_2__113_5\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\
    );
\p_ZL14storage_matrix_164_load_reg_7222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_164_q0,
      Q => p_ZL14storage_matrix_164_load_reg_7222,
      R => '0'
    );
p_ZL14storage_matrix_165_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_165_ROM_AUTO_1R
     port map (
      Q(2 downto 1) => cur_id_V_fu_604(7 downto 6),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_165_q0 => p_ZL14storage_matrix_165_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__138_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_2__138_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_2__138_2\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\
    );
\p_ZL14storage_matrix_165_load_reg_7382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_165_q0,
      Q => p_ZL14storage_matrix_165_load_reg_7382,
      R => '0'
    );
p_ZL14storage_matrix_166_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_166_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_166_q0 => p_ZL14storage_matrix_166_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\
    );
\p_ZL14storage_matrix_166_load_reg_7542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_166_q0,
      Q => p_ZL14storage_matrix_166_load_reg_7542,
      R => '0'
    );
p_ZL14storage_matrix_167_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_167_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(7 downto 6),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_167_q0 => p_ZL14storage_matrix_167_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__188_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_3__188_1\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_3__188_2\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__188_3\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\
    );
\p_ZL14storage_matrix_167_load_reg_7702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_167_q0,
      Q => p_ZL14storage_matrix_167_load_reg_7702,
      R => '0'
    );
p_ZL14storage_matrix_168_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_168_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_168_q0 => p_ZL14storage_matrix_168_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_3__17_0\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_3__17_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_3__17_2\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_3__17_3\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_3__17_4\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3__17_5\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\
    );
\p_ZL14storage_matrix_168_load_reg_6587_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_168_q0,
      Q => p_ZL14storage_matrix_168_load_reg_6587,
      R => '0'
    );
p_ZL14storage_matrix_169_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_169_ROM_AUTO_1R
     port map (
      Q(3) => cur_id_V_fu_604(5),
      Q(2) => cur_id_V_fu_604(3),
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_169_q0 => p_ZL14storage_matrix_169_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__44_0\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_2__44_1\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__44_2\ => \cur_id_V_fu_604_reg[4]_rep_n_3\
    );
\p_ZL14storage_matrix_169_load_reg_6747_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_169_q0,
      Q => p_ZL14storage_matrix_169_load_reg_6747,
      R => '0'
    );
p_ZL14storage_matrix_16_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_16_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_16_q0 => p_ZL14storage_matrix_16_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[4]_rep__4_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__1_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_2__1_1\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_i_2__1_2\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_2__1_3\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_2__1_4\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_2__1_5\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\
    );
\p_ZL14storage_matrix_16_load_reg_6492_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_16_q0,
      Q => p_ZL14storage_matrix_16_load_reg_6492,
      R => '0'
    );
p_ZL14storage_matrix_170_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_170_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_170_q0 => p_ZL14storage_matrix_170_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_2__68_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_2__68_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__68_2\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__68_3\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_2__68_4\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_2__68_5\ => \cur_id_V_fu_604_reg[5]_rep_n_3\
    );
\p_ZL14storage_matrix_170_load_reg_6907_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_170_q0,
      Q => p_ZL14storage_matrix_170_load_reg_6907,
      R => '0'
    );
p_ZL14storage_matrix_171_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_171_ROM_AUTO_1R
     port map (
      Q(1) => cur_id_V_fu_604(2),
      Q(0) => cur_id_V_fu_604(0),
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_171_q0 => p_ZL14storage_matrix_171_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__94_0\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_3__94_1\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_3__94_2\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__94_3\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_i_3__94_4\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\
    );
\p_ZL14storage_matrix_171_load_reg_7067_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_171_q0,
      Q => p_ZL14storage_matrix_171_load_reg_7067,
      R => '0'
    );
p_ZL14storage_matrix_172_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_172_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_172_q0 => p_ZL14storage_matrix_172_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__114_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_2__114_1\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_2__114_2\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_2__114_3\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__114_4\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__114_5\ => \cur_id_V_fu_604_reg[3]_rep_n_3\
    );
\p_ZL14storage_matrix_172_load_reg_7227_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_172_q0,
      Q => p_ZL14storage_matrix_172_load_reg_7227,
      R => '0'
    );
p_ZL14storage_matrix_173_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_173_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_173_q0 => p_ZL14storage_matrix_173_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_5\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_173_load_reg_7387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_173_q0,
      Q => p_ZL14storage_matrix_173_load_reg_7387,
      R => '0'
    );
p_ZL14storage_matrix_174_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_174_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_174_q0 => p_ZL14storage_matrix_174_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__163_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_2__163_1\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__163_2\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_2__163_3\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_2__163_4\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_2__163_5\ => \cur_id_V_fu_604_reg[4]_rep_n_3\
    );
\p_ZL14storage_matrix_174_load_reg_7547_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_174_q0,
      Q => p_ZL14storage_matrix_174_load_reg_7547,
      R => '0'
    );
p_ZL14storage_matrix_175_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_175_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(7 downto 6),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_175_q0 => p_ZL14storage_matrix_175_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__189_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_3__189_1\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__189_2\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_3__189_3\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\
    );
\p_ZL14storage_matrix_175_load_reg_7707_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_175_q0,
      Q => p_ZL14storage_matrix_175_load_reg_7707,
      R => '0'
    );
p_ZL14storage_matrix_176_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_176_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_176_q0 => p_ZL14storage_matrix_176_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__18_0\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_2__18_1\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_2__18_2\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_2__18_3\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_2__18_4\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_2__18_5\ => \cur_id_V_fu_604_reg[2]_rep_n_3\
    );
\p_ZL14storage_matrix_176_load_reg_6592_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_176_q0,
      Q => p_ZL14storage_matrix_176_load_reg_6592,
      R => '0'
    );
p_ZL14storage_matrix_177_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_177_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_177_U_n_3,
      \q0_reg[0]_1\(3) => cur_id_V_fu_604(5),
      \q0_reg[0]_1\(2) => cur_id_V_fu_604(3),
      \q0_reg[0]_1\(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[2]_rep_n_3\
    );
\p_ZL14storage_matrix_177_load_reg_6752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_177_U_n_3,
      Q => p_ZL14storage_matrix_177_load_reg_6752,
      R => '0'
    );
p_ZL14storage_matrix_178_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_178_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_178_q0 => p_ZL14storage_matrix_178_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[1]_rep_n_3\
    );
\p_ZL14storage_matrix_178_load_reg_6912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_178_q0,
      Q => p_ZL14storage_matrix_178_load_reg_6912,
      R => '0'
    );
p_ZL14storage_matrix_179_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_179_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_179_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_3\(1) => cur_id_V_fu_604(2),
      \q0_reg[0]_3\(0) => cur_id_V_fu_604(0),
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[4]_rep_n_3\
    );
\p_ZL14storage_matrix_179_load_reg_7072_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_179_U_n_3,
      Q => p_ZL14storage_matrix_179_load_reg_7072,
      R => '0'
    );
p_ZL14storage_matrix_17_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_17_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_17_q0 => p_ZL14storage_matrix_17_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_3__29_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_3__29_1\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_3__29_2\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_3__29_3\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_3__29_4\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__29_5\ => \cur_id_V_fu_604_reg[5]_rep_n_3\
    );
\p_ZL14storage_matrix_17_load_reg_6652_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_17_q0,
      Q => p_ZL14storage_matrix_17_load_reg_6652,
      R => '0'
    );
p_ZL14storage_matrix_180_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_180_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_180_q0 => p_ZL14storage_matrix_180_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__115_0\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__115_1\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_2__115_2\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_2__115_3\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__115_4\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_2__115_5\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\
    );
\p_ZL14storage_matrix_180_load_reg_7232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_180_q0,
      Q => p_ZL14storage_matrix_180_load_reg_7232,
      R => '0'
    );
p_ZL14storage_matrix_181_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_181_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_181_q0 => p_ZL14storage_matrix_181_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__139_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_2__139_1\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_2__139_2\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_2__139_3\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_2__139_4\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\
    );
\p_ZL14storage_matrix_181_load_reg_7392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_181_q0,
      Q => p_ZL14storage_matrix_181_load_reg_7392,
      R => '0'
    );
p_ZL14storage_matrix_182_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_182_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_182_q0 => p_ZL14storage_matrix_182_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__164_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__164_1\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_2__164_2\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_2__164_3\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_i_2__164_4\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_2__164_5\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\
    );
\p_ZL14storage_matrix_182_load_reg_7552_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_182_q0,
      Q => p_ZL14storage_matrix_182_load_reg_7552,
      R => '0'
    );
p_ZL14storage_matrix_183_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_183_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_183_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_6\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\
    );
\p_ZL14storage_matrix_183_load_reg_7712_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_183_U_n_3,
      Q => p_ZL14storage_matrix_183_load_reg_7712,
      R => '0'
    );
p_ZL14storage_matrix_184_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_184_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_184_q0 => p_ZL14storage_matrix_184_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_3__19_0\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_3__19_1\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_3__19_2\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_3__19_3\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_3__19_4\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_3__19_5\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\
    );
\p_ZL14storage_matrix_184_load_reg_6597_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_184_q0,
      Q => p_ZL14storage_matrix_184_load_reg_6597,
      R => '0'
    );
p_ZL14storage_matrix_185_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_185_ROM_AUTO_1R
     port map (
      Q(3) => cur_id_V_fu_604(5),
      Q(2) => cur_id_V_fu_604(3),
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_185_q0 => p_ZL14storage_matrix_185_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__45_0\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__45_1\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_2__45_2\ => \cur_id_V_fu_604_reg[4]_rep_n_3\
    );
\p_ZL14storage_matrix_185_load_reg_6757_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_185_q0,
      Q => p_ZL14storage_matrix_185_load_reg_6757,
      R => '0'
    );
p_ZL14storage_matrix_186_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_186_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_186_q0 => p_ZL14storage_matrix_186_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_2__69_0\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_2__69_1\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__69_2\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__69_3\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_2__69_4\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_2__69_5\ => \cur_id_V_fu_604_reg[1]_rep_n_3\
    );
\p_ZL14storage_matrix_186_load_reg_6917_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_186_q0,
      Q => p_ZL14storage_matrix_186_load_reg_6917,
      R => '0'
    );
p_ZL14storage_matrix_187_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_187_ROM_AUTO_1R
     port map (
      Q(1) => cur_id_V_fu_604(2),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_187_q0 => p_ZL14storage_matrix_187_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__95_0\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_2__95_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_2__95_2\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_2__95_3\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_2__95_4\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\
    );
\p_ZL14storage_matrix_187_load_reg_7077_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_187_q0,
      Q => p_ZL14storage_matrix_187_load_reg_7077,
      R => '0'
    );
p_ZL14storage_matrix_188_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_188_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_188_q0 => p_ZL14storage_matrix_188_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_5\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_188_load_reg_7237_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_188_q0,
      Q => p_ZL14storage_matrix_188_load_reg_7237,
      R => '0'
    );
p_ZL14storage_matrix_189_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_189_ROM_AUTO_1R
     port map (
      Q(2 downto 1) => cur_id_V_fu_604(7 downto 6),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_189_q0 => p_ZL14storage_matrix_189_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__140_0\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_3__140_1\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_3__140_2\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_3__140_3\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\
    );
\p_ZL14storage_matrix_189_load_reg_7397_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_189_q0,
      Q => p_ZL14storage_matrix_189_load_reg_7397,
      R => '0'
    );
p_ZL14storage_matrix_18_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_18_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_18_q0 => p_ZL14storage_matrix_18_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[1]_rep__2_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\
    );
\p_ZL14storage_matrix_18_load_reg_6812_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_18_q0,
      Q => p_ZL14storage_matrix_18_load_reg_6812,
      R => '0'
    );
p_ZL14storage_matrix_190_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_190_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(7 downto 6),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_190_q0 => p_ZL14storage_matrix_190_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__165_0\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_2__165_1\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_i_2__165_2\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__165_3\ => \cur_id_V_fu_604_reg[1]_rep_n_3\
    );
\p_ZL14storage_matrix_190_load_reg_7557_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_190_q0,
      Q => p_ZL14storage_matrix_190_load_reg_7557,
      R => '0'
    );
p_ZL14storage_matrix_191_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_191_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_191_q0 => p_ZL14storage_matrix_191_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_3__190_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_3__190_1\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__190_2\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_3__190_3\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_3__190_4\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3__190_5\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\
    );
\p_ZL14storage_matrix_191_load_reg_7717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_191_q0,
      Q => p_ZL14storage_matrix_191_load_reg_7717,
      R => '0'
    );
p_ZL14storage_matrix_192_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_192_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_192_q0 => p_ZL14storage_matrix_192_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__20_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_3__20_1\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_3__20_2\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_3__20_3\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_3__20_4\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_3__20_5\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\
    );
\p_ZL14storage_matrix_192_load_reg_6602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_192_q0,
      Q => p_ZL14storage_matrix_192_load_reg_6602,
      R => '0'
    );
p_ZL14storage_matrix_193_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_193_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_193_q0 => p_ZL14storage_matrix_193_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\
    );
\p_ZL14storage_matrix_193_load_reg_6762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_193_q0,
      Q => p_ZL14storage_matrix_193_load_reg_6762,
      R => '0'
    );
p_ZL14storage_matrix_194_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_194_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(2),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_194_q0 => p_ZL14storage_matrix_194_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__70_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_3__70_1\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_3__70_2\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_3__70_3\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3__70_4\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_3__70_5\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\
    );
\p_ZL14storage_matrix_194_load_reg_6922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_194_q0,
      Q => p_ZL14storage_matrix_194_load_reg_6922,
      R => '0'
    );
p_ZL14storage_matrix_195_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_195_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_195_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_2\(1) => cur_id_V_fu_604(4),
      \q0_reg[0]_2\(0) => cur_id_V_fu_604(2),
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\
    );
\p_ZL14storage_matrix_195_load_reg_7082_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_195_U_n_3,
      Q => p_ZL14storage_matrix_195_load_reg_7082,
      R => '0'
    );
p_ZL14storage_matrix_196_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_196_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_196_q0 => p_ZL14storage_matrix_196_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_3__116_0\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_3__116_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_3__116_2\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_3__116_3\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_3__116_4\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__116_5\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\
    );
\p_ZL14storage_matrix_196_load_reg_7242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_196_q0,
      Q => p_ZL14storage_matrix_196_load_reg_7242,
      R => '0'
    );
p_ZL14storage_matrix_197_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_197_ROM_AUTO_1R
     port map (
      Q(5 downto 3) => cur_id_V_fu_604(7 downto 5),
      Q(2 downto 1) => cur_id_V_fu_604(3 downto 2),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_197_q0 => p_ZL14storage_matrix_197_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__141_0\ => \cur_id_V_fu_604_reg[4]_rep_n_3\
    );
\p_ZL14storage_matrix_197_load_reg_7402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_197_q0,
      Q => p_ZL14storage_matrix_197_load_reg_7402,
      R => '0'
    );
p_ZL14storage_matrix_198_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_198_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_198_q0 => p_ZL14storage_matrix_198_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_2__166_0\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_2__166_1\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_2__166_2\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_2__166_3\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_2__166_4\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_2__166_5\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\
    );
\p_ZL14storage_matrix_198_load_reg_7562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_198_q0,
      Q => p_ZL14storage_matrix_198_load_reg_7562,
      R => '0'
    );
p_ZL14storage_matrix_199_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_199_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_199_q0 => p_ZL14storage_matrix_199_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_3__191_0\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__191_1\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_3__191_2\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_3__191_3\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_3__191_4\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__191_5\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\
    );
\p_ZL14storage_matrix_199_load_reg_7722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_199_q0,
      Q => p_ZL14storage_matrix_199_load_reg_7722,
      R => '0'
    );
p_ZL14storage_matrix_19_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_19_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(5),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_19_q0 => p_ZL14storage_matrix_19_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__79_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_3__79_1\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_3__79_2\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_3__79_3\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_3__79_4\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\
    );
\p_ZL14storage_matrix_19_load_reg_6972_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_19_q0,
      Q => p_ZL14storage_matrix_19_load_reg_6972,
      R => '0'
    );
p_ZL14storage_matrix_1_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_1_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(0) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_1_q0 => p_ZL14storage_matrix_1_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_2__27_0\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_2__27_1\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_2__27_2\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__27_3\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_2__27_4\ => \cur_id_V_fu_604_reg[1]_rep_n_3\
    );
\p_ZL14storage_matrix_1_load_reg_6642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_1_q0,
      Q => p_ZL14storage_matrix_1_load_reg_6642,
      R => '0'
    );
p_ZL14storage_matrix_200_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_200_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_200_q0 => p_ZL14storage_matrix_200_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__21_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__21_1\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_2__21_2\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_2__21_3\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_2__21_4\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__21_5\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\
    );
\p_ZL14storage_matrix_200_load_reg_6607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_200_q0,
      Q => p_ZL14storage_matrix_200_load_reg_6607,
      R => '0'
    );
p_ZL14storage_matrix_201_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_201_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_201_q0 => p_ZL14storage_matrix_201_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_2__46_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_2__46_1\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_2__46_2\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_2__46_3\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_2__46_4\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_2__46_5\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\
    );
\p_ZL14storage_matrix_201_load_reg_6767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_201_q0,
      Q => p_ZL14storage_matrix_201_load_reg_6767,
      R => '0'
    );
p_ZL14storage_matrix_202_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_202_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(2),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_202_q0 => p_ZL14storage_matrix_202_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__71_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_3__71_1\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_3__71_2\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_3__71_3\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_3__71_4\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_3__71_5\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\
    );
\p_ZL14storage_matrix_202_load_reg_6927_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_202_q0,
      Q => p_ZL14storage_matrix_202_load_reg_6927,
      R => '0'
    );
p_ZL14storage_matrix_203_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_203_ROM_AUTO_1R
     port map (
      Q(1) => cur_id_V_fu_604(4),
      Q(0) => cur_id_V_fu_604(2),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_203_q0 => p_ZL14storage_matrix_203_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__96_0\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_2__96_1\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_2__96_2\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_2__96_3\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_2__96_4\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\
    );
\p_ZL14storage_matrix_203_load_reg_7087_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_203_q0,
      Q => p_ZL14storage_matrix_203_load_reg_7087,
      R => '0'
    );
p_ZL14storage_matrix_204_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_204_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_204_q0 => p_ZL14storage_matrix_204_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_2__117_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_2__117_1\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_2__117_2\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_2__117_3\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_2__117_4\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_2__117_5\ => \cur_id_V_fu_604_reg[6]_rep__5_n_3\
    );
\p_ZL14storage_matrix_204_load_reg_7247_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_204_q0,
      Q => p_ZL14storage_matrix_204_load_reg_7247,
      R => '0'
    );
p_ZL14storage_matrix_205_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_205_ROM_AUTO_1R
     port map (
      Q(5 downto 3) => cur_id_V_fu_604(7 downto 5),
      Q(2 downto 1) => cur_id_V_fu_604(3 downto 2),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_205_q0 => p_ZL14storage_matrix_205_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__142_0\ => \cur_id_V_fu_604_reg[4]_rep_n_3\
    );
\p_ZL14storage_matrix_205_load_reg_7407_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_205_q0,
      Q => p_ZL14storage_matrix_205_load_reg_7407,
      R => '0'
    );
p_ZL14storage_matrix_206_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_206_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_206_q0 => p_ZL14storage_matrix_206_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\
    );
\p_ZL14storage_matrix_206_load_reg_7567_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_206_q0,
      Q => p_ZL14storage_matrix_206_load_reg_7567,
      R => '0'
    );
p_ZL14storage_matrix_207_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_207_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_207_q0 => p_ZL14storage_matrix_207_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_3__192_0\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__192_1\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3__192_2\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_3__192_3\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__192_4\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_3__192_5\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\
    );
\p_ZL14storage_matrix_207_load_reg_7727_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_207_q0,
      Q => p_ZL14storage_matrix_207_load_reg_7727,
      R => '0'
    );
p_ZL14storage_matrix_208_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_208_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_208_q0 => p_ZL14storage_matrix_208_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__22_0\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_3__22_1\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_3__22_2\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_3__22_3\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_3__22_4\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__22_5\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\
    );
\p_ZL14storage_matrix_208_load_reg_6612_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_208_q0,
      Q => p_ZL14storage_matrix_208_load_reg_6612,
      R => '0'
    );
p_ZL14storage_matrix_209_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_209_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_209_q0 => p_ZL14storage_matrix_209_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_3__47_0\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_3__47_1\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_3__47_2\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_3__47_3\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_3__47_4\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_3__47_5\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\
    );
\p_ZL14storage_matrix_209_load_reg_6772_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_209_q0,
      Q => p_ZL14storage_matrix_209_load_reg_6772,
      R => '0'
    );
p_ZL14storage_matrix_20_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_20_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_20_U_n_3,
      \q0_reg[0]_1\(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\
    );
\p_ZL14storage_matrix_20_load_reg_7132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_20_U_n_3,
      Q => p_ZL14storage_matrix_20_load_reg_7132,
      R => '0'
    );
p_ZL14storage_matrix_210_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_210_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(2),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_210_q0 => p_ZL14storage_matrix_210_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__72_0\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_3__72_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_3__72_2\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_3__72_3\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_3__72_4\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\
    );
\p_ZL14storage_matrix_210_load_reg_6932_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_210_q0,
      Q => p_ZL14storage_matrix_210_load_reg_6932,
      R => '0'
    );
p_ZL14storage_matrix_211_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_211_ROM_AUTO_1R
     port map (
      Q(1) => cur_id_V_fu_604(4),
      Q(0) => cur_id_V_fu_604(2),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_211_q0 => p_ZL14storage_matrix_211_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__97_0\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_2__97_1\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_2__97_2\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_2__97_3\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\
    );
\p_ZL14storage_matrix_211_load_reg_7092_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_211_q0,
      Q => p_ZL14storage_matrix_211_load_reg_7092,
      R => '0'
    );
p_ZL14storage_matrix_212_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_212_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(0) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_212_q0 => p_ZL14storage_matrix_212_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_2__118_0\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_2__118_1\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_2__118_2\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_2__118_3\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_2__118_4\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_2__118_5\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\
    );
\p_ZL14storage_matrix_212_load_reg_7252_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_212_q0,
      Q => p_ZL14storage_matrix_212_load_reg_7252,
      R => '0'
    );
p_ZL14storage_matrix_213_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_213_ROM_AUTO_1R
     port map (
      Q(5 downto 3) => cur_id_V_fu_604(7 downto 5),
      Q(2 downto 1) => cur_id_V_fu_604(3 downto 2),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_213_q0 => p_ZL14storage_matrix_213_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__143_0\ => \cur_id_V_fu_604_reg[4]_rep_n_3\
    );
\p_ZL14storage_matrix_213_load_reg_7412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_213_q0,
      Q => p_ZL14storage_matrix_213_load_reg_7412,
      R => '0'
    );
p_ZL14storage_matrix_214_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_214_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_214_q0 => p_ZL14storage_matrix_214_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_3__167_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_3__167_1\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_3__167_2\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__167_3\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_3__167_4\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3__167_5\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\
    );
\p_ZL14storage_matrix_214_load_reg_7572_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_214_q0,
      Q => p_ZL14storage_matrix_214_load_reg_7572,
      R => '0'
    );
p_ZL14storage_matrix_215_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_215_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_215_q0 => p_ZL14storage_matrix_215_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__193_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_3__193_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_3__193_2\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_3__193_3\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3__193_4\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__193_5\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\
    );
\p_ZL14storage_matrix_215_load_reg_7732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_215_q0,
      Q => p_ZL14storage_matrix_215_load_reg_7732,
      R => '0'
    );
p_ZL14storage_matrix_216_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_216_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_216_q0 => p_ZL14storage_matrix_216_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__23_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_2__23_1\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_2__23_2\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__23_3\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_2__23_4\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_2__23_5\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\
    );
\p_ZL14storage_matrix_216_load_reg_6617_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_216_q0,
      Q => p_ZL14storage_matrix_216_load_reg_6617,
      R => '0'
    );
p_ZL14storage_matrix_217_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_217_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_217_q0 => p_ZL14storage_matrix_217_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_2__48_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_2__48_1\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_2__48_2\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_2__48_3\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_2__48_4\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_2__48_5\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\
    );
\p_ZL14storage_matrix_217_load_reg_6777_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_217_q0,
      Q => p_ZL14storage_matrix_217_load_reg_6777,
      R => '0'
    );
p_ZL14storage_matrix_218_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_218_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(2),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_218_q0 => p_ZL14storage_matrix_218_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__73_0\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_3__73_1\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_3__73_2\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_3__73_3\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_3__73_4\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\
    );
\p_ZL14storage_matrix_218_load_reg_6937_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_218_q0,
      Q => p_ZL14storage_matrix_218_load_reg_6937,
      R => '0'
    );
p_ZL14storage_matrix_219_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_219_ROM_AUTO_1R
     port map (
      Q(1) => cur_id_V_fu_604(4),
      Q(0) => cur_id_V_fu_604(2),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_219_q0 => p_ZL14storage_matrix_219_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__98_0\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_2__98_1\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_2__98_2\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_2__98_3\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_2__98_4\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\
    );
\p_ZL14storage_matrix_219_load_reg_7097_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_219_q0,
      Q => p_ZL14storage_matrix_219_load_reg_7097,
      R => '0'
    );
p_ZL14storage_matrix_21_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_21_ROM_AUTO_1R
     port map (
      Q(5 downto 0) => cur_id_V_fu_604(5 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_21_q0 => p_ZL14storage_matrix_21_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__125_0\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_2__125_1\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\
    );
\p_ZL14storage_matrix_21_load_reg_7292_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_21_q0,
      Q => p_ZL14storage_matrix_21_load_reg_7292,
      R => '0'
    );
p_ZL14storage_matrix_220_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_220_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_220_q0 => p_ZL14storage_matrix_220_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_2__119_0\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_2__119_1\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_2__119_2\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_2__119_3\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_2__119_4\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_2__119_5\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\
    );
\p_ZL14storage_matrix_220_load_reg_7257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_220_q0,
      Q => p_ZL14storage_matrix_220_load_reg_7257,
      R => '0'
    );
p_ZL14storage_matrix_221_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_221_ROM_AUTO_1R
     port map (
      Q(5 downto 3) => cur_id_V_fu_604(7 downto 5),
      Q(2 downto 1) => cur_id_V_fu_604(3 downto 2),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_221_q0 => p_ZL14storage_matrix_221_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_221_load_reg_7417_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_221_q0,
      Q => p_ZL14storage_matrix_221_load_reg_7417,
      R => '0'
    );
p_ZL14storage_matrix_222_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_222_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(7 downto 6),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_222_q0 => p_ZL14storage_matrix_222_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__168_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_3__168_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_3__168_2\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_3__168_3\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\
    );
\p_ZL14storage_matrix_222_load_reg_7577_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_222_q0,
      Q => p_ZL14storage_matrix_222_load_reg_7577,
      R => '0'
    );
p_ZL14storage_matrix_223_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_223_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_223_q0 => p_ZL14storage_matrix_223_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\
    );
\p_ZL14storage_matrix_223_load_reg_7737_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_223_q0,
      Q => p_ZL14storage_matrix_223_load_reg_7737,
      R => '0'
    );
p_ZL14storage_matrix_224_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_224_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_224_q0 => p_ZL14storage_matrix_224_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__24_0\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_2__24_1\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__24_2\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_2__24_3\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_2__24_4\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\
    );
\p_ZL14storage_matrix_224_load_reg_6622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_224_q0,
      Q => p_ZL14storage_matrix_224_load_reg_6622,
      R => '0'
    );
p_ZL14storage_matrix_225_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_225_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_225_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_6\ => \cur_id_V_fu_604_reg[5]_rep_n_3\
    );
\p_ZL14storage_matrix_225_load_reg_6782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_225_U_n_3,
      Q => p_ZL14storage_matrix_225_load_reg_6782,
      R => '0'
    );
p_ZL14storage_matrix_226_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_226_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_226_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_5\(0) => cur_id_V_fu_604(2),
      \q0_reg[0]_6\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\
    );
\p_ZL14storage_matrix_226_load_reg_6942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_226_U_n_3,
      Q => p_ZL14storage_matrix_226_load_reg_6942,
      R => '0'
    );
p_ZL14storage_matrix_227_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_227_ROM_AUTO_1R
     port map (
      Q(1) => cur_id_V_fu_604(4),
      Q(0) => cur_id_V_fu_604(2),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_227_q0 => p_ZL14storage_matrix_227_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__99_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_2__99_1\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_2__99_2\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_2__99_3\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\
    );
\p_ZL14storage_matrix_227_load_reg_7102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_227_q0,
      Q => p_ZL14storage_matrix_227_load_reg_7102,
      R => '0'
    );
p_ZL14storage_matrix_228_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_228_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_228_q0 => p_ZL14storage_matrix_228_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\
    );
\p_ZL14storage_matrix_228_load_reg_7262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_228_q0,
      Q => p_ZL14storage_matrix_228_load_reg_7262,
      R => '0'
    );
p_ZL14storage_matrix_229_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_229_ROM_AUTO_1R
     port map (
      Q(5 downto 3) => cur_id_V_fu_604(7 downto 5),
      Q(2 downto 1) => cur_id_V_fu_604(3 downto 2),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_229_q0 => p_ZL14storage_matrix_229_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__145_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_2__145_1\ => \cur_id_V_fu_604_reg[4]_rep_n_3\
    );
\p_ZL14storage_matrix_229_load_reg_7422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_229_q0,
      Q => p_ZL14storage_matrix_229_load_reg_7422,
      R => '0'
    );
p_ZL14storage_matrix_22_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_22_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_22_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_6\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\
    );
\p_ZL14storage_matrix_22_load_reg_7452_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_22_U_n_3,
      Q => p_ZL14storage_matrix_22_load_reg_7452,
      R => '0'
    );
p_ZL14storage_matrix_230_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_230_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(6),
      address0(0) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_230_q0 => p_ZL14storage_matrix_230_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__169_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_2__169_1\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_2__169_2\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_2__169_3\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_2__169_4\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\
    );
\p_ZL14storage_matrix_230_load_reg_7582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_230_q0,
      Q => p_ZL14storage_matrix_230_load_reg_7582,
      R => '0'
    );
p_ZL14storage_matrix_231_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_231_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_231_q0 => p_ZL14storage_matrix_231_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\
    );
\p_ZL14storage_matrix_231_load_reg_7742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_231_q0,
      Q => p_ZL14storage_matrix_231_load_reg_7742,
      R => '0'
    );
p_ZL14storage_matrix_232_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_232_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_232_q0 => p_ZL14storage_matrix_232_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_5\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_232_load_reg_6627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_232_q0,
      Q => p_ZL14storage_matrix_232_load_reg_6627,
      R => '0'
    );
p_ZL14storage_matrix_233_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_233_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_233_q0 => p_ZL14storage_matrix_233_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_3__49_0\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_3__49_1\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_3__49_2\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__49_3\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_3__49_4\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_3__49_5\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\
    );
\p_ZL14storage_matrix_233_load_reg_6787_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_233_q0,
      Q => p_ZL14storage_matrix_233_load_reg_6787,
      R => '0'
    );
p_ZL14storage_matrix_234_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_234_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(2),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_234_q0 => p_ZL14storage_matrix_234_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__74_0\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_2__74_1\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_2__74_2\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_2__74_3\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_2__74_4\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\
    );
\p_ZL14storage_matrix_234_load_reg_6947_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_234_q0,
      Q => p_ZL14storage_matrix_234_load_reg_6947,
      R => '0'
    );
p_ZL14storage_matrix_235_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_235_ROM_AUTO_1R
     port map (
      Q(1) => cur_id_V_fu_604(4),
      Q(0) => cur_id_V_fu_604(2),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_235_q0 => p_ZL14storage_matrix_235_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__100_0\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_3__100_1\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_3__100_2\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_3__100_3\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\
    );
\p_ZL14storage_matrix_235_load_reg_7107_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_235_q0,
      Q => p_ZL14storage_matrix_235_load_reg_7107,
      R => '0'
    );
p_ZL14storage_matrix_236_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_236_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_236_q0 => p_ZL14storage_matrix_236_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_3__120_0\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_3__120_1\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_3__120_2\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_3__120_3\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__120_4\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_3__120_5\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\
    );
\p_ZL14storage_matrix_236_load_reg_7267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_236_q0,
      Q => p_ZL14storage_matrix_236_load_reg_7267,
      R => '0'
    );
p_ZL14storage_matrix_237_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_237_ROM_AUTO_1R
     port map (
      Q(3) => cur_id_V_fu_604(5),
      Q(2 downto 1) => cur_id_V_fu_604(3 downto 2),
      Q(0) => cur_id_V_fu_604(0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_237_q0 => p_ZL14storage_matrix_237_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_237_load_reg_7427_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_237_q0,
      Q => p_ZL14storage_matrix_237_load_reg_7427,
      R => '0'
    );
p_ZL14storage_matrix_238_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_238_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_238_q0 => p_ZL14storage_matrix_238_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_2__170_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_3__170_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_3__170_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_3__170_2\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_3__170_3\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_3__170_4\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\
    );
\p_ZL14storage_matrix_238_load_reg_7587_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_238_q0,
      Q => p_ZL14storage_matrix_238_load_reg_7587,
      R => '0'
    );
p_ZL14storage_matrix_239_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_239_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(7 downto 6),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_239_q0 => p_ZL14storage_matrix_239_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__194_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_3__194_1\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__194_2\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_3__194_3\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\
    );
\p_ZL14storage_matrix_239_load_reg_7747_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_239_q0,
      Q => p_ZL14storage_matrix_239_load_reg_7747,
      R => '0'
    );
p_ZL14storage_matrix_23_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_23_ROM_AUTO_1R
     port map (
      Q(6 downto 1) => cur_id_V_fu_604(7 downto 2),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_23_q0 => p_ZL14storage_matrix_23_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_23_load_reg_7612_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_23_q0,
      Q => p_ZL14storage_matrix_23_load_reg_7612,
      R => '0'
    );
p_ZL14storage_matrix_240_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_240_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_240_q0 => p_ZL14storage_matrix_240_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__25_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_2__25_1\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_2__25_2\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_2__25_3\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_2__25_4\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_2__25_5\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\
    );
\p_ZL14storage_matrix_240_load_reg_6632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_240_q0,
      Q => p_ZL14storage_matrix_240_load_reg_6632,
      R => '0'
    );
p_ZL14storage_matrix_241_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_241_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_241_q0 => p_ZL14storage_matrix_241_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_2__50_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_2__50_1\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__50_2\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_2__50_3\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_2__50_4\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_2__50_5\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\
    );
\p_ZL14storage_matrix_241_load_reg_6792_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_241_q0,
      Q => p_ZL14storage_matrix_241_load_reg_6792,
      R => '0'
    );
p_ZL14storage_matrix_242_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_242_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(2),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_242_q0 => p_ZL14storage_matrix_242_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__75_0\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_2__75_1\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_2__75_2\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_2__75_3\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__75_4\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\
    );
\p_ZL14storage_matrix_242_load_reg_6952_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_242_q0,
      Q => p_ZL14storage_matrix_242_load_reg_6952,
      R => '0'
    );
p_ZL14storage_matrix_243_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_243_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_243_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_4\(1) => cur_id_V_fu_604(4),
      \q0_reg[0]_4\(0) => cur_id_V_fu_604(2),
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\
    );
\p_ZL14storage_matrix_243_load_reg_7112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_243_U_n_3,
      Q => p_ZL14storage_matrix_243_load_reg_7112,
      R => '0'
    );
p_ZL14storage_matrix_244_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_244_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_244_q0 => p_ZL14storage_matrix_244_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_3__121_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_3__121_1\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_3__121_2\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_3__121_3\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3__121_4\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__121_5\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\
    );
\p_ZL14storage_matrix_244_load_reg_7272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_244_q0,
      Q => p_ZL14storage_matrix_244_load_reg_7272,
      R => '0'
    );
p_ZL14storage_matrix_245_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_245_ROM_AUTO_1R
     port map (
      Q(3) => cur_id_V_fu_604(5),
      Q(2 downto 1) => cur_id_V_fu_604(3 downto 2),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_245_q0 => p_ZL14storage_matrix_245_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__146_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_3__146_1\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_3__146_2\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__146_3\ => \cur_id_V_fu_604_reg[4]_rep_n_3\
    );
\p_ZL14storage_matrix_245_load_reg_7432_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_245_q0,
      Q => p_ZL14storage_matrix_245_load_reg_7432,
      R => '0'
    );
p_ZL14storage_matrix_246_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_246_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(7 downto 6),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_246_q0 => p_ZL14storage_matrix_246_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__171_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_2__171_1\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_2__171_2\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_2__171_3\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\
    );
\p_ZL14storage_matrix_246_load_reg_7592_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_246_q0,
      Q => p_ZL14storage_matrix_246_load_reg_7592,
      R => '0'
    );
p_ZL14storage_matrix_247_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_247_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_247_q0 => p_ZL14storage_matrix_247_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_3__195_0\ => \cur_id_V_fu_604_reg[6]_rep__5_n_3\,
      \q0_reg[0]_i_3__195_1\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__195_2\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_3__195_3\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3__195_4\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__195_5\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\
    );
\p_ZL14storage_matrix_247_load_reg_7752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_247_q0,
      Q => p_ZL14storage_matrix_247_load_reg_7752,
      R => '0'
    );
p_ZL14storage_matrix_248_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_248_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_248_q0 => p_ZL14storage_matrix_248_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__26_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_3__26_1\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_3__26_2\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_3__26_3\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__26_4\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_3__26_5\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\
    );
\p_ZL14storage_matrix_248_load_reg_6637_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_248_q0,
      Q => p_ZL14storage_matrix_248_load_reg_6637,
      R => '0'
    );
p_ZL14storage_matrix_249_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_249_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_249_q0 => p_ZL14storage_matrix_249_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_3__51_0\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_3__51_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_3__51_2\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_i_3__51_3\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_3__51_4\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_3__51_5\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\
    );
\p_ZL14storage_matrix_249_load_reg_6797_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_249_q0,
      Q => p_ZL14storage_matrix_249_load_reg_6797,
      R => '0'
    );
p_ZL14storage_matrix_24_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_24_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_24_q0 => p_ZL14storage_matrix_24_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__2_0\ => \cur_id_V_fu_604_reg[4]_rep__4_n_3\,
      \q0_reg[0]_i_2__2_1\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_2__2_2\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_2__2_3\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_2__2_4\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_2__2_5\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\
    );
\p_ZL14storage_matrix_24_load_reg_6497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_24_q0,
      Q => p_ZL14storage_matrix_24_load_reg_6497,
      R => '0'
    );
p_ZL14storage_matrix_250_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_250_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(2),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_250_q0 => p_ZL14storage_matrix_250_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__76_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_3__76_1\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_3__76_2\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_3__76_3\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_3__76_4\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\
    );
\p_ZL14storage_matrix_250_load_reg_6957_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_250_q0,
      Q => p_ZL14storage_matrix_250_load_reg_6957,
      R => '0'
    );
p_ZL14storage_matrix_251_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_251_ROM_AUTO_1R
     port map (
      Q(1) => cur_id_V_fu_604(4),
      Q(0) => cur_id_V_fu_604(2),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_251_q0 => p_ZL14storage_matrix_251_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__101_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_3__101_1\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_3__101_2\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_3__101_3\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\
    );
\p_ZL14storage_matrix_251_load_reg_7117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_251_q0,
      Q => p_ZL14storage_matrix_251_load_reg_7117,
      R => '0'
    );
p_ZL14storage_matrix_252_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_252_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_252_q0 => p_ZL14storage_matrix_252_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_3__122_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_3__122_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_3__122_2\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3__122_3\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_3__122_4\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__122_5\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\
    );
\p_ZL14storage_matrix_252_load_reg_7277_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_252_q0,
      Q => p_ZL14storage_matrix_252_load_reg_7277,
      R => '0'
    );
p_ZL14storage_matrix_253_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_253_ROM_AUTO_1R
     port map (
      Q(3) => cur_id_V_fu_604(5),
      Q(2 downto 1) => cur_id_V_fu_604(3 downto 2),
      Q(0) => cur_id_V_fu_604(0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_253_q0 => p_ZL14storage_matrix_253_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_253_load_reg_7437_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_253_q0,
      Q => p_ZL14storage_matrix_253_load_reg_7437,
      R => '0'
    );
p_ZL14storage_matrix_254_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_254_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(7 downto 6),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_254_q0 => p_ZL14storage_matrix_254_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[4]_rep__2_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_6\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_254_load_reg_7597_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_254_q0,
      Q => p_ZL14storage_matrix_254_load_reg_7597,
      R => '0'
    );
p_ZL14storage_matrix_255_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_255_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(7 downto 6),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_255_q0 => p_ZL14storage_matrix_255_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__196_0\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__196_1\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_3__196_2\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_3__196_3\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\
    );
\p_ZL14storage_matrix_255_load_reg_7757_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_255_q0,
      Q => p_ZL14storage_matrix_255_load_reg_7757,
      R => '0'
    );
p_ZL14storage_matrix_25_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_25_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_25_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_6\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\
    );
\p_ZL14storage_matrix_25_load_reg_6657_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_25_U_n_3,
      Q => p_ZL14storage_matrix_25_load_reg_6657,
      R => '0'
    );
p_ZL14storage_matrix_26_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_26_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_26_q0 => p_ZL14storage_matrix_26_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_2__54_0\ => \cur_id_V_fu_604_reg[1]_rep__2_n_3\,
      \q0_reg[0]_i_2__54_1\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_2__54_2\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_2__54_3\ => \cur_id_V_fu_604_reg[6]_rep__5_n_3\,
      \q0_reg[0]_i_2__54_4\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_2__54_5\ => \cur_id_V_fu_604_reg[3]_rep_n_3\
    );
\p_ZL14storage_matrix_26_load_reg_6817_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_26_q0,
      Q => p_ZL14storage_matrix_26_load_reg_6817,
      R => '0'
    );
p_ZL14storage_matrix_27_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_27_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(5),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_27_q0 => p_ZL14storage_matrix_27_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_5\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_27_load_reg_6977_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_27_q0,
      Q => p_ZL14storage_matrix_27_load_reg_6977,
      R => '0'
    );
p_ZL14storage_matrix_28_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_28_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_28_q0 => p_ZL14storage_matrix_28_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_4\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_28_load_reg_7137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_28_q0,
      Q => p_ZL14storage_matrix_28_load_reg_7137,
      R => '0'
    );
p_ZL14storage_matrix_29_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_29_ROM_AUTO_1R
     port map (
      Q(5 downto 0) => cur_id_V_fu_604(5 downto 0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_29_q0 => p_ZL14storage_matrix_29_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_29_load_reg_7297_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_29_q0,
      Q => p_ZL14storage_matrix_29_load_reg_7297,
      R => '0'
    );
p_ZL14storage_matrix_2_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_2_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_2_q0 => p_ZL14storage_matrix_2_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__2_n_3\,
      \q0_reg[0]_i_2__52_0\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_2__52_1\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_2__52_2\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_2__52_3\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_2__52_4\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_2__52_5\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\
    );
\p_ZL14storage_matrix_2_load_reg_6802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_2_q0,
      Q => p_ZL14storage_matrix_2_load_reg_6802,
      R => '0'
    );
p_ZL14storage_matrix_30_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_30_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_30_q0 => p_ZL14storage_matrix_30_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_2__149_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_2__149_1\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_2__149_2\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_2__149_3\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_2__149_4\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_2__149_5\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\
    );
\p_ZL14storage_matrix_30_load_reg_7457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_30_q0,
      Q => p_ZL14storage_matrix_30_load_reg_7457,
      R => '0'
    );
p_ZL14storage_matrix_31_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_31_ROM_AUTO_1R
     port map (
      Q(5) => cur_id_V_fu_604(7),
      Q(4 downto 1) => cur_id_V_fu_604(5 downto 2),
      Q(0) => cur_id_V_fu_604(0),
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_31_q0 => p_ZL14storage_matrix_31_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__175_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\
    );
\p_ZL14storage_matrix_31_load_reg_7617_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_31_q0,
      Q => p_ZL14storage_matrix_31_load_reg_7617,
      R => '0'
    );
p_ZL14storage_matrix_32_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_32_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_32_q0 => p_ZL14storage_matrix_32_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_3__3_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_3__3_1\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_3__3_2\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_3__3_3\ => \cur_id_V_fu_604_reg[4]_rep__4_n_3\,
      \q0_reg[0]_i_3__3_4\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__3_5\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\
    );
\p_ZL14storage_matrix_32_load_reg_6502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_32_q0,
      Q => p_ZL14storage_matrix_32_load_reg_6502,
      R => '0'
    );
p_ZL14storage_matrix_33_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_33_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_33_q0 => p_ZL14storage_matrix_33_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__30_0\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_2__30_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_2__30_2\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_2__30_3\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_2__30_4\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_2__30_5\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\
    );
\p_ZL14storage_matrix_33_load_reg_6662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_33_q0,
      Q => p_ZL14storage_matrix_33_load_reg_6662,
      R => '0'
    );
p_ZL14storage_matrix_34_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_34_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_34_q0 => p_ZL14storage_matrix_34_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__2_n_3\,
      \q0_reg[0]_i_2__55_0\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_2__55_1\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_2__55_2\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_2__55_3\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__55_4\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_2__55_5\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\
    );
\p_ZL14storage_matrix_34_load_reg_6822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_34_q0,
      Q => p_ZL14storage_matrix_34_load_reg_6822,
      R => '0'
    );
p_ZL14storage_matrix_35_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_35_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(5),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_35_q0 => p_ZL14storage_matrix_35_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__80_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_3__80_1\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_3__80_2\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_3__80_3\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_3__80_4\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\
    );
\p_ZL14storage_matrix_35_load_reg_6982_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_35_q0,
      Q => p_ZL14storage_matrix_35_load_reg_6982,
      R => '0'
    );
p_ZL14storage_matrix_36_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_36_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_36_q0 => p_ZL14storage_matrix_36_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__103_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_3__103_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_3__103_2\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_3__103_3\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_3__103_4\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3__103_5\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\
    );
\p_ZL14storage_matrix_36_load_reg_7142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_36_q0,
      Q => p_ZL14storage_matrix_36_load_reg_7142,
      R => '0'
    );
p_ZL14storage_matrix_37_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_37_ROM_AUTO_1R
     port map (
      Q(5 downto 0) => cur_id_V_fu_604(5 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_37_q0 => p_ZL14storage_matrix_37_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__126_0\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_2__126_1\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\
    );
\p_ZL14storage_matrix_37_load_reg_7302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_37_q0,
      Q => p_ZL14storage_matrix_37_load_reg_7302,
      R => '0'
    );
p_ZL14storage_matrix_38_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_38_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_38_q0 => p_ZL14storage_matrix_38_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_3__150_0\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_3__150_1\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_3__150_2\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3__150_3\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__150_4\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_3__150_5\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\
    );
\p_ZL14storage_matrix_38_load_reg_7462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_38_q0,
      Q => p_ZL14storage_matrix_38_load_reg_7462,
      R => '0'
    );
p_ZL14storage_matrix_39_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_39_ROM_AUTO_1R
     port map (
      Q(6 downto 1) => cur_id_V_fu_604(7 downto 2),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_39_q0 => p_ZL14storage_matrix_39_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__176_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\
    );
\p_ZL14storage_matrix_39_load_reg_7622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_39_q0,
      Q => p_ZL14storage_matrix_39_load_reg_7622,
      R => '0'
    );
p_ZL14storage_matrix_3_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_3_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(5),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_3_q0 => p_ZL14storage_matrix_3_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__77_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_2__77_1\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_2__77_2\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_2__77_3\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_2__77_4\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\
    );
\p_ZL14storage_matrix_3_load_reg_6962_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_3_q0,
      Q => p_ZL14storage_matrix_3_load_reg_6962,
      R => '0'
    );
p_ZL14storage_matrix_40_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_40_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_40_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[4]_rep__4_n_3\,
      \q0_reg[0]_6\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\
    );
\p_ZL14storage_matrix_40_load_reg_6507_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_40_U_n_3,
      Q => p_ZL14storage_matrix_40_load_reg_6507,
      R => '0'
    );
p_ZL14storage_matrix_41_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_41_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_41_q0 => p_ZL14storage_matrix_41_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__31_0\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__31_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_2__31_2\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_2__31_3\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_2__31_4\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_2__31_5\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\
    );
\p_ZL14storage_matrix_41_load_reg_6667_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_41_q0,
      Q => p_ZL14storage_matrix_41_load_reg_6667,
      R => '0'
    );
p_ZL14storage_matrix_42_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_42_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_42_q0 => p_ZL14storage_matrix_42_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_3__56_0\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_3__56_1\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__56_2\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_3__56_3\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__56_4\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_3__56_5\ => \cur_id_V_fu_604_reg[1]_rep__2_n_3\
    );
\p_ZL14storage_matrix_42_load_reg_6827_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_42_q0,
      Q => p_ZL14storage_matrix_42_load_reg_6827,
      R => '0'
    );
p_ZL14storage_matrix_43_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_43_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(5),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_43_q0 => p_ZL14storage_matrix_43_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__81_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_3__81_1\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_3__81_2\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_3__81_3\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_3__81_4\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\
    );
\p_ZL14storage_matrix_43_load_reg_6987_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_43_q0,
      Q => p_ZL14storage_matrix_43_load_reg_6987,
      R => '0'
    );
p_ZL14storage_matrix_44_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_44_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_44_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_2\(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\
    );
\p_ZL14storage_matrix_44_load_reg_7147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_44_U_n_3,
      Q => p_ZL14storage_matrix_44_load_reg_7147,
      R => '0'
    );
p_ZL14storage_matrix_45_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_45_ROM_AUTO_1R
     port map (
      Q(5 downto 0) => cur_id_V_fu_604(5 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_45_q0 => p_ZL14storage_matrix_45_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__127_0\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_3__127_1\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\
    );
\p_ZL14storage_matrix_45_load_reg_7307_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_45_q0,
      Q => p_ZL14storage_matrix_45_load_reg_7307,
      R => '0'
    );
p_ZL14storage_matrix_46_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_46_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_46_q0 => p_ZL14storage_matrix_46_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_2__151_0\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_2__151_1\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_2__151_2\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_2__151_3\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_2__151_4\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_2__151_5\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\
    );
\p_ZL14storage_matrix_46_load_reg_7467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_46_q0,
      Q => p_ZL14storage_matrix_46_load_reg_7467,
      R => '0'
    );
p_ZL14storage_matrix_47_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_47_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_47_U_n_3,
      \q0_reg[0]_1\(4 downto 1) => cur_id_V_fu_604(5 downto 2),
      \q0_reg[0]_1\(0) => cur_id_V_fu_604(0),
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\
    );
\p_ZL14storage_matrix_47_load_reg_7627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_47_U_n_3,
      Q => p_ZL14storage_matrix_47_load_reg_7627,
      R => '0'
    );
p_ZL14storage_matrix_48_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_48_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_48_q0 => p_ZL14storage_matrix_48_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_i_3__4_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_3__4_1\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_3__4_2\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_3__4_3\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__4_4\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_3__4_5\ => \cur_id_V_fu_604_reg[4]_rep__4_n_3\
    );
\p_ZL14storage_matrix_48_load_reg_6512_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_48_q0,
      Q => p_ZL14storage_matrix_48_load_reg_6512,
      R => '0'
    );
p_ZL14storage_matrix_49_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_49_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_49_q0 => p_ZL14storage_matrix_49_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_2__32_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__32_1\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__32_2\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_2__32_3\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_2__32_4\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_2__32_5\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\
    );
\p_ZL14storage_matrix_49_load_reg_6672_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_49_q0,
      Q => p_ZL14storage_matrix_49_load_reg_6672,
      R => '0'
    );
p_ZL14storage_matrix_4_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_4_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      address0(0) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_4_q0 => p_ZL14storage_matrix_4_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__102_0\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_2__102_1\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_2__102_2\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_2__102_3\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\
    );
\p_ZL14storage_matrix_4_load_reg_7122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_4_q0,
      Q => p_ZL14storage_matrix_4_load_reg_7122,
      R => '0'
    );
p_ZL14storage_matrix_50_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_50_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_50_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[1]_rep__2_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_6\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\
    );
\p_ZL14storage_matrix_50_load_reg_6832_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_50_U_n_3,
      Q => p_ZL14storage_matrix_50_load_reg_6832,
      R => '0'
    );
p_ZL14storage_matrix_51_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_51_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(5),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_51_q0 => p_ZL14storage_matrix_51_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__82_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_2__82_1\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_2__82_2\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_2__82_3\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__82_4\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_2__82_5\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\
    );
\p_ZL14storage_matrix_51_load_reg_6992_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_51_q0,
      Q => p_ZL14storage_matrix_51_load_reg_6992,
      R => '0'
    );
p_ZL14storage_matrix_52_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_52_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_52_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_3\(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\
    );
\p_ZL14storage_matrix_52_load_reg_7152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_52_U_n_3,
      Q => p_ZL14storage_matrix_52_load_reg_7152,
      R => '0'
    );
p_ZL14storage_matrix_53_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_53_ROM_AUTO_1R
     port map (
      Q(5 downto 0) => cur_id_V_fu_604(5 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_53_q0 => p_ZL14storage_matrix_53_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__128_0\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_2__128_1\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\
    );
\p_ZL14storage_matrix_53_load_reg_7312_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_53_q0,
      Q => p_ZL14storage_matrix_53_load_reg_7312,
      R => '0'
    );
p_ZL14storage_matrix_54_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_54_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_54_q0 => p_ZL14storage_matrix_54_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_3__152_0\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_3__152_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_i_3__152_2\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3__152_3\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_3__152_4\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__152_5\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\
    );
\p_ZL14storage_matrix_54_load_reg_7472_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_54_q0,
      Q => p_ZL14storage_matrix_54_load_reg_7472,
      R => '0'
    );
p_ZL14storage_matrix_55_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_55_ROM_AUTO_1R
     port map (
      Q(4 downto 1) => cur_id_V_fu_604(5 downto 2),
      Q(0) => cur_id_V_fu_604(0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_55_q0 => p_ZL14storage_matrix_55_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_55_load_reg_7632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_55_q0,
      Q => p_ZL14storage_matrix_55_load_reg_7632,
      R => '0'
    );
p_ZL14storage_matrix_56_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_56_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_56_q0 => p_ZL14storage_matrix_56_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_3__5_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_3__5_1\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_3__5_2\ => \cur_id_V_fu_604_reg[4]_rep__4_n_3\,
      \q0_reg[0]_i_3__5_3\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_i_3__5_4\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__5_5\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\
    );
\p_ZL14storage_matrix_56_load_reg_6517_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_56_q0,
      Q => p_ZL14storage_matrix_56_load_reg_6517,
      R => '0'
    );
p_ZL14storage_matrix_57_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_57_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_57_q0 => p_ZL14storage_matrix_57_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_3__33_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_3__33_1\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_3__33_2\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_3__33_3\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_3__33_4\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_3__33_5\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\
    );
\p_ZL14storage_matrix_57_load_reg_6677_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_57_q0,
      Q => p_ZL14storage_matrix_57_load_reg_6677,
      R => '0'
    );
p_ZL14storage_matrix_58_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_58_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_58_q0 => p_ZL14storage_matrix_58_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__2_n_3\,
      \q0_reg[0]_i_3__57_0\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_3__57_1\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_3__57_2\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_3__57_3\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_3__57_4\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_3__57_5\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\
    );
\p_ZL14storage_matrix_58_load_reg_6837_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_58_q0,
      Q => p_ZL14storage_matrix_58_load_reg_6837,
      R => '0'
    );
p_ZL14storage_matrix_59_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_59_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(5),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_59_q0 => p_ZL14storage_matrix_59_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__83_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_2__83_1\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_2__83_2\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__83_3\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_2__83_4\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\
    );
\p_ZL14storage_matrix_59_load_reg_6997_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_59_q0,
      Q => p_ZL14storage_matrix_59_load_reg_6997,
      R => '0'
    );
p_ZL14storage_matrix_5_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_5_ROM_AUTO_1R
     port map (
      Q(5 downto 0) => cur_id_V_fu_604(5 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_5_q0 => p_ZL14storage_matrix_5_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__123_0\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_3__123_1\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\
    );
\p_ZL14storage_matrix_5_load_reg_7282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_5_q0,
      Q => p_ZL14storage_matrix_5_load_reg_7282,
      R => '0'
    );
p_ZL14storage_matrix_60_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_60_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_60_q0 => p_ZL14storage_matrix_60_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__104_0\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_3__104_1\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_3__104_2\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_3__104_3\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_3__104_4\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_i_3__104_5\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\
    );
\p_ZL14storage_matrix_60_load_reg_7157_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_60_q0,
      Q => p_ZL14storage_matrix_60_load_reg_7157,
      R => '0'
    );
p_ZL14storage_matrix_61_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_61_ROM_AUTO_1R
     port map (
      Q(5 downto 0) => cur_id_V_fu_604(5 downto 0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_61_q0 => p_ZL14storage_matrix_61_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_61_load_reg_7317_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_61_q0,
      Q => p_ZL14storage_matrix_61_load_reg_7317,
      R => '0'
    );
p_ZL14storage_matrix_62_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_62_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(7 downto 6),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_62_q0 => p_ZL14storage_matrix_62_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__153_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_2__153_1\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_2__153_2\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_2__153_3\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\
    );
\p_ZL14storage_matrix_62_load_reg_7477_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_62_q0,
      Q => p_ZL14storage_matrix_62_load_reg_7477,
      R => '0'
    );
p_ZL14storage_matrix_63_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_63_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_63_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_2\(4 downto 1) => cur_id_V_fu_604(5 downto 2),
      \q0_reg[0]_2\(0) => cur_id_V_fu_604(0)
    );
\p_ZL14storage_matrix_63_load_reg_7637_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_63_U_n_3,
      Q => p_ZL14storage_matrix_63_load_reg_7637,
      R => '0'
    );
p_ZL14storage_matrix_64_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_64_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_64_q0 => p_ZL14storage_matrix_64_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_3__6_0\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_3__6_1\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_3__6_2\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_3__6_3\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_3__6_4\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_3__6_5\ => \cur_id_V_fu_604_reg[2]_rep_n_3\
    );
\p_ZL14storage_matrix_64_load_reg_6522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_64_q0,
      Q => p_ZL14storage_matrix_64_load_reg_6522,
      R => '0'
    );
p_ZL14storage_matrix_65_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_65_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_65_q0 => p_ZL14storage_matrix_65_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__34_0\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__34_1\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__34_2\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__34_3\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__34_4\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_2__34_5\ => \cur_id_V_fu_604_reg[3]_rep_n_3\
    );
\p_ZL14storage_matrix_65_load_reg_6682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_65_q0,
      Q => p_ZL14storage_matrix_65_load_reg_6682,
      R => '0'
    );
p_ZL14storage_matrix_66_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_66_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_66_q0 => p_ZL14storage_matrix_66_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__58_0\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_i_3__58_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_3__58_2\ => \cur_id_V_fu_604_reg[5]_rep__4_n_3\,
      \q0_reg[0]_i_3__58_3\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_3__58_4\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3__58_5\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\
    );
\p_ZL14storage_matrix_66_load_reg_6842_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_66_q0,
      Q => p_ZL14storage_matrix_66_load_reg_6842,
      R => '0'
    );
p_ZL14storage_matrix_67_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_67_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_67_q0 => p_ZL14storage_matrix_67_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_2__84_0\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_2__84_1\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_2__84_2\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_2__84_3\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_2__84_4\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_2__84_5\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\
    );
\p_ZL14storage_matrix_67_load_reg_7002_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_67_q0,
      Q => p_ZL14storage_matrix_67_load_reg_7002,
      R => '0'
    );
p_ZL14storage_matrix_68_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_68_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_68_q0 => p_ZL14storage_matrix_68_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__105_0\ => \cur_id_V_fu_604_reg[3]_rep__4_n_3\,
      \q0_reg[0]_i_3__105_1\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_3__105_2\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_3__105_3\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_3__105_4\ => \cur_id_V_fu_604_reg[4]_rep_n_3\
    );
\p_ZL14storage_matrix_68_load_reg_7162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_68_q0,
      Q => p_ZL14storage_matrix_68_load_reg_7162,
      R => '0'
    );
p_ZL14storage_matrix_69_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_69_ROM_AUTO_1R
     port map (
      Q(2 downto 1) => cur_id_V_fu_604(4 downto 3),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_69_q0 => p_ZL14storage_matrix_69_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__129_0\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_2__129_1\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__129_2\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\
    );
\p_ZL14storage_matrix_69_load_reg_7322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_69_q0,
      Q => p_ZL14storage_matrix_69_load_reg_7322,
      R => '0'
    );
p_ZL14storage_matrix_6_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_6_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(7 downto 6),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_6_q0 => p_ZL14storage_matrix_6_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__147_0\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_2__147_1\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_2__147_2\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_2__147_3\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\
    );
\p_ZL14storage_matrix_6_load_reg_7442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_6_q0,
      Q => p_ZL14storage_matrix_6_load_reg_7442,
      R => '0'
    );
p_ZL14storage_matrix_70_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_70_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(4),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_70_q0 => p_ZL14storage_matrix_70_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_5\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_70_load_reg_7482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_70_q0,
      Q => p_ZL14storage_matrix_70_load_reg_7482,
      R => '0'
    );
p_ZL14storage_matrix_71_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_71_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_71_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_4\(0) => cur_id_V_fu_604(1),
      \q0_reg[0]_5\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_6\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\
    );
\p_ZL14storage_matrix_71_load_reg_7642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_71_U_n_3,
      Q => p_ZL14storage_matrix_71_load_reg_7642,
      R => '0'
    );
p_ZL14storage_matrix_72_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_72_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_72_q0 => p_ZL14storage_matrix_72_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_3__7_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_3__7_1\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_3__7_2\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_3__7_3\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_3__7_4\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_3__7_5\ => \cur_id_V_fu_604_reg[2]_rep_n_3\
    );
\p_ZL14storage_matrix_72_load_reg_6527_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_72_q0,
      Q => p_ZL14storage_matrix_72_load_reg_6527,
      R => '0'
    );
p_ZL14storage_matrix_73_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_73_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_73_q0 => p_ZL14storage_matrix_73_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__35_0\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_3__35_1\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_3__35_2\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_3__35_3\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_3__35_4\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_3__35_5\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\
    );
\p_ZL14storage_matrix_73_load_reg_6687_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_73_q0,
      Q => p_ZL14storage_matrix_73_load_reg_6687,
      R => '0'
    );
p_ZL14storage_matrix_74_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_74_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_74_q0 => p_ZL14storage_matrix_74_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[5]_rep__4_n_3\,
      \q0_reg[0]_5\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_74_load_reg_6847_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_74_q0,
      Q => p_ZL14storage_matrix_74_load_reg_6847,
      R => '0'
    );
p_ZL14storage_matrix_75_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_75_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_75_q0 => p_ZL14storage_matrix_75_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_3__85_0\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_3__85_1\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_3__85_2\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_3__85_3\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_3__85_4\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__85_5\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\
    );
\p_ZL14storage_matrix_75_load_reg_7007_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_75_q0,
      Q => p_ZL14storage_matrix_75_load_reg_7007,
      R => '0'
    );
p_ZL14storage_matrix_76_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_76_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_76_q0 => p_ZL14storage_matrix_76_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[3]_rep__4_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__106_0\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_i_2__106_1\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_2__106_2\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_i_2__106_3\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_2__106_4\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\
    );
\p_ZL14storage_matrix_76_load_reg_7167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_76_q0,
      Q => p_ZL14storage_matrix_76_load_reg_7167,
      R => '0'
    );
p_ZL14storage_matrix_77_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_77_ROM_AUTO_1R
     port map (
      Q(2 downto 1) => cur_id_V_fu_604(4 downto 3),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_77_q0 => p_ZL14storage_matrix_77_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__130_0\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_i_3__130_1\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_3__130_2\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_3__130_3\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\
    );
\p_ZL14storage_matrix_77_load_reg_7327_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_77_q0,
      Q => p_ZL14storage_matrix_77_load_reg_7327,
      R => '0'
    );
p_ZL14storage_matrix_78_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_78_ROM_AUTO_1R
     port map (
      Q(2 downto 1) => cur_id_V_fu_604(7 downto 6),
      Q(0) => cur_id_V_fu_604(4),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_78_q0 => p_ZL14storage_matrix_78_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__154_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_3__154_1\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_3__154_2\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\
    );
\p_ZL14storage_matrix_78_load_reg_7487_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_78_q0,
      Q => p_ZL14storage_matrix_78_load_reg_7487,
      R => '0'
    );
p_ZL14storage_matrix_79_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_79_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_79_q0 => p_ZL14storage_matrix_79_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__177_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_3__177_1\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_3__177_2\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__177_3\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_i_3__177_4\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__177_5\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\
    );
\p_ZL14storage_matrix_79_load_reg_7647_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_79_q0,
      Q => p_ZL14storage_matrix_79_load_reg_7647,
      R => '0'
    );
p_ZL14storage_matrix_7_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_7_ROM_AUTO_1R
     port map (
      Q(6 downto 1) => cur_id_V_fu_604(7 downto 2),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_7_q0 => p_ZL14storage_matrix_7_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__1_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_7_load_reg_7602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_7_q0,
      Q => p_ZL14storage_matrix_7_load_reg_7602,
      R => '0'
    );
p_ZL14storage_matrix_80_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_80_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_80_q0 => p_ZL14storage_matrix_80_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_2__8_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_2__8_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__8_2\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_2__8_3\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_2__8_4\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__8_5\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\
    );
\p_ZL14storage_matrix_80_load_reg_6532_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_80_q0,
      Q => p_ZL14storage_matrix_80_load_reg_6532,
      R => '0'
    );
p_ZL14storage_matrix_81_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_81_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_81_q0 => p_ZL14storage_matrix_81_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__36_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_3__36_1\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_3__36_2\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_3__36_3\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_3__36_4\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_3__36_5\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\
    );
\p_ZL14storage_matrix_81_load_reg_6692_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_81_q0,
      Q => p_ZL14storage_matrix_81_load_reg_6692,
      R => '0'
    );
p_ZL14storage_matrix_82_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_82_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_82_q0 => p_ZL14storage_matrix_82_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[5]_rep__4_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_5\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_82_load_reg_6852_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_82_q0,
      Q => p_ZL14storage_matrix_82_load_reg_6852,
      R => '0'
    );
p_ZL14storage_matrix_83_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_83_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_83_q0 => p_ZL14storage_matrix_83_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_3__86_0\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_3__86_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_3__86_2\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3__86_3\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_3__86_4\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_3__86_5\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\
    );
\p_ZL14storage_matrix_83_load_reg_7012_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_83_q0,
      Q => p_ZL14storage_matrix_83_load_reg_7012,
      R => '0'
    );
p_ZL14storage_matrix_84_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_84_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_84_q0 => p_ZL14storage_matrix_84_q0,
      \q0_reg[0]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__107_0\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_i_3__107_1\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_i_3__107_2\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_3__107_3\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_3__107_4\ => \cur_id_V_fu_604_reg[7]_rep__2_n_3\,
      \q0_reg[0]_i_3__107_5\ => \cur_id_V_fu_604_reg[3]_rep__4_n_3\
    );
\p_ZL14storage_matrix_84_load_reg_7172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_84_q0,
      Q => p_ZL14storage_matrix_84_load_reg_7172,
      R => '0'
    );
p_ZL14storage_matrix_85_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_85_ROM_AUTO_1R
     port map (
      Q(2 downto 1) => cur_id_V_fu_604(4 downto 3),
      Q(0) => cur_id_V_fu_604(0),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_85_q0 => p_ZL14storage_matrix_85_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__131_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_3__131_1\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_3__131_2\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\,
      \q0_reg[0]_i_3__131_3\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\
    );
\p_ZL14storage_matrix_85_load_reg_7332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_85_q0,
      Q => p_ZL14storage_matrix_85_load_reg_7332,
      R => '0'
    );
p_ZL14storage_matrix_86_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_86_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(4),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_86_q0 => p_ZL14storage_matrix_86_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_4\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_5\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_86_load_reg_7492_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_86_q0,
      Q => p_ZL14storage_matrix_86_load_reg_7492,
      R => '0'
    );
p_ZL14storage_matrix_87_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_87_ROM_AUTO_1R
     port map (
      Q(2 downto 1) => cur_id_V_fu_604(7 downto 6),
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_87_q0 => p_ZL14storage_matrix_87_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__178_0\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_2__178_1\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_i_2__178_2\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_2__178_3\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\
    );
\p_ZL14storage_matrix_87_load_reg_7652_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_87_q0,
      Q => p_ZL14storage_matrix_87_load_reg_7652,
      R => '0'
    );
p_ZL14storage_matrix_88_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_88_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_88_q0 => p_ZL14storage_matrix_88_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__9_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_2__9_1\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__9_2\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\,
      \q0_reg[0]_i_2__9_3\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_2__9_4\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__9_5\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\
    );
\p_ZL14storage_matrix_88_load_reg_6537_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_88_q0,
      Q => p_ZL14storage_matrix_88_load_reg_6537,
      R => '0'
    );
p_ZL14storage_matrix_89_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_89_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_89_q0 => p_ZL14storage_matrix_89_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__37_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_2__37_1\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__37_2\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_2__37_3\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__37_4\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\
    );
\p_ZL14storage_matrix_89_load_reg_6697_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_89_q0,
      Q => p_ZL14storage_matrix_89_load_reg_6697,
      R => '0'
    );
p_ZL14storage_matrix_8_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_8_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_8_q0 => p_ZL14storage_matrix_8_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_3__0_0\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_3__0_1\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_3__0_2\ => \cur_id_V_fu_604_reg[6]_rep__3_n_3\,
      \q0_reg[0]_i_3__0_3\ => \cur_id_V_fu_604_reg[4]_rep__4_n_3\,
      \q0_reg[0]_i_3__0_4\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_3__0_5\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\
    );
\p_ZL14storage_matrix_8_load_reg_6487_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_8_q0,
      Q => p_ZL14storage_matrix_8_load_reg_6487,
      R => '0'
    );
p_ZL14storage_matrix_90_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_90_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_90_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[5]_rep__4_n_3\,
      \q0_reg[0]_2\(0) => cur_id_V_fu_604(1),
      \q0_reg[0]_i_3__59_0\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_3__59_1\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_i_3__59_2\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_3__59_3\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_i_3__59_4\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_3__59_5\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\
    );
\p_ZL14storage_matrix_90_load_reg_6857_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_90_U_n_3,
      Q => p_ZL14storage_matrix_90_load_reg_6857,
      R => '0'
    );
p_ZL14storage_matrix_91_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_91_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_91_q0 => p_ZL14storage_matrix_91_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_2__87_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_2__87_1\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_2__87_2\ => \cur_id_V_fu_604_reg[6]_rep__0_n_3\,
      \q0_reg[0]_i_2__87_3\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_2__87_4\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_i_2__87_5\ => \cur_id_V_fu_604_reg[7]_rep__0_n_3\
    );
\p_ZL14storage_matrix_91_load_reg_7017_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_91_q0,
      Q => p_ZL14storage_matrix_91_load_reg_7017,
      R => '0'
    );
p_ZL14storage_matrix_92_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_92_ROM_AUTO_1R
     port map (
      Q(1 downto 0) => cur_id_V_fu_604(1 downto 0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_92_q0 => p_ZL14storage_matrix_92_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[3]_rep__4_n_3\,
      \q0_reg[0]_3\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_4\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_92_load_reg_7177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_92_q0,
      Q => p_ZL14storage_matrix_92_load_reg_7177,
      R => '0'
    );
p_ZL14storage_matrix_93_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_93_ROM_AUTO_1R
     port map (
      Q(2 downto 1) => cur_id_V_fu_604(4 downto 3),
      Q(0) => cur_id_V_fu_604(0),
      address0(1) => \cur_id_V_fu_604_reg[7]_rep_n_3\,
      address0(0) => \cur_id_V_fu_604_reg[6]_rep_n_3\,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_93_q0 => p_ZL14storage_matrix_93_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_3\(0) => ap_CS_fsm_state4
    );
\p_ZL14storage_matrix_93_load_reg_7337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_93_q0,
      Q => p_ZL14storage_matrix_93_load_reg_7337,
      R => '0'
    );
p_ZL14storage_matrix_94_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_94_ROM_AUTO_1R
     port map (
      Q(2 downto 1) => cur_id_V_fu_604(7 downto 6),
      Q(0) => cur_id_V_fu_604(4),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_94_q0 => p_ZL14storage_matrix_94_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[2]_rep__0_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__155_0\ => \cur_id_V_fu_604_reg[0]_rep__0_n_3\,
      \q0_reg[0]_i_3__155_0\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_3__155_1\ => \cur_id_V_fu_604_reg[5]_rep__1_n_3\
    );
\p_ZL14storage_matrix_94_load_reg_7497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_94_q0,
      Q => p_ZL14storage_matrix_94_load_reg_7497,
      R => '0'
    );
p_ZL14storage_matrix_95_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_95_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_95_q0 => p_ZL14storage_matrix_95_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[4]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_2\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_3__179_0\ => \cur_id_V_fu_604_reg[3]_rep__2_n_3\,
      \q0_reg[0]_i_3__179_1\ => \cur_id_V_fu_604_reg[5]_rep__2_n_3\,
      \q0_reg[0]_i_3__179_2\ => \cur_id_V_fu_604_reg[2]_rep__1_n_3\,
      \q0_reg[0]_i_3__179_3\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_3__179_4\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\
    );
\p_ZL14storage_matrix_95_load_reg_7657_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_95_q0,
      Q => p_ZL14storage_matrix_95_load_reg_7657,
      R => '0'
    );
p_ZL14storage_matrix_96_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_96_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => p_ZL14storage_matrix_96_U_n_3,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_2\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_2__10_0\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_2__10_1\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__10_2\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_2__10_3\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__10_4\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_i_2__10_5\ => \cur_id_V_fu_604_reg[6]_rep__2_n_3\
    );
\p_ZL14storage_matrix_96_load_reg_6542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_96_U_n_3,
      Q => p_ZL14storage_matrix_96_load_reg_6542,
      R => '0'
    );
p_ZL14storage_matrix_97_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_97_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_97_q0 => p_ZL14storage_matrix_97_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[4]_rep__0_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__38_0\ => \cur_id_V_fu_604_reg[3]_rep_n_3\,
      \q0_reg[0]_i_2__38_1\ => \cur_id_V_fu_604_reg[2]_rep_n_3\,
      \q0_reg[0]_i_2__38_2\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_i_2__38_3\ => \cur_id_V_fu_604_reg[5]_rep__0_n_3\,
      \q0_reg[0]_i_2__38_4\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_2__38_5\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\
    );
\p_ZL14storage_matrix_97_load_reg_6702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_97_q0,
      Q => p_ZL14storage_matrix_97_load_reg_6702,
      R => '0'
    );
p_ZL14storage_matrix_98_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_98_ROM_AUTO_1R
     port map (
      Q(0) => cur_id_V_fu_604(1),
      ap_clk => ap_clk,
      p_ZL14storage_matrix_98_q0 => p_ZL14storage_matrix_98_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_1\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_i_2__60_0\ => \cur_id_V_fu_604_reg[3]_rep__0_n_3\,
      \q0_reg[0]_i_2__60_1\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_2__60_2\ => \cur_id_V_fu_604_reg[2]_rep__3_n_3\,
      \q0_reg[0]_i_2__60_3\ => \cur_id_V_fu_604_reg[7]_rep__3_n_3\,
      \q0_reg[0]_i_2__60_4\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_2__60_5\ => \cur_id_V_fu_604_reg[5]_rep__4_n_3\
    );
\p_ZL14storage_matrix_98_load_reg_6862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_98_q0,
      Q => p_ZL14storage_matrix_98_load_reg_6862,
      R => '0'
    );
p_ZL14storage_matrix_99_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_99_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_99_q0 => p_ZL14storage_matrix_99_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep__0_n_3\,
      \q0_reg[0]_i_2__88_0\ => \cur_id_V_fu_604_reg[2]_rep__2_n_3\,
      \q0_reg[0]_i_2__88_1\ => \cur_id_V_fu_604_reg[7]_rep__4_n_3\,
      \q0_reg[0]_i_2__88_2\ => \cur_id_V_fu_604_reg[6]_rep__4_n_3\,
      \q0_reg[0]_i_2__88_3\ => \cur_id_V_fu_604_reg[4]_rep__3_n_3\,
      \q0_reg[0]_i_2__88_4\ => \cur_id_V_fu_604_reg[3]_rep__3_n_3\,
      \q0_reg[0]_i_2__88_5\ => \cur_id_V_fu_604_reg[5]_rep__3_n_3\
    );
\p_ZL14storage_matrix_99_load_reg_7022_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_99_q0,
      Q => p_ZL14storage_matrix_99_load_reg_7022,
      R => '0'
    );
p_ZL14storage_matrix_9_U: entity work.bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_9_ROM_AUTO_1R
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      p_ZL14storage_matrix_9_q0 => p_ZL14storage_matrix_9_q0,
      \q0_reg[0]_0\ => \cur_id_V_fu_604_reg[0]_rep__1_n_3\,
      \q0_reg[0]_1\ => \cur_id_V_fu_604_reg[1]_rep_n_3\,
      \q0_reg[0]_i_3__28_0\ => \cur_id_V_fu_604_reg[6]_rep__1_n_3\,
      \q0_reg[0]_i_3__28_1\ => \cur_id_V_fu_604_reg[5]_rep_n_3\,
      \q0_reg[0]_i_3__28_2\ => \cur_id_V_fu_604_reg[3]_rep__1_n_3\,
      \q0_reg[0]_i_3__28_3\ => \cur_id_V_fu_604_reg[7]_rep__1_n_3\,
      \q0_reg[0]_i_3__28_4\ => \cur_id_V_fu_604_reg[4]_rep__1_n_3\,
      \q0_reg[0]_i_3__28_5\ => \cur_id_V_fu_604_reg[2]_rep_n_3\
    );
\p_ZL14storage_matrix_9_load_reg_6647_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_ZL14storage_matrix_9_q0,
      Q => p_ZL14storage_matrix_9_load_reg_6647,
      R => '0'
    );
ref_timer_V_1_U: entity work.bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W
     port map (
      E(0) => ref_timer_V_ce1,
      Q(2 downto 0) => ref_timer_V_1_q1(2 downto 0),
      ap_clk => ap_clk,
      icmp_ln1019_1_reg_3166 => icmp_ln1019_1_reg_3166,
      \q0_reg[0]_0\(0) => ref_timer_V_ce0,
      \q0_reg[1]_0\ => ref_timer_V_1_U_n_4,
      \q1_reg[2]_0\ => \p_0_in__9\,
      ref_timer_V_7_address1(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1(4 downto 0),
      ref_timer_V_7_d0(2) => ref_timer_V_d0(2),
      ref_timer_V_7_d0(1) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,
      ref_timer_V_7_d0(0) => ref_timer_V_d0(0),
      ref_timer_V_address0(4 downto 0) => ref_timer_V_address0(4 downto 0),
      tmp_1_reg_3093 => tmp_1_reg_3093,
      \tmp_1_reg_3093_reg[0]\(0) => v_V_1_addr_reg_31700
    );
ref_timer_V_2_U: entity work.bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_0
     port map (
      E(0) => ref_timer_V_ce1,
      Q(2 downto 0) => ref_timer_V_2_q1(2 downto 0),
      ap_clk => ap_clk,
      icmp_ln1019_2_reg_3176 => icmp_ln1019_2_reg_3176,
      \q0_reg[0]_0\(0) => ref_timer_V_2_ce0,
      \q0_reg[1]_0\ => ref_timer_V_2_U_n_4,
      \q1_reg[2]_0\ => \p_0_in__10\,
      ref_timer_V_7_address1(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1(4 downto 0),
      ref_timer_V_7_d0(2) => ref_timer_V_d0(2),
      ref_timer_V_7_d0(1) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,
      ref_timer_V_7_d0(0) => ref_timer_V_d0(0),
      ref_timer_V_address0(4 downto 0) => ref_timer_V_address0(4 downto 0),
      tmp_3_reg_3102 => tmp_3_reg_3102,
      \tmp_3_reg_3102_reg[0]\(0) => v_V_2_addr_reg_31800
    );
ref_timer_V_3_U: entity work.bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_1
     port map (
      E(0) => ref_timer_V_ce1,
      Q(2 downto 0) => ref_timer_V_3_q1(2 downto 0),
      ap_clk => ap_clk,
      icmp_ln1019_3_reg_3186 => icmp_ln1019_3_reg_3186,
      \q0_reg[0]_0\(0) => ref_timer_V_ce0,
      \q0_reg[1]_0\ => ref_timer_V_3_U_n_4,
      \q1_reg[2]_0\ => \p_0_in__11\,
      ref_timer_V_7_address1(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1(4 downto 0),
      ref_timer_V_7_d0(2) => ref_timer_V_d0(2),
      ref_timer_V_7_d0(1) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,
      ref_timer_V_7_d0(0) => ref_timer_V_d0(0),
      ref_timer_V_address0(4 downto 0) => ref_timer_V_address0(4 downto 0),
      tmp_4_reg_3111 => tmp_4_reg_3111,
      \tmp_4_reg_3111_reg[0]\(0) => v_V_3_addr_reg_31900
    );
ref_timer_V_4_U: entity work.bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_2
     port map (
      E(0) => ref_timer_V_2_ce0,
      Q(0) => ap_CS_fsm_state8,
      ap_clk => ap_clk,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      icmp_ln1019_4_reg_3196 => icmp_ln1019_4_reg_3196,
      \q0_reg[1]_0\ => ref_timer_V_4_U_n_4,
      \q1_reg[2]_0\(2 downto 0) => ref_timer_V_4_q1(2 downto 0),
      \q1_reg[2]_1\ => \p_0_in__12\,
      ref_timer_V_7_address1(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1(4 downto 0),
      ref_timer_V_7_d0(2) => ref_timer_V_d0(2),
      ref_timer_V_7_d0(1) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,
      ref_timer_V_7_d0(0) => ref_timer_V_d0(0),
      ref_timer_V_address0(4 downto 0) => ref_timer_V_address0(4 downto 0),
      tmp_5_reg_3120 => tmp_5_reg_3120,
      \tmp_5_reg_3120_reg[0]\(0) => v_V_4_addr_reg_32000
    );
ref_timer_V_5_U: entity work.bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_3
     port map (
      E(0) => ref_timer_V_ce1,
      Q(2 downto 0) => ref_timer_V_5_q1(2 downto 0),
      ap_clk => ap_clk,
      icmp_ln1019_5_reg_3206 => icmp_ln1019_5_reg_3206,
      \q0_reg[0]_0\(0) => ref_timer_V_ce0,
      \q0_reg[1]_0\ => ref_timer_V_5_U_n_4,
      \q1_reg[2]_0\ => \p_0_in__13\,
      ref_timer_V_7_address1(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1(4 downto 0),
      ref_timer_V_7_d0(2) => ref_timer_V_d0(2),
      ref_timer_V_7_d0(1) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,
      ref_timer_V_7_d0(0) => ref_timer_V_d0(0),
      ref_timer_V_address0(4 downto 0) => ref_timer_V_address0(4 downto 0),
      tmp_7_reg_3129 => tmp_7_reg_3129,
      \tmp_7_reg_3129_reg[0]\(0) => v_V_5_addr_reg_32100
    );
ref_timer_V_6_U: entity work.bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_4
     port map (
      E(0) => ref_timer_V_ce1,
      Q(2 downto 0) => ref_timer_V_6_q1(2 downto 0),
      ap_clk => ap_clk,
      icmp_ln1019_6_reg_3216 => icmp_ln1019_6_reg_3216,
      \q0_reg[1]_0\ => ref_timer_V_6_U_n_4,
      \q1_reg[2]_0\ => \p_0_in__14\,
      ref_timer_V_7_address1(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1(4 downto 0),
      ref_timer_V_7_d0(2) => ref_timer_V_d0(2),
      ref_timer_V_7_d0(1) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,
      ref_timer_V_7_d0(0) => ref_timer_V_d0(0),
      ref_timer_V_address0(4 downto 0) => ref_timer_V_address0(4 downto 0),
      ref_timer_V_ce0 => ref_timer_V_ce0,
      tmp_8_reg_3138 => tmp_8_reg_3138,
      \tmp_8_reg_3138_reg[0]\(0) => v_V_6_addr_reg_32200
    );
ref_timer_V_7_U: entity work.bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_5
     port map (
      E(0) => ref_timer_V_ce1,
      Q(0) => ap_CS_fsm_state8,
      ap_clk => ap_clk,
      grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
      icmp_ln1019_7_reg_3226 => icmp_ln1019_7_reg_3226,
      \q0_reg[1]_0\ => ref_timer_V_7_U_n_4,
      \q1_reg[2]_0\(2 downto 0) => ref_timer_V_7_q1(2 downto 0),
      \q1_reg[2]_1\ => \p_0_in__15\,
      ref_timer_V_7_address1(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1(4 downto 0),
      ref_timer_V_7_d0(2) => ref_timer_V_d0(2),
      ref_timer_V_7_d0(1) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,
      ref_timer_V_7_d0(0) => ref_timer_V_d0(0),
      ref_timer_V_address0(4 downto 0) => ref_timer_V_address0(4 downto 0),
      ref_timer_V_ce0 => ref_timer_V_ce0,
      tmp_9_reg_3147 => tmp_9_reg_3147,
      \tmp_9_reg_3147_reg[0]\(0) => v_V_7_addr_reg_32300
    );
ref_timer_V_U: entity work.bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_6
     port map (
      E(0) => ref_timer_V_ce1,
      Q(2 downto 0) => ref_timer_V_q1(2 downto 0),
      ap_clk => ap_clk,
      icmp_ln1019_reg_3156 => icmp_ln1019_reg_3156,
      \q0_reg[1]_0\ => ref_timer_V_U_n_4,
      \q1_reg[2]_0\ => \p_0_in__8\,
      ref_timer_V_7_address1(4 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1(4 downto 0),
      ref_timer_V_7_d0(2) => ref_timer_V_d0(2),
      ref_timer_V_7_d0(1) => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,
      ref_timer_V_7_d0(0) => ref_timer_V_d0(0),
      ref_timer_V_address0(4 downto 0) => ref_timer_V_address0(4 downto 0),
      ref_timer_V_ce0 => ref_timer_V_ce0,
      tmp_reg_3084 => tmp_reg_3084,
      \tmp_reg_3084_reg[0]\(0) => v_V_addr_reg_31600
    );
regslice_both_in_spikes_U: entity work.bd_0_hls_inst_0_spiking_binam_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_in_spikes_U_n_72,
      \B_V_data_1_payload_B_reg[0]_1\ => regslice_both_in_spikes_U_n_73,
      \B_V_data_1_payload_B_reg[0]_2\ => regslice_both_in_spikes_U_n_74,
      \B_V_data_1_payload_B_reg[1]_0\ => regslice_both_in_spikes_U_n_68,
      \B_V_data_1_payload_B_reg[1]_1\ => regslice_both_in_spikes_U_n_69,
      \B_V_data_1_payload_B_reg[1]_2\ => regslice_both_in_spikes_U_n_70,
      \B_V_data_1_payload_B_reg[1]_3\ => regslice_both_in_spikes_U_n_71,
      \B_V_data_1_payload_B_reg[2]_0\ => regslice_both_in_spikes_U_n_63,
      \B_V_data_1_payload_B_reg[2]_1\ => regslice_both_in_spikes_U_n_64,
      \B_V_data_1_payload_B_reg[2]_2\ => regslice_both_in_spikes_U_n_65,
      \B_V_data_1_payload_B_reg[2]_3\ => regslice_both_in_spikes_U_n_66,
      \B_V_data_1_payload_B_reg[2]_4\ => regslice_both_in_spikes_U_n_67,
      \B_V_data_1_payload_B_reg[3]_0\ => regslice_both_in_spikes_U_n_57,
      \B_V_data_1_payload_B_reg[3]_1\ => regslice_both_in_spikes_U_n_58,
      \B_V_data_1_payload_B_reg[3]_2\ => regslice_both_in_spikes_U_n_59,
      \B_V_data_1_payload_B_reg[3]_3\ => regslice_both_in_spikes_U_n_60,
      \B_V_data_1_payload_B_reg[3]_4\ => regslice_both_in_spikes_U_n_61,
      \B_V_data_1_payload_B_reg[3]_5\ => regslice_both_in_spikes_U_n_62,
      \B_V_data_1_payload_B_reg[4]_0\ => regslice_both_in_spikes_U_n_51,
      \B_V_data_1_payload_B_reg[4]_1\ => regslice_both_in_spikes_U_n_52,
      \B_V_data_1_payload_B_reg[4]_2\ => regslice_both_in_spikes_U_n_53,
      \B_V_data_1_payload_B_reg[4]_3\ => regslice_both_in_spikes_U_n_54,
      \B_V_data_1_payload_B_reg[4]_4\ => regslice_both_in_spikes_U_n_55,
      \B_V_data_1_payload_B_reg[4]_5\ => regslice_both_in_spikes_U_n_56,
      \B_V_data_1_payload_B_reg[5]_0\ => regslice_both_in_spikes_U_n_45,
      \B_V_data_1_payload_B_reg[5]_1\ => regslice_both_in_spikes_U_n_46,
      \B_V_data_1_payload_B_reg[5]_2\ => regslice_both_in_spikes_U_n_47,
      \B_V_data_1_payload_B_reg[5]_3\ => regslice_both_in_spikes_U_n_48,
      \B_V_data_1_payload_B_reg[5]_4\ => regslice_both_in_spikes_U_n_49,
      \B_V_data_1_payload_B_reg[5]_5\ => regslice_both_in_spikes_U_n_50,
      \B_V_data_1_payload_B_reg[6]_0\ => regslice_both_in_spikes_U_n_38,
      \B_V_data_1_payload_B_reg[6]_1\ => regslice_both_in_spikes_U_n_39,
      \B_V_data_1_payload_B_reg[6]_2\ => regslice_both_in_spikes_U_n_40,
      \B_V_data_1_payload_B_reg[6]_3\ => regslice_both_in_spikes_U_n_41,
      \B_V_data_1_payload_B_reg[6]_4\ => regslice_both_in_spikes_U_n_42,
      \B_V_data_1_payload_B_reg[6]_5\ => regslice_both_in_spikes_U_n_43,
      \B_V_data_1_payload_B_reg[6]_6\ => regslice_both_in_spikes_U_n_44,
      \B_V_data_1_payload_B_reg[7]_0\ => regslice_both_in_spikes_U_n_32,
      \B_V_data_1_payload_B_reg[7]_1\ => regslice_both_in_spikes_U_n_33,
      \B_V_data_1_payload_B_reg[7]_2\ => regslice_both_in_spikes_U_n_34,
      \B_V_data_1_payload_B_reg[7]_3\ => regslice_both_in_spikes_U_n_35,
      \B_V_data_1_payload_B_reg[7]_4\ => regslice_both_in_spikes_U_n_36,
      \B_V_data_1_payload_B_reg[7]_5\ => regslice_both_in_spikes_U_n_37,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_in_spikes_U_n_5,
      DI(0) => regslice_both_in_spikes_U_n_3,
      Q(0) => ap_CS_fsm_state1,
      S(0) => regslice_both_in_spikes_U_n_7,
      SR(0) => ap_NS_fsm117_out,
      ack_in => in_spikes_TREADY,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      grp_nbread_fu_690_p2_0 => grp_nbread_fu_690_p2_0,
      has_spike_fu_616 => has_spike_fu_616,
      \has_spike_fu_616_reg[0]\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_32,
      in_spikes_TDATA(23 downto 8) => in_spikes_TDATA(31 downto 16),
      in_spikes_TDATA(7 downto 0) => in_spikes_TDATA(7 downto 0),
      in_spikes_TDATA_int_regslice(23 downto 8) => in_spikes_TDATA_int_regslice(31 downto 16),
      in_spikes_TDATA_int_regslice(7 downto 0) => in_spikes_TDATA_int_regslice(7 downto 0),
      in_spikes_TVALID => in_spikes_TVALID,
      spikes_read_fu_612_reg(0) => spikes_read_fu_612_reg(0)
    );
regslice_both_out_spikes_U: entity work.bd_0_hls_inst_0_spiking_binam_regslice_both_7
     port map (
      \B_V_data_1_payload_A_reg[27]_0\(18 downto 8) => bin_start_V_reg_5174(11 downto 1),
      \B_V_data_1_payload_A_reg[27]_0\(7 downto 0) => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TDATA(7 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg_0 => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_3,
      \B_V_data_1_state_reg[0]_0\ => out_spikes_TVALID,
      \B_V_data_1_state_reg[1]_0\ => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_5,
      D(1) => ap_NS_fsm(10),
      D(0) => ap_NS_fsm(0),
      Q(3) => ap_CS_fsm_state11,
      Q(2) => ap_CS_fsm_state10,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID => grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID,
      icmp_ln33_fu_4693_p2 => icmp_ln33_fu_4693_p2,
      out_spikes_TDATA(18 downto 8) => \^out_spikes_tdata\(27 downto 17),
      out_spikes_TDATA(7 downto 0) => \^out_spikes_tdata\(7 downto 0),
      out_spikes_TREADY => out_spikes_TREADY,
      out_spikes_TREADY_int_regslice => out_spikes_TREADY_int_regslice
    );
\s_2_reg_5169[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(3),
      O => bin_end_fu_4745_p2(1)
    );
\s_2_reg_5169[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(3),
      I1 => zext_ln34_fu_4716_p1(4),
      O => s_2_fu_4699_p2(1)
    );
\s_2_reg_5169[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(3),
      I1 => zext_ln34_fu_4716_p1(4),
      I2 => zext_ln34_fu_4716_p1(5),
      O => s_2_fu_4699_p2(2)
    );
\s_2_reg_5169[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(4),
      I1 => zext_ln34_fu_4716_p1(3),
      I2 => zext_ln34_fu_4716_p1(5),
      I3 => zext_ln34_fu_4716_p1(6),
      O => s_2_fu_4699_p2(3)
    );
\s_2_reg_5169[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(5),
      I1 => zext_ln34_fu_4716_p1(3),
      I2 => zext_ln34_fu_4716_p1(4),
      I3 => zext_ln34_fu_4716_p1(6),
      I4 => zext_ln34_fu_4716_p1(7),
      O => s_2_fu_4699_p2(4)
    );
\s_2_reg_5169[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(6),
      I1 => zext_ln34_fu_4716_p1(4),
      I2 => zext_ln34_fu_4716_p1(3),
      I3 => zext_ln34_fu_4716_p1(5),
      I4 => zext_ln34_fu_4716_p1(7),
      I5 => zext_ln34_fu_4716_p1(8),
      O => s_2_fu_4699_p2(5)
    );
\s_2_reg_5169[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_2_reg_5169[8]_i_2_n_3\,
      I1 => zext_ln34_fu_4716_p1(9),
      O => s_2_fu_4699_p2(6)
    );
\s_2_reg_5169[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \s_2_reg_5169[8]_i_2_n_3\,
      I1 => zext_ln34_fu_4716_p1(9),
      I2 => zext_ln34_fu_4716_p1(10),
      O => s_2_fu_4699_p2(7)
    );
\s_2_reg_5169[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(9),
      I1 => \s_2_reg_5169[8]_i_2_n_3\,
      I2 => zext_ln34_fu_4716_p1(10),
      I3 => \s_fu_600_reg_n_3_[8]\,
      O => s_2_fu_4699_p2(8)
    );
\s_2_reg_5169[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(8),
      I1 => zext_ln34_fu_4716_p1(6),
      I2 => zext_ln34_fu_4716_p1(4),
      I3 => zext_ln34_fu_4716_p1(3),
      I4 => zext_ln34_fu_4716_p1(5),
      I5 => zext_ln34_fu_4716_p1(7),
      O => \s_2_reg_5169[8]_i_2_n_3\
    );
\s_2_reg_5169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => bin_end_fu_4745_p2(1),
      Q => s_2_reg_5169(0),
      R => '0'
    );
\s_2_reg_5169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => s_2_fu_4699_p2(1),
      Q => s_2_reg_5169(1),
      R => '0'
    );
\s_2_reg_5169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => s_2_fu_4699_p2(2),
      Q => s_2_reg_5169(2),
      R => '0'
    );
\s_2_reg_5169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => s_2_fu_4699_p2(3),
      Q => s_2_reg_5169(3),
      R => '0'
    );
\s_2_reg_5169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => s_2_fu_4699_p2(4),
      Q => s_2_reg_5169(4),
      R => '0'
    );
\s_2_reg_5169_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => s_2_fu_4699_p2(5),
      Q => s_2_reg_5169(5),
      R => '0'
    );
\s_2_reg_5169_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => s_2_fu_4699_p2(6),
      Q => s_2_reg_5169(6),
      R => '0'
    );
\s_2_reg_5169_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => s_2_fu_4699_p2(7),
      Q => s_2_reg_5169(7),
      R => '0'
    );
\s_2_reg_5169_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => s_2_fu_4699_p2(8),
      Q => s_2_reg_5169(8),
      R => '0'
    );
\s_fu_600[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln48_fu_4764_p2,
      I2 => has_spike_fu_616,
      I3 => icmp_ln1027_fu_4769_p2,
      O => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0
    );
\s_fu_600_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0,
      D => s_2_reg_5169(0),
      Q => zext_ln34_fu_4716_p1(3),
      R => ap_NS_fsm117_out
    );
\s_fu_600_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0,
      D => s_2_reg_5169(1),
      Q => zext_ln34_fu_4716_p1(4),
      R => ap_NS_fsm117_out
    );
\s_fu_600_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0,
      D => s_2_reg_5169(2),
      Q => zext_ln34_fu_4716_p1(5),
      R => ap_NS_fsm117_out
    );
\s_fu_600_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0,
      D => s_2_reg_5169(3),
      Q => zext_ln34_fu_4716_p1(6),
      R => ap_NS_fsm117_out
    );
\s_fu_600_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0,
      D => s_2_reg_5169(4),
      Q => zext_ln34_fu_4716_p1(7),
      R => ap_NS_fsm117_out
    );
\s_fu_600_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0,
      D => s_2_reg_5169(5),
      Q => zext_ln34_fu_4716_p1(8),
      R => ap_NS_fsm117_out
    );
\s_fu_600_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0,
      D => s_2_reg_5169(6),
      Q => zext_ln34_fu_4716_p1(9),
      R => ap_NS_fsm117_out
    );
\s_fu_600_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0,
      D => s_2_reg_5169(7),
      Q => zext_ln34_fu_4716_p1(10),
      R => ap_NS_fsm117_out
    );
\s_fu_600_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0,
      D => s_2_reg_5169(8),
      Q => \s_fu_600_reg_n_3_[8]\,
      R => ap_NS_fsm117_out
    );
\spikes_read_fu_612_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_13,
      Q => spikes_read_fu_612_reg(0),
      R => '0'
    );
\spikes_read_fu_612_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_19,
      Q => spikes_read_fu_612_reg(10),
      R => '0'
    );
\spikes_read_fu_612_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_18,
      Q => spikes_read_fu_612_reg(11),
      R => '0'
    );
\spikes_read_fu_612_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_17,
      Q => spikes_read_fu_612_reg(12),
      R => '0'
    );
\spikes_read_fu_612_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_16,
      Q => spikes_read_fu_612_reg(13),
      R => '0'
    );
\spikes_read_fu_612_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_15,
      Q => spikes_read_fu_612_reg(14),
      R => '0'
    );
\spikes_read_fu_612_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_14,
      Q => spikes_read_fu_612_reg(15),
      R => '0'
    );
\spikes_read_fu_612_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_29,
      Q => spikes_read_fu_612_reg(16),
      R => '0'
    );
\spikes_read_fu_612_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_28,
      Q => spikes_read_fu_612_reg(17),
      R => '0'
    );
\spikes_read_fu_612_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_27,
      Q => spikes_read_fu_612_reg(18),
      R => '0'
    );
\spikes_read_fu_612_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_26,
      Q => spikes_read_fu_612_reg(19),
      R => '0'
    );
\spikes_read_fu_612_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_12,
      Q => spikes_read_fu_612_reg(1),
      R => '0'
    );
\spikes_read_fu_612_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_25,
      Q => spikes_read_fu_612_reg(20),
      R => '0'
    );
\spikes_read_fu_612_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_24,
      Q => spikes_read_fu_612_reg(21),
      R => '0'
    );
\spikes_read_fu_612_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_23,
      Q => spikes_read_fu_612_reg(22),
      R => '0'
    );
\spikes_read_fu_612_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_22,
      Q => spikes_read_fu_612_reg(23),
      R => '0'
    );
\spikes_read_fu_612_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_37,
      Q => spikes_read_fu_612_reg(24),
      R => '0'
    );
\spikes_read_fu_612_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_36,
      Q => spikes_read_fu_612_reg(25),
      R => '0'
    );
\spikes_read_fu_612_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_35,
      Q => spikes_read_fu_612_reg(26),
      R => '0'
    );
\spikes_read_fu_612_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_34,
      Q => spikes_read_fu_612_reg(27),
      R => '0'
    );
\spikes_read_fu_612_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_33,
      Q => spikes_read_fu_612_reg(28),
      R => '0'
    );
\spikes_read_fu_612_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_32,
      Q => spikes_read_fu_612_reg(29),
      R => '0'
    );
\spikes_read_fu_612_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_11,
      Q => spikes_read_fu_612_reg(2),
      R => '0'
    );
\spikes_read_fu_612_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_31,
      Q => spikes_read_fu_612_reg(30),
      R => '0'
    );
\spikes_read_fu_612_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_30,
      Q => spikes_read_fu_612_reg(31),
      R => '0'
    );
\spikes_read_fu_612_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_10,
      Q => spikes_read_fu_612_reg(3),
      R => '0'
    );
\spikes_read_fu_612_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_9,
      Q => spikes_read_fu_612_reg(4),
      R => '0'
    );
\spikes_read_fu_612_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_8,
      Q => spikes_read_fu_612_reg(5),
      R => '0'
    );
\spikes_read_fu_612_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_7,
      Q => spikes_read_fu_612_reg(6),
      R => '0'
    );
\spikes_read_fu_612_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_6,
      Q => spikes_read_fu_612_reg(7),
      R => '0'
    );
\spikes_read_fu_612_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_21,
      Q => spikes_read_fu_612_reg(8),
      R => '0'
    );
\spikes_read_fu_612_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => spikes_read_fu_612,
      D => CTRL_s_axi_U_n_20,
      Q => spikes_read_fu_612_reg(9),
      R => '0'
    );
\threshW_reg_7767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \threshold_V_reg_4024_reg_n_3_[0]\,
      Q => threshW_reg_7767(0),
      R => '0'
    );
\threshW_reg_7767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \threshold_V_reg_4024_reg_n_3_[1]\,
      Q => threshW_reg_7767(1),
      R => '0'
    );
\threshW_reg_7767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => dout(2),
      Q => threshW_reg_7767(2),
      R => '0'
    );
\threshW_reg_7767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => dout(3),
      Q => threshW_reg_7767(3),
      R => '0'
    );
\threshW_reg_7767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => dout(4),
      Q => threshW_reg_7767(4),
      R => '0'
    );
\threshW_reg_7767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => dout(5),
      Q => threshW_reg_7767(5),
      R => '0'
    );
\threshW_reg_7767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => dout(6),
      Q => threshW_reg_7767(6),
      R => '0'
    );
\threshold_V_2_reg_4036[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \threshold_V_reg_4024_reg_n_3_[0]\,
      I1 => icmp_ln48_fu_4764_p2,
      I2 => has_spike_fu_616,
      I3 => icmp_ln1027_fu_4769_p2,
      I4 => ap_CS_fsm_state4,
      I5 => icmp_ln1031_fu_4786_p2,
      O => \threshold_V_2_reg_4036[0]_i_1_n_3\
    );
\threshold_V_2_reg_4036[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => ap_NS_fsm114_out,
      I1 => \threshold_V_reg_4024_reg_n_3_[0]\,
      I2 => \threshold_V_reg_4024_reg_n_3_[1]\,
      O => threshold_V_2_reg_4036(1)
    );
\threshold_V_2_reg_4036[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \threshold_V_reg_4024_reg_n_3_[0]\,
      I1 => ap_NS_fsm114_out,
      I2 => \threshold_V_reg_4024_reg_n_3_[1]\,
      I3 => \threshold_V_reg_4024_reg_n_3_[2]\,
      O => threshold_V_2_reg_4036(2)
    );
\threshold_V_2_reg_4036[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \threshold_V_reg_4024_reg_n_3_[1]\,
      I1 => ap_NS_fsm114_out,
      I2 => \threshold_V_reg_4024_reg_n_3_[0]\,
      I3 => \threshold_V_reg_4024_reg_n_3_[2]\,
      I4 => \threshold_V_reg_4024_reg_n_3_[3]\,
      O => threshold_V_2_reg_4036(3)
    );
\threshold_V_2_reg_4036[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \threshold_V_reg_4024_reg_n_3_[2]\,
      I1 => \threshold_V_reg_4024_reg_n_3_[0]\,
      I2 => ap_NS_fsm114_out,
      I3 => \threshold_V_reg_4024_reg_n_3_[1]\,
      I4 => \threshold_V_reg_4024_reg_n_3_[3]\,
      I5 => \threshold_V_reg_4024_reg_n_3_[4]\,
      O => threshold_V_2_reg_4036(4)
    );
\threshold_V_2_reg_4036[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \threshold_V_reg_4024_reg_n_3_[3]\,
      I1 => \threshold_V_reg_4024_reg_n_3_[1]\,
      I2 => \threshold_V_2_reg_4036[5]_i_3_n_3\,
      I3 => \threshold_V_reg_4024_reg_n_3_[2]\,
      I4 => \threshold_V_reg_4024_reg_n_3_[4]\,
      I5 => \threshold_V_reg_4024_reg_n_3_[5]\,
      O => threshold_V_2_reg_4036(5)
    );
\threshold_V_2_reg_4036[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \threshold_V_reg_4024_reg_n_3_[0]\,
      I1 => icmp_ln48_fu_4764_p2,
      I2 => has_spike_fu_616,
      I3 => icmp_ln1027_fu_4769_p2,
      I4 => ap_CS_fsm_state4,
      I5 => icmp_ln1031_fu_4786_p2,
      O => \threshold_V_2_reg_4036[5]_i_3_n_3\
    );
\threshold_V_2_reg_4036_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31,
      D => \threshold_V_2_reg_4036[0]_i_1_n_3\,
      Q => \threshold_V_2_reg_4036_reg_n_3_[0]\,
      R => '0'
    );
\threshold_V_2_reg_4036_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31,
      D => threshold_V_2_reg_4036(1),
      Q => \threshold_V_2_reg_4036_reg_n_3_[1]\,
      R => '0'
    );
\threshold_V_2_reg_4036_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31,
      D => threshold_V_2_reg_4036(2),
      Q => \threshold_V_2_reg_4036_reg_n_3_[2]\,
      R => '0'
    );
\threshold_V_2_reg_4036_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31,
      D => threshold_V_2_reg_4036(3),
      Q => \threshold_V_2_reg_4036_reg_n_3_[3]\,
      R => '0'
    );
\threshold_V_2_reg_4036_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31,
      D => threshold_V_2_reg_4036(4),
      Q => \threshold_V_2_reg_4036_reg_n_3_[4]\,
      R => '0'
    );
\threshold_V_2_reg_4036_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31,
      D => threshold_V_2_reg_4036(5),
      Q => \threshold_V_2_reg_4036_reg_n_3_[5]\,
      R => '0'
    );
\threshold_V_reg_4024_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \threshold_V_2_reg_4036_reg_n_3_[0]\,
      Q => \threshold_V_reg_4024_reg_n_3_[0]\,
      R => threshold_V_reg_4024
    );
\threshold_V_reg_4024_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \threshold_V_2_reg_4036_reg_n_3_[1]\,
      Q => \threshold_V_reg_4024_reg_n_3_[1]\,
      R => threshold_V_reg_4024
    );
\threshold_V_reg_4024_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \threshold_V_2_reg_4036_reg_n_3_[2]\,
      Q => \threshold_V_reg_4024_reg_n_3_[2]\,
      R => threshold_V_reg_4024
    );
\threshold_V_reg_4024_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \threshold_V_2_reg_4036_reg_n_3_[3]\,
      Q => \threshold_V_reg_4024_reg_n_3_[3]\,
      R => threshold_V_reg_4024
    );
\threshold_V_reg_4024_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \threshold_V_2_reg_4036_reg_n_3_[4]\,
      Q => \threshold_V_reg_4024_reg_n_3_[4]\,
      R => threshold_V_reg_4024
    );
\threshold_V_reg_4024_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \threshold_V_2_reg_4036_reg_n_3_[5]\,
      Q => \threshold_V_reg_4024_reg_n_3_[5]\,
      R => threshold_V_reg_4024
    );
v_V_1_U: entity work.bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W
     port map (
      ADDRA(4 downto 0) => v_V_address1(4 downto 0),
      E(0) => v_V_ce1,
      Q(6 downto 0) => v_V_1_q1(6 downto 0),
      \ap_CS_fsm_reg[5]\ => v_V_1_U_n_10,
      ap_clk => ap_clk,
      \q1_reg[1]_0\ => \p_0_in__1\,
      \q1_reg[1]_1\(4 downto 0) => v_V_1_address0(4 downto 0),
      \q1_reg[1]_2\(1) => ap_CS_fsm_state10,
      \q1_reg[1]_2\(0) => ap_CS_fsm_state6,
      \q1_reg[1]_3\ => \icmp_ln1031_reg_5198_reg_n_3_[0]\,
      \q1_reg[1]_4\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_89,
      \q1_reg[1]_5\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_90
    );
v_V_2_U: entity work.bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_8
     port map (
      ADDRA(4 downto 0) => v_V_address1(4 downto 0),
      E(0) => v_V_ce1,
      Q(6 downto 0) => v_V_2_q1(6 downto 0),
      ap_clk => ap_clk,
      \q1_reg[1]_0\ => \p_0_in__2\,
      \q1_reg[1]_1\(4 downto 0) => v_V_2_address0(4 downto 0),
      \q1_reg[1]_2\(1) => ap_CS_fsm_state10,
      \q1_reg[1]_2\(0) => ap_CS_fsm_state6,
      \q1_reg[1]_3\ => \icmp_ln1031_reg_5198_reg_n_3_[0]\,
      \q1_reg[1]_4\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_82,
      \q1_reg[1]_5\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_83,
      \q1_reg[1]_6\ => v_V_1_U_n_10
    );
v_V_3_U: entity work.bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_9
     port map (
      ADDRA(4 downto 0) => v_V_address1(4 downto 0),
      E(0) => v_V_ce1,
      Q(6 downto 0) => v_V_3_q1(6 downto 0),
      ap_clk => ap_clk,
      \q1_reg[1]_0\ => \p_0_in__3\,
      \q1_reg[1]_1\(4 downto 0) => v_V_3_address0(4 downto 0),
      \q1_reg[1]_2\(1) => ap_CS_fsm_state10,
      \q1_reg[1]_2\(0) => ap_CS_fsm_state6,
      \q1_reg[1]_3\ => \icmp_ln1031_reg_5198_reg_n_3_[0]\,
      \q1_reg[1]_4\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_75,
      \q1_reg[1]_5\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_76,
      \q1_reg[1]_6\ => v_V_1_U_n_10
    );
v_V_4_U: entity work.bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_10
     port map (
      ADDRA(4 downto 0) => v_V_address1(4 downto 0),
      Q(6 downto 0) => v_V_4_q1(6 downto 0),
      ap_clk => ap_clk,
      \q1_reg[1]_0\ => \p_0_in__4\,
      \q1_reg[1]_1\(4 downto 0) => v_V_4_address0(4 downto 0),
      \q1_reg[1]_2\(1) => ap_CS_fsm_state10,
      \q1_reg[1]_2\(0) => ap_CS_fsm_state6,
      \q1_reg[1]_3\ => \icmp_ln1031_reg_5198_reg_n_3_[0]\,
      \q1_reg[1]_4\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_68,
      \q1_reg[1]_5\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_69,
      \q1_reg[1]_6\ => v_V_1_U_n_10,
      \q1_reg[6]_0\(0) => v_V_ce1
    );
v_V_5_U: entity work.bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_11
     port map (
      ADDRA(4 downto 0) => v_V_address1(4 downto 0),
      Q(6 downto 0) => v_V_5_q1(6 downto 0),
      ap_clk => ap_clk,
      \q1_reg[1]_0\ => \p_0_in__5\,
      \q1_reg[1]_1\(4 downto 0) => v_V_5_address0(4 downto 0),
      \q1_reg[1]_2\(1) => ap_CS_fsm_state10,
      \q1_reg[1]_2\(0) => ap_CS_fsm_state6,
      \q1_reg[1]_3\ => \icmp_ln1031_reg_5198_reg_n_3_[0]\,
      \q1_reg[1]_4\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_61,
      \q1_reg[1]_5\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_62,
      \q1_reg[1]_6\ => v_V_1_U_n_10,
      \q1_reg[6]_0\(0) => v_V_ce1
    );
v_V_6_U: entity work.bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_12
     port map (
      ADDRA(4 downto 0) => v_V_address1(4 downto 0),
      Q(6 downto 0) => v_V_6_q1(6 downto 0),
      ap_clk => ap_clk,
      \q1_reg[1]_0\ => \p_0_in__6\,
      \q1_reg[1]_1\(4 downto 0) => v_V_6_address0(4 downto 0),
      \q1_reg[1]_2\(1) => ap_CS_fsm_state10,
      \q1_reg[1]_2\(0) => ap_CS_fsm_state6,
      \q1_reg[1]_3\ => \icmp_ln1031_reg_5198_reg_n_3_[0]\,
      \q1_reg[1]_4\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_54,
      \q1_reg[1]_5\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_55,
      \q1_reg[1]_6\ => v_V_1_U_n_10,
      \q1_reg[6]_0\(0) => v_V_ce1
    );
v_V_7_U: entity work.bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_13
     port map (
      ADDRA(4 downto 0) => v_V_address1(4 downto 0),
      Q(6 downto 0) => v_V_7_q1(6 downto 0),
      ap_clk => ap_clk,
      \q1_reg[1]_0\ => \p_0_in__7\,
      \q1_reg[1]_1\(4 downto 0) => v_V_7_address0(4 downto 0),
      \q1_reg[1]_2\(1) => ap_CS_fsm_state10,
      \q1_reg[1]_2\(0) => ap_CS_fsm_state6,
      \q1_reg[1]_3\ => \icmp_ln1031_reg_5198_reg_n_3_[0]\,
      \q1_reg[1]_4\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_47,
      \q1_reg[1]_5\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_48,
      \q1_reg[1]_6\ => v_V_1_U_n_10,
      \q1_reg[6]_0\(0) => v_V_ce1
    );
v_V_U: entity work.bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_14
     port map (
      ADDRA(4 downto 0) => v_V_address1(4 downto 0),
      ADDRH(4 downto 0) => v_V_address0(4 downto 0),
      Q(6 downto 0) => v_V_q1(6 downto 0),
      ap_clk => ap_clk,
      p_0_in => \p_0_in__0\,
      \q1_reg[1]_0\(1) => ap_CS_fsm_state10,
      \q1_reg[1]_0\(0) => ap_CS_fsm_state6,
      \q1_reg[1]_1\ => \icmp_ln1031_reg_5198_reg_n_3_[0]\,
      \q1_reg[1]_2\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_96,
      \q1_reg[1]_3\ => grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_97,
      \q1_reg[1]_4\ => v_V_1_U_n_10,
      \q1_reg[6]_0\(0) => v_V_ce1
    );
\zext_ln48_reg_5184[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C2C2C0C0C4C"
    )
        port map (
      I0 => \zext_ln48_reg_5184[11]_i_2_n_3\,
      I1 => zext_ln34_fu_4716_p1(10),
      I2 => zext_ln34_fu_4716_p1(9),
      I3 => zext_ln34_fu_4716_p1(7),
      I4 => \bin_start_V_reg_5174[11]_i_3_n_3\,
      I5 => zext_ln34_fu_4716_p1(8),
      O => bin_end_fu_4745_p2(10)
    );
\zext_ln48_reg_5184[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC800000000"
    )
        port map (
      I0 => \zext_ln48_reg_5184[11]_i_2_n_3\,
      I1 => zext_ln34_fu_4716_p1(9),
      I2 => zext_ln34_fu_4716_p1(7),
      I3 => \bin_start_V_reg_5174[11]_i_3_n_3\,
      I4 => zext_ln34_fu_4716_p1(8),
      I5 => zext_ln34_fu_4716_p1(10),
      O => bin_end_fu_4745_p2(11)
    );
\zext_ln48_reg_5184[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8022004002002400"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(8),
      I1 => zext_ln34_fu_4716_p1(6),
      I2 => zext_ln34_fu_4716_p1(3),
      I3 => zext_ln34_fu_4716_p1(5),
      I4 => zext_ln34_fu_4716_p1(4),
      I5 => zext_ln34_fu_4716_p1(7),
      O => \zext_ln48_reg_5184[11]_i_2_n_3\
    );
\zext_ln48_reg_5184[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(4),
      I1 => zext_ln34_fu_4716_p1(3),
      O => bin_end_fu_4745_p2(2)
    );
\zext_ln48_reg_5184[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"39"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(4),
      I1 => zext_ln34_fu_4716_p1(5),
      I2 => zext_ln34_fu_4716_p1(3),
      O => \zext_ln48_reg_5184[3]_i_1_n_3\
    );
\zext_ln48_reg_5184[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"699C"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(4),
      I1 => zext_ln34_fu_4716_p1(6),
      I2 => zext_ln34_fu_4716_p1(5),
      I3 => zext_ln34_fu_4716_p1(3),
      O => bin_end_fu_4745_p2(4)
    );
\zext_ln48_reg_5184[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"399C99C6"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(5),
      I1 => zext_ln34_fu_4716_p1(7),
      I2 => zext_ln34_fu_4716_p1(6),
      I3 => zext_ln34_fu_4716_p1(4),
      I4 => zext_ln34_fu_4716_p1(3),
      O => bin_end_fu_4745_p2(5)
    );
\zext_ln48_reg_5184[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3996999699C69C66"
    )
        port map (
      I0 => zext_ln34_fu_4716_p1(6),
      I1 => zext_ln34_fu_4716_p1(8),
      I2 => zext_ln34_fu_4716_p1(7),
      I3 => zext_ln34_fu_4716_p1(5),
      I4 => zext_ln34_fu_4716_p1(3),
      I5 => zext_ln34_fu_4716_p1(4),
      O => bin_end_fu_4745_p2(6)
    );
\zext_ln48_reg_5184[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \zext_ln48_reg_5184[11]_i_2_n_3\,
      I1 => zext_ln34_fu_4716_p1(7),
      I2 => zext_ln34_fu_4716_p1(9),
      I3 => \bin_start_V_reg_5174[11]_i_3_n_3\,
      O => bin_end_fu_4745_p2(7)
    );
\zext_ln48_reg_5184[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C3C396C396963C"
    )
        port map (
      I0 => \zext_ln48_reg_5184[11]_i_2_n_3\,
      I1 => zext_ln34_fu_4716_p1(8),
      I2 => zext_ln34_fu_4716_p1(10),
      I3 => zext_ln34_fu_4716_p1(9),
      I4 => zext_ln34_fu_4716_p1(7),
      I5 => \bin_start_V_reg_5174[11]_i_3_n_3\,
      O => bin_end_fu_4745_p2(8)
    );
\zext_ln48_reg_5184[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B334322C322C344C"
    )
        port map (
      I0 => \zext_ln48_reg_5184[11]_i_2_n_3\,
      I1 => zext_ln34_fu_4716_p1(9),
      I2 => zext_ln34_fu_4716_p1(10),
      I3 => zext_ln34_fu_4716_p1(8),
      I4 => \bin_start_V_reg_5174[11]_i_3_n_3\,
      I5 => zext_ln34_fu_4716_p1(7),
      O => bin_end_fu_4745_p2(9)
    );
\zext_ln48_reg_5184_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => bin_end_fu_4745_p2(10),
      Q => zext_ln48_reg_5184_reg(9),
      R => '0'
    );
\zext_ln48_reg_5184_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => bin_end_fu_4745_p2(11),
      Q => zext_ln48_reg_5184_reg(10),
      R => '0'
    );
\zext_ln48_reg_5184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => bin_end_fu_4745_p2(1),
      Q => zext_ln48_reg_5184_reg(0),
      R => '0'
    );
\zext_ln48_reg_5184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => bin_end_fu_4745_p2(2),
      Q => zext_ln48_reg_5184_reg(1),
      R => '0'
    );
\zext_ln48_reg_5184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \zext_ln48_reg_5184[3]_i_1_n_3\,
      Q => zext_ln48_reg_5184_reg(2),
      R => '0'
    );
\zext_ln48_reg_5184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => bin_end_fu_4745_p2(4),
      Q => zext_ln48_reg_5184_reg(3),
      R => '0'
    );
\zext_ln48_reg_5184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => bin_end_fu_4745_p2(5),
      Q => zext_ln48_reg_5184_reg(4),
      R => '0'
    );
\zext_ln48_reg_5184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => bin_end_fu_4745_p2(6),
      Q => zext_ln48_reg_5184_reg(5),
      R => '0'
    );
\zext_ln48_reg_5184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => bin_end_fu_4745_p2(7),
      Q => zext_ln48_reg_5184_reg(6),
      R => '0'
    );
\zext_ln48_reg_5184_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => bin_end_fu_4745_p2(8),
      Q => zext_ln48_reg_5184_reg(7),
      R => '0'
    );
\zext_ln48_reg_5184_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => bin_end_fu_4745_p2(9),
      Q => zext_ln48_reg_5184_reg(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0 is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    in_spikes_TVALID : in STD_LOGIC;
    in_spikes_TREADY : out STD_LOGIC;
    in_spikes_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    out_spikes_TVALID : out STD_LOGIC;
    out_spikes_TREADY : in STD_LOGIC;
    out_spikes_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_0_hls_inst_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_0_hls_inst_0 : entity is "bd_0_hls_inst_0,spiking_binam,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_0_hls_inst_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of bd_0_hls_inst_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_0_hls_inst_0 : entity is "spiking_binam,Vivado 2022.2";
  attribute hls_module : string;
  attribute hls_module of bd_0_hls_inst_0 : entity is "yes";
end bd_0_hls_inst_0;

architecture STRUCTURE of bd_0_hls_inst_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^out_spikes_tdata\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_inst_out_spikes_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "11'b00000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "11'b01000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "11'b10000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "11'b00000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "11'b00000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "11'b00000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "11'b00000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "11'b00000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "11'b00001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "11'b00010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "11'b00100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:in_spikes:out_spikes, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_spikes_TREADY : signal is "xilinx.com:interface:axis:1.0 in_spikes TREADY";
  attribute X_INTERFACE_INFO of in_spikes_TVALID : signal is "xilinx.com:interface:axis:1.0 in_spikes TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of out_spikes_TREADY : signal is "xilinx.com:interface:axis:1.0 out_spikes TREADY";
  attribute X_INTERFACE_INFO of out_spikes_TVALID : signal is "xilinx.com:interface:axis:1.0 out_spikes TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of in_spikes_TDATA : signal is "xilinx.com:interface:axis:1.0 in_spikes TDATA";
  attribute X_INTERFACE_PARAMETER of in_spikes_TDATA : signal is "XIL_INTERFACENAME in_spikes, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_spikes_TDATA : signal is "xilinx.com:interface:axis:1.0 out_spikes TDATA";
  attribute X_INTERFACE_PARAMETER of out_spikes_TDATA : signal is "XIL_INTERFACENAME out_spikes, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
begin
  out_spikes_TDATA(31) <= \<const0>\;
  out_spikes_TDATA(30) <= \<const0>\;
  out_spikes_TDATA(29) <= \<const0>\;
  out_spikes_TDATA(28) <= \<const0>\;
  out_spikes_TDATA(27 downto 17) <= \^out_spikes_tdata\(27 downto 17);
  out_spikes_TDATA(16) <= \<const1>\;
  out_spikes_TDATA(15) <= \<const0>\;
  out_spikes_TDATA(14) <= \<const0>\;
  out_spikes_TDATA(13) <= \<const0>\;
  out_spikes_TDATA(12) <= \<const0>\;
  out_spikes_TDATA(11) <= \<const0>\;
  out_spikes_TDATA(10) <= \<const0>\;
  out_spikes_TDATA(9) <= \<const0>\;
  out_spikes_TDATA(8) <= \<const0>\;
  out_spikes_TDATA(7 downto 0) <= \^out_spikes_tdata\(7 downto 0);
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.bd_0_hls_inst_0_spiking_binam
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_spikes_TDATA(31 downto 16) => in_spikes_TDATA(31 downto 16),
      in_spikes_TDATA(15 downto 8) => B"00000000",
      in_spikes_TDATA(7 downto 0) => in_spikes_TDATA(7 downto 0),
      in_spikes_TREADY => in_spikes_TREADY,
      in_spikes_TVALID => in_spikes_TVALID,
      interrupt => interrupt,
      out_spikes_TDATA(31 downto 28) => NLW_inst_out_spikes_TDATA_UNCONNECTED(31 downto 28),
      out_spikes_TDATA(27 downto 17) => \^out_spikes_tdata\(27 downto 17),
      out_spikes_TDATA(16 downto 8) => NLW_inst_out_spikes_TDATA_UNCONNECTED(16 downto 8),
      out_spikes_TDATA(7 downto 0) => \^out_spikes_tdata\(7 downto 0),
      out_spikes_TREADY => out_spikes_TREADY,
      out_spikes_TVALID => out_spikes_TVALID,
      s_axi_CTRL_ARADDR(4 downto 0) => s_axi_CTRL_ARADDR(4 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(4 downto 0) => s_axi_CTRL_AWADDR(4 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
end STRUCTURE;
