{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516387817128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516387817128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 00:20:16 2018 " "Processing started: Sat Jan 20 00:20:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516387817128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387817128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off max_10_board_default -c max_10_board_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off max_10_board_default -c max_10_board_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387817128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1516387817533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1516387817533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_COUNTER-behav " "Found design unit 1: HEX_COUNTER-behav" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516387830549 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX_COUNTER " "Found entity 1: HEX_COUNTER" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516387830549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387830549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HEX_COUNTER " "Elaborating entity \"HEX_COUNTER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1516387830580 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxD HEX_COUNTER.vhd(24) " "VHDL Signal Declaration warning at HEX_COUNTER.vhd(24): used implicit default value for signal \"TxD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1516387830590 "|HEX_COUNTER"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PMOD\[0\] " "bidirectional pin \"PMOD\[0\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PMOD\[1\] " "bidirectional pin \"PMOD\[1\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PMOD\[2\] " "bidirectional pin \"PMOD\[2\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PMOD\[3\] " "bidirectional pin \"PMOD\[3\]\" has no driver" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1516387831062 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1516387831062 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TxD GND " "Pin \"TxD\" is stuck at GND" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516387831102 "|HEX_COUNTER|TxD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1516387831102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1516387831173 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1516387831679 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516387831679 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RxD " "No output dependent on input pin \"RxD\"" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516387831729 "|HEX_COUNTER|RxD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1516387831729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1516387831729 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1516387831729 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1516387831729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1516387831729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1516387831729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516387831749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 00:20:31 2018 " "Processing ended: Sat Jan 20 00:20:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516387831749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516387831749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516387831749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387831749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1516387833102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516387833102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 00:20:32 2018 " "Processing started: Sat Jan 20 00:20:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516387833102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1516387833102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off max_10_board_default -c max_10_board_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off max_10_board_default -c max_10_board_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1516387833102 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1516387833192 ""}
{ "Info" "0" "" "Project  = max_10_board_default" {  } {  } 0 0 "Project  = max_10_board_default" 0 0 "Fitter" 0 0 1516387833192 ""}
{ "Info" "0" "" "Revision = max_10_board_top" {  } {  } 0 0 "Revision = max_10_board_top" 0 0 "Fitter" 0 0 1516387833192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1516387833312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1516387833312 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "max_10_board_top 10M02SCE144C8G " "Selected device 10M02SCE144C8G for design \"max_10_board_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1516387833312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1516387833352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1516387833352 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1516387833433 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1516387833443 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1516387833541 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1516387833551 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "7 " "Fitter converted 7 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 15 " "Pin ~ALTERA_TMS~ is reserved at location 15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1516387833561 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 16 " "Pin ~ALTERA_TCK~ is reserved at location 16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1516387833561 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 17 " "Pin ~ALTERA_TDI~ is reserved at location 17" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1516387833561 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 18 " "Pin ~ALTERA_TDO~ is reserved at location 18" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1516387833561 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 122 " "Pin ~ALTERA_nCONFIG~ is reserved at location 122" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1516387833561 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 131 " "Pin ~ALTERA_nSTATUS~ is reserved at location 131" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1516387833561 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 135 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 135" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1516387833561 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1516387833561 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1516387833561 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1516387833561 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1516387833561 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1516387833561 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1516387833561 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "max_10_board_top.sdc " "Synopsys Design Constraints File file not found: 'max_10_board_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1516387834441 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1516387834442 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1516387834445 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1516387834445 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1516387834445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50M~input (placed in PIN 28 (CLK1p, DIFFIO_RX_L16p, DIFFOUT_L16p, High_Speed)) " "Automatically promoted node CLK_50M~input (placed in PIN 28 (CLK1p, DIFFIO_RX_L16p, DIFFOUT_L16p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1516387834455 ""}  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1516387834455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "temporal0  " "Automatically promoted node temporal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1516387834455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temporal0~0 " "Destination node temporal0~0" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1516387834455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED0~output " "Destination node LED0~output" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1516387834455 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1516387834455 ""}  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1516387834455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "temporal1  " "Automatically promoted node temporal1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1516387834465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temporal1~0 " "Destination node temporal1~0" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1516387834465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED1~output " "Destination node LED1~output" {  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1516387834465 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1516387834465 ""}  } { { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1516387834465 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1516387835012 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1516387835012 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1516387835012 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1516387835012 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1516387835012 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1516387835012 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1516387835012 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1516387835012 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1516387835012 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1516387835012 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1516387835012 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW1 " "Node \"SW1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1516387835112 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1516387835112 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516387835112 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1516387835112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1516387835708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516387835738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1516387835748 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1516387835972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516387835972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1516387836867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X18_Y8 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8" {  } { { "loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8"} { { 12 { 0 ""} 9 0 10 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1516387837112 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1516387837112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1516387837382 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1516387837382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516387837382 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1516387837582 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1516387837602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1516387838002 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1516387838002 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1516387838756 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516387839595 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1516387839762 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "75 MAX 10 " "75 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RxD 3.3-V LVTTL 27 " "Pin RxD uses I/O standard 3.3-V LVTTL at 27" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RxD } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RxD" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL 19 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at 19" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL 14 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at 14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL 10 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL 9 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at 9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL 8 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at 8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL 7 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at 7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL 6 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at 6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL 5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at 5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL 4 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at 4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL 3 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at 3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL 141 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL 140 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at 140" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL 139 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at 139" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL 138 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at 138" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL 137 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL 134 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at 134" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL 130 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at 130" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL 129 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at 129" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL 128 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at 128" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL 127 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL 126 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL 125 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at 125" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL 124 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at 124" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL 123 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at 123" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL 120 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at 120" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL 117 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at 117" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL 116 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at 116" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL 115 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at 115" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL 114 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at 114" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL 113 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at 113" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL 112 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at 112" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL 106 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at 106" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL 105 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at 105" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL 103 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at 103" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL 79 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at 79" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL 78 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at 78" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL 77 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at 77" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL 76 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at 76" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL 75 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at 75" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL 69 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL 68 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL 67 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL 65 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL 63 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at 63" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL 62 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at 62" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL 61 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at 61" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL 60 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL 59 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL 53 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL 52 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL 51 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL 50 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL 49 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL 48 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at 48" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL 47 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at 47" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL 46 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL 44 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL 42 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at 42" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL 41 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at 41" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL 40 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at 40" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL 39 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL 33 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL 32 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL 31 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL 25 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL 24 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at 24" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL 23 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL 21 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at 21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PMOD\[0\] 3.3-V LVTTL 85 " "Pin PMOD\[0\] uses I/O standard 3.3-V LVTTL at 85" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PMOD[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD\[0\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PMOD\[1\] 3.3-V LVTTL 84 " "Pin PMOD\[1\] uses I/O standard 3.3-V LVTTL at 84" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PMOD[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD\[1\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PMOD\[2\] 3.3-V LVTTL 81 " "Pin PMOD\[2\] uses I/O standard 3.3-V LVTTL at 81" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PMOD[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD\[2\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PMOD\[3\] 3.3-V LVTTL 80 " "Pin PMOD\[3\] uses I/O standard 3.3-V LVTTL at 80" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PMOD[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD\[3\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW0 3.3-V LVTTL 70 " "Pin SW0 uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW0 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW0" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50M 3.3-V LVTTL 28 " "Pin CLK_50M uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLK_50M } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516387839772 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1516387839772 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PMOD\[0\] a permanently disabled " "Pin PMOD\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PMOD[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD\[0\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PMOD\[1\] a permanently disabled " "Pin PMOD\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PMOD[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD\[1\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PMOD\[2\] a permanently disabled " "Pin PMOD\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PMOD[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD\[2\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PMOD\[3\] a permanently disabled " "Pin PMOD\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PMOD[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD\[3\]" } } } } { "HEX_COUNTER.vhd" "" { Text "C:/ieee_ ws/HEX_COUNTER/HEX_COUNTER.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/ieee_ ws/HEX_COUNTER/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516387839782 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1516387839782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ieee_ ws/HEX_COUNTER/output_files/max_10_board_top.fit.smsg " "Generated suppressed messages file C:/ieee_ ws/HEX_COUNTER/output_files/max_10_board_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1516387839862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1370 " "Peak virtual memory: 1370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516387840279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 00:20:40 2018 " "Processing ended: Sat Jan 20 00:20:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516387840279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516387840279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516387840279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1516387840279 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1516387841484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516387841485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 00:20:41 2018 " "Processing started: Sat Jan 20 00:20:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516387841485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1516387841485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off max_10_board_default -c max_10_board_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off max_10_board_default -c max_10_board_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1516387841485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1516387841786 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1516387841960 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1516387841976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516387842177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 00:20:42 2018 " "Processing ended: Sat Jan 20 00:20:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516387842177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516387842177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516387842177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1516387842177 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1516387843323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516387843323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 00:20:43 2018 " "Processing started: Sat Jan 20 00:20:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516387843323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1516387843323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off max_10_board_default -c max_10_board_top " "Command: quartus_pow --read_settings_files=off --write_settings_files=off max_10_board_default -c max_10_board_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1516387843323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "PowerPlay Power Analyzer" 0 -1 1516387843601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1516387843601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1516387843601 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "max_10_board_top.sdc " "Synopsys Design Constraints File file not found: 'max_10_board_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "PowerPlay Power Analyzer" 0 -1 1516387844053 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter0\[0\] CLK_50M " "Register counter0\[0\] is being clocked by CLK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1516387844053 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1516387844053 "|HEX_COUNTER|CLK_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "temporal1 " "Node: temporal1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter0_SHARE\[2\] temporal1 " "Register counter0_SHARE\[2\] is being clocked by temporal1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1516387844053 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1516387844053 "|HEX_COUNTER|temporal1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "temporal0 " "Node: temporal0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register temporal1 temporal0 " "Register temporal1 is being clocked by temporal0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1516387844053 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1516387844053 "|HEX_COUNTER|temporal0"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "PowerPlay Power Analyzer" 0 -1 1516387844053 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1516387844063 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1516387844063 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1516387844063 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1516387844273 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1516387844323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1516387845023 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1516387846263 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "120.07 mW " "Total thermal power estimate for the design is 120.07 mW" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/17.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1516387846333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 7 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516387846542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 00:20:46 2018 " "Processing ended: Sat Jan 20 00:20:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516387846542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516387846542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516387846542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1516387846542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1516387847855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516387847855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 00:20:47 2018 " "Processing started: Sat Jan 20 00:20:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516387847855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387847855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta max_10_board_default -c max_10_board_top " "Command: quartus_sta max_10_board_default -c max_10_board_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387847855 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1516387847954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848166 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "max_10_board_top.sdc " "Synopsys Design Constraints File file not found: 'max_10_board_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848274 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848275 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50M CLK_50M " "create_clock -period 1.000 -name CLK_50M CLK_50M" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1516387848275 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name temporal1 temporal1 " "create_clock -period 1.000 -name temporal1 temporal1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1516387848275 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name temporal0 temporal0 " "create_clock -period 1.000 -name temporal0 temporal0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1516387848275 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848275 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848277 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1516387848278 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1516387848285 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1516387848288 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.512 " "Worst-case setup slack is -4.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387848290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387848290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.512             -63.031 CLK_50M  " "   -4.512             -63.031 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387848290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.934              -5.233 temporal0  " "   -1.934              -5.233 temporal0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387848290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330              -0.951 temporal1  " "   -0.330              -0.951 temporal1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387848290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.366 " "Worst-case hold slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387848292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387848292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 temporal0  " "    0.366               0.000 temporal0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387848292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 temporal1  " "    0.366               0.000 temporal1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387848292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.724               0.000 CLK_50M  " "    0.724               0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387848292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387848296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387848296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.662 CLK_50M  " "   -3.000             -41.662 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387848296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 temporal0  " "   -1.487             -11.896 temporal0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387848296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 temporal1  " "   -1.487              -5.948 temporal1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387848296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848296 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1516387848300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387848328 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387849065 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387849125 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387849135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.319 " "Worst-case setup slack is -4.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.319             -58.319 CLK_50M  " "   -4.319             -58.319 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.788              -4.499 temporal0  " "   -1.788              -4.499 temporal0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216              -0.615 temporal1  " "   -0.216              -0.615 temporal1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387849135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 temporal0  " "    0.325               0.000 temporal0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 temporal1  " "    0.327               0.000 temporal1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 CLK_50M  " "    0.682               0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387849135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387849135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387849135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.662 CLK_50M  " "   -3.000             -41.662 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 temporal0  " "   -1.487             -11.896 temporal0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 temporal1  " "   -1.487              -5.948 temporal1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387849135 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1516387849145 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387849319 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387849319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.211 " "Worst-case setup slack is -1.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.211             -10.396 CLK_50M  " "   -1.211             -10.396 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.376              -0.376 temporal0  " "   -0.376              -0.376 temporal0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 temporal1  " "    0.441               0.000 temporal1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387849319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 temporal0  " "    0.151               0.000 temporal0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 temporal1  " "    0.152               0.000 temporal1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 CLK_50M  " "    0.249               0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387849319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387849319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387849319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.352 CLK_50M  " "   -3.000             -33.352 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 temporal0  " "   -1.000              -8.000 temporal0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 temporal1  " "   -1.000              -4.000 temporal1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516387849329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387849329 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387850603 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387850603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516387850648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 00:20:50 2018 " "Processing ended: Sat Jan 20 00:20:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516387850648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516387850648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516387850648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387850648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516387851840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516387851840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 00:20:51 2018 " "Processing started: Sat Jan 20 00:20:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516387851840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1516387851840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off max_10_board_default -c max_10_board_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off max_10_board_default -c max_10_board_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1516387851840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1516387852225 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1516387852245 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "max_10_board_top.vo C:/ieee_ ws/HEX_COUNTER/simulation/modelsim/ simulation " "Generated file max_10_board_top.vo in folder \"C:/ieee_ ws/HEX_COUNTER/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1516387852349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516387852379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 00:20:52 2018 " "Processing ended: Sat Jan 20 00:20:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516387852379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516387852379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516387852379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1516387852379 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Quartus Prime Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1516387853004 ""}
