Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 12 01:49:48 2023
| Host         : Adelia-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_on_board_testing_timing_summary_routed.rpt -pb UART_on_board_testing_timing_summary_routed.pb -rpx UART_on_board_testing_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_on_board_testing
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         14          
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.710        0.000                      0                  124        0.222        0.000                      0                  124        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.710        0.000                      0                  124        0.222        0.000                      0                  124        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.151ns (22.979%)  route 3.858ns (77.021%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.708     5.311    recv/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  recv/clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.478     5.789 f  recv/clk_counter_reg[24]/Q
                         net (fo=2, routed)           1.034     6.822    recv/clk_counter_reg_n_0_[24]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.301     7.123 f  recv/current_state[2]_i_5/O
                         net (fo=1, routed)           0.658     7.781    recv/current_state[2]_i_5_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  recv/current_state[2]_i_3/O
                         net (fo=7, routed)           0.762     8.668    recv/current_state[2]_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     8.792 f  recv/current_state[1]_i_2/O
                         net (fo=3, routed)           0.603     9.395    recv/current_state[1]_i_2_n_0
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.124     9.519 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.801    10.320    recv/clk_counter[31]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.588    15.011    recv/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[27]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y73          FDRE (Setup_fdre_C_CE)      -0.205    15.029    recv/clk_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.151ns (22.979%)  route 3.858ns (77.021%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.708     5.311    recv/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  recv/clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.478     5.789 f  recv/clk_counter_reg[24]/Q
                         net (fo=2, routed)           1.034     6.822    recv/clk_counter_reg_n_0_[24]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.301     7.123 f  recv/current_state[2]_i_5/O
                         net (fo=1, routed)           0.658     7.781    recv/current_state[2]_i_5_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  recv/current_state[2]_i_3/O
                         net (fo=7, routed)           0.762     8.668    recv/current_state[2]_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     8.792 f  recv/current_state[1]_i_2/O
                         net (fo=3, routed)           0.603     9.395    recv/current_state[1]_i_2_n_0
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.124     9.519 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.801    10.320    recv/clk_counter[31]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.588    15.011    recv/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[28]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y73          FDRE (Setup_fdre_C_CE)      -0.205    15.029    recv/clk_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.151ns (22.979%)  route 3.858ns (77.021%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.708     5.311    recv/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  recv/clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.478     5.789 f  recv/clk_counter_reg[24]/Q
                         net (fo=2, routed)           1.034     6.822    recv/clk_counter_reg_n_0_[24]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.301     7.123 f  recv/current_state[2]_i_5/O
                         net (fo=1, routed)           0.658     7.781    recv/current_state[2]_i_5_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  recv/current_state[2]_i_3/O
                         net (fo=7, routed)           0.762     8.668    recv/current_state[2]_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     8.792 f  recv/current_state[1]_i_2/O
                         net (fo=3, routed)           0.603     9.395    recv/current_state[1]_i_2_n_0
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.124     9.519 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.801    10.320    recv/clk_counter[31]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.588    15.011    recv/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[30]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y73          FDRE (Setup_fdre_C_CE)      -0.205    15.029    recv/clk_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.151ns (22.979%)  route 3.858ns (77.021%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.708     5.311    recv/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  recv/clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.478     5.789 f  recv/clk_counter_reg[24]/Q
                         net (fo=2, routed)           1.034     6.822    recv/clk_counter_reg_n_0_[24]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.301     7.123 f  recv/current_state[2]_i_5/O
                         net (fo=1, routed)           0.658     7.781    recv/current_state[2]_i_5_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  recv/current_state[2]_i_3/O
                         net (fo=7, routed)           0.762     8.668    recv/current_state[2]_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     8.792 f  recv/current_state[1]_i_2/O
                         net (fo=3, routed)           0.603     9.395    recv/current_state[1]_i_2_n_0
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.124     9.519 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.801    10.320    recv/clk_counter[31]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.588    15.011    recv/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[31]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y73          FDRE (Setup_fdre_C_CE)      -0.205    15.029    recv/clk_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.151ns (22.911%)  route 3.873ns (77.089%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.708     5.311    recv/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  recv/clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.478     5.789 f  recv/clk_counter_reg[24]/Q
                         net (fo=2, routed)           1.034     6.822    recv/clk_counter_reg_n_0_[24]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.301     7.123 f  recv/current_state[2]_i_5/O
                         net (fo=1, routed)           0.658     7.781    recv/current_state[2]_i_5_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  recv/current_state[2]_i_3/O
                         net (fo=7, routed)           0.762     8.668    recv/current_state[2]_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     8.792 f  recv/current_state[1]_i_2/O
                         net (fo=3, routed)           0.603     9.395    recv/current_state[1]_i_2_n_0
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.124     9.519 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.815    10.334    recv/clk_counter[31]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.590    15.013    recv/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[22]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          FDRE (Setup_fdre_C_CE)      -0.169    15.083    recv/clk_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.151ns (22.911%)  route 3.873ns (77.089%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.708     5.311    recv/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  recv/clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.478     5.789 f  recv/clk_counter_reg[24]/Q
                         net (fo=2, routed)           1.034     6.822    recv/clk_counter_reg_n_0_[24]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.301     7.123 f  recv/current_state[2]_i_5/O
                         net (fo=1, routed)           0.658     7.781    recv/current_state[2]_i_5_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  recv/current_state[2]_i_3/O
                         net (fo=7, routed)           0.762     8.668    recv/current_state[2]_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     8.792 f  recv/current_state[1]_i_2/O
                         net (fo=3, routed)           0.603     9.395    recv/current_state[1]_i_2_n_0
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.124     9.519 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.815    10.334    recv/clk_counter[31]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.590    15.013    recv/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[25]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          FDRE (Setup_fdre_C_CE)      -0.169    15.083    recv/clk_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.151ns (22.911%)  route 3.873ns (77.089%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.708     5.311    recv/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  recv/clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.478     5.789 f  recv/clk_counter_reg[24]/Q
                         net (fo=2, routed)           1.034     6.822    recv/clk_counter_reg_n_0_[24]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.301     7.123 f  recv/current_state[2]_i_5/O
                         net (fo=1, routed)           0.658     7.781    recv/current_state[2]_i_5_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  recv/current_state[2]_i_3/O
                         net (fo=7, routed)           0.762     8.668    recv/current_state[2]_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     8.792 f  recv/current_state[1]_i_2/O
                         net (fo=3, routed)           0.603     9.395    recv/current_state[1]_i_2_n_0
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.124     9.519 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.815    10.334    recv/clk_counter[31]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.590    15.013    recv/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[26]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          FDRE (Setup_fdre_C_CE)      -0.169    15.083    recv/clk_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.151ns (22.911%)  route 3.873ns (77.089%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.708     5.311    recv/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  recv/clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.478     5.789 f  recv/clk_counter_reg[24]/Q
                         net (fo=2, routed)           1.034     6.822    recv/clk_counter_reg_n_0_[24]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.301     7.123 f  recv/current_state[2]_i_5/O
                         net (fo=1, routed)           0.658     7.781    recv/current_state[2]_i_5_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  recv/current_state[2]_i_3/O
                         net (fo=7, routed)           0.762     8.668    recv/current_state[2]_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     8.792 f  recv/current_state[1]_i_2/O
                         net (fo=3, routed)           0.603     9.395    recv/current_state[1]_i_2_n_0
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.124     9.519 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.815    10.334    recv/clk_counter[31]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.590    15.013    recv/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[29]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          FDRE (Setup_fdre_C_CE)      -0.169    15.083    recv/clk_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.151ns (22.259%)  route 4.020ns (77.741%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.708     5.311    recv/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  recv/clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.478     5.789 r  recv/clk_counter_reg[24]/Q
                         net (fo=2, routed)           1.034     6.822    recv/clk_counter_reg_n_0_[24]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.301     7.123 r  recv/current_state[2]_i_5/O
                         net (fo=1, routed)           0.658     7.781    recv/current_state[2]_i_5_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.905 r  recv/current_state[2]_i_3/O
                         net (fo=7, routed)           1.150     9.056    recv/current_state[2]_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     9.180 r  recv/clk_counter[31]_i_4/O
                         net (fo=32, routed)          1.178    10.358    recv/clk_counter[31]_i_4_n_0
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.124    10.482 r  recv/clk_counter[27]_i_1/O
                         net (fo=1, routed)           0.000    10.482    recv/p_1_in[27]
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.588    15.011    recv/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[27]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)        0.029    15.263    recv/clk_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 1.151ns (22.294%)  route 4.012ns (77.706%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.708     5.311    recv/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  recv/clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.478     5.789 r  recv/clk_counter_reg[24]/Q
                         net (fo=2, routed)           1.034     6.822    recv/clk_counter_reg_n_0_[24]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.301     7.123 r  recv/current_state[2]_i_5/O
                         net (fo=1, routed)           0.658     7.781    recv/current_state[2]_i_5_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.905 r  recv/current_state[2]_i_3/O
                         net (fo=7, routed)           1.150     9.056    recv/current_state[2]_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     9.180 r  recv/clk_counter[31]_i_4/O
                         net (fo=32, routed)          1.170    10.350    recv/clk_counter[31]_i_4_n_0
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.124    10.474 r  recv/clk_counter[30]_i_1/O
                         net (fo=1, routed)           0.000    10.474    recv/p_1_in[30]
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.588    15.011    recv/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[30]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)        0.031    15.265    recv/clk_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                  4.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 recv/bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.598     1.517    recv/clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  recv/bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  recv/bit_index_reg[0]/Q
                         net (fo=12, routed)          0.086     1.731    recv/bit_index_reg_n_0_[0]
    SLICE_X1Y67          LUT6 (Prop_lut6_I0_O)        0.099     1.830 r  recv/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    recv/bit_index[2]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  recv/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.869     2.034    recv/clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  recv/bit_index_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.091     1.608    recv/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 trans/clk_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/clk_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.595     1.514    trans/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  trans/clk_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  trans/clk_counter_reg[8]/Q
                         net (fo=3, routed)           0.133     1.789    trans/clk_counter_reg_n_0_[8]
    SLICE_X5Y69          LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  trans/clk_counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    trans/clk_counter[8]_i_1__0_n_0
    SLICE_X5Y69          FDRE                                         r  trans/clk_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     2.029    trans/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  trans/clk_counter_reg[8]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X5Y69          FDRE (Hold_fdre_C_D)         0.092     1.606    trans/clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 recv/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/tx_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.497%)  route 0.169ns (54.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.595     1.514    recv/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  recv/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  recv/data_reg[4]/Q
                         net (fo=2, routed)           0.169     1.824    trans/D[4]
    SLICE_X2Y68          FDRE                                         r  trans/tx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.868     2.033    trans/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  trans/tx_byte_reg[4]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.059     1.589    trans/tx_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 recv/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/tx_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.157%)  route 0.171ns (54.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     1.516    recv/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  recv/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  recv/data_reg[7]/Q
                         net (fo=2, routed)           0.171     1.829    trans/D[7]
    SLICE_X2Y68          FDRE                                         r  trans/tx_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.868     2.033    trans/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  trans/tx_byte_reg[7]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.063     1.593    trans/tx_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 trans/tx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/tx_active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.595     1.514    trans/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  trans/tx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  trans/tx_active_reg/Q
                         net (fo=2, routed)           0.155     1.810    trans/tx_active
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.045     1.855 r  trans/tx_active_i_1/O
                         net (fo=1, routed)           0.000     1.855    trans/tx_active_i_1_n_0
    SLICE_X1Y70          FDRE                                         r  trans/tx_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.866     2.031    trans/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  trans/tx_active_reg/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.092     1.606    trans/tx_active_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 trans/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/tx_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.969%)  route 0.172ns (48.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.596     1.515    trans/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  trans/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  trans/FSM_sequential_current_state_reg[0]/Q
                         net (fo=10, routed)          0.172     1.828    trans/current_state[0]
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.045     1.873 r  trans/tx_i_1/O
                         net (fo=1, routed)           0.000     1.873    trans/tx_i_1_n_0
    SLICE_X1Y71          FDSE                                         r  trans/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.865     2.030    trans/clk_IBUF_BUFG
    SLICE_X1Y71          FDSE                                         r  trans/tx_reg/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y71          FDSE (Hold_fdse_C_D)         0.091     1.618    trans/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 recv/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/tx_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.825%)  route 0.159ns (49.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.596     1.515    recv/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  recv/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  recv/data_reg[5]/Q
                         net (fo=2, routed)           0.159     1.838    trans/D[5]
    SLICE_X2Y68          FDRE                                         r  trans/tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.868     2.033    trans/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  trans/tx_byte_reg[5]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.052     1.582    trans/tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 trans/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.594     1.513    trans/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  trans/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  trans/clk_counter_reg[4]/Q
                         net (fo=3, routed)           0.169     1.824    trans/clk_counter_reg_n_0_[4]
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  trans/clk_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.869    trans/clk_counter[4]_i_1__0_n_0
    SLICE_X5Y70          FDRE                                         r  trans/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     2.028    trans/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  trans/clk_counter_reg[4]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.092     1.605    trans/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 trans/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.428%)  route 0.130ns (36.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.598     1.517    trans/clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  trans/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  trans/FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.130     1.776    trans/current_state[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.098     1.874 r  trans/bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    trans/bit_index[1]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  trans/bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.869     2.034    trans/clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  trans/bit_index_reg[1]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.092     1.609    trans/bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 trans/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.428%)  route 0.130ns (36.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.598     1.517    trans/clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  trans/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  trans/FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.130     1.776    trans/current_state[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.098     1.874 r  trans/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    trans/bit_index[2]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  trans/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.869     2.034    trans/clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  trans/bit_index_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.092     1.609    trans/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y67     recv/bit_index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     recv/bit_index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y67     recv/bit_index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67     recv/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     recv/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y69     recv/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y69     recv/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     recv/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     recv/clk_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     recv/bit_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     recv/bit_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     recv/bit_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     recv/bit_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     recv/bit_index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     recv/bit_index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     recv/clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     recv/clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     recv/clk_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     recv/clk_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     recv/bit_index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     recv/bit_index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     recv/bit_index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     recv/bit_index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     recv/bit_index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     recv/bit_index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     recv/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     recv/clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     recv/clk_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     recv/clk_counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_light
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.363ns  (logic 5.045ns (40.805%)  route 7.318ns (59.195%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=13, routed)          7.318     8.808    rx_light_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.363 r  rx_light_OBUF_inst/O
                         net (fo=0)                   0.000    12.363    rx_light
    U17                                                               r  rx_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_light
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.548ns  (logic 5.012ns (66.401%)  route 2.536ns (33.599%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=67, routed)          2.536     4.013    reset_light_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.548 r  reset_light_OBUF_inst/O
                         net (fo=0)                   0.000     7.548    reset_light
    K15                                                               r  reset_light (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_light
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.481ns (70.051%)  route 0.633ns (29.949%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=67, routed)          0.633     0.877    reset_light_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.114 r  reset_light_OBUF_inst/O
                         net (fo=0)                   0.000     2.114    reset_light
    K15                                                               r  reset_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_light
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.572ns  (logic 1.513ns (33.092%)  route 3.059ns (66.908%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=13, routed)          3.059     3.317    rx_light_OBUF
    U17                  OBUF (Prop_obuf_I_O)         1.256     4.572 r  rx_light_OBUF_inst/O
                         net (fo=0)                   0.000     4.572    rx_light
    U17                                                               r  rx_light (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans/tx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.172ns  (logic 4.135ns (37.016%)  route 7.036ns (62.984%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.712     5.315    trans/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  trans/tx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  trans/tx_active_reg/Q
                         net (fo=2, routed)           0.582     6.353    trans/tx_active
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.124     6.477 r  trans/tx_OBUF_inst_i_1/O
                         net (fo=2, routed)           6.454    12.931    tx_light_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    16.486 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    16.486    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trans/tx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_light
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.772ns  (logic 4.100ns (52.760%)  route 3.671ns (47.240%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.712     5.315    trans/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  trans/tx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  trans/tx_active_reg/Q
                         net (fo=2, routed)           0.582     6.353    trans/tx_active
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.124     6.477 r  trans/tx_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.089     9.566    tx_light_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.086 r  tx_light_OBUF_inst/O
                         net (fo=0)                   0.000    13.086    tx_light
    H17                                                               r  tx_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.504ns  (logic 4.008ns (61.620%)  route 2.496ns (38.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.712     5.315    recv/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  recv/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  recv/current_state_reg[1]/Q
                         net (fo=14, routed)          2.496     8.267    state_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.819 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.819    state[1]
    R18                                                               r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 4.007ns (64.922%)  route 2.165ns (35.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.712     5.315    recv/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  recv/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  recv/current_state_reg[0]/Q
                         net (fo=22, routed)          2.165     7.935    state_OBUF[0]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.486 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.486    state[0]
    N14                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.138ns  (logic 4.072ns (66.345%)  route 2.066ns (33.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.717     5.320    recv/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  recv/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  recv/data_reg[1]/Q
                         net (fo=2, routed)           2.066     7.903    data_light_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.457 r  data_light_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.457    data_light[1]
    V14                                                               r  data_light[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 4.008ns (65.635%)  route 2.099ns (34.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.712     5.315    recv/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  recv/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  recv/data_reg[4]/Q
                         net (fo=2, routed)           2.099     7.869    data_light_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.422 r  data_light_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.422    data_light[4]
    U14                                                               r  data_light[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.917ns  (logic 4.026ns (68.044%)  route 1.891ns (31.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.717     5.320    recv/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  recv/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  recv/data_reg[0]/Q
                         net (fo=2, routed)           1.891     7.667    data_light_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.237 r  data_light_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.237    data_light[0]
    V12                                                               r  data_light[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.921ns  (logic 4.072ns (68.777%)  route 1.849ns (31.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.713     5.316    recv/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  recv/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  recv/data_reg[5]/Q
                         net (fo=2, routed)           1.849     7.682    data_light_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         3.554    11.237 r  data_light_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.237    data_light[5]
    T15                                                               r  data_light[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.890ns  (logic 4.011ns (68.104%)  route 1.879ns (31.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.714     5.317    recv/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  recv/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  recv/data_reg[7]/Q
                         net (fo=2, routed)           1.879     7.651    data_light_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.207 r  data_light_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.207    data_light[7]
    U16                                                               r  data_light[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.822ns  (logic 4.004ns (68.771%)  route 1.818ns (31.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.714     5.317    recv/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  recv/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  recv/data_reg[6]/Q
                         net (fo=2, routed)           1.818     7.591    data_light_OBUF[6]
    V16                  OBUF (Prop_obuf_I_O)         3.548    11.138 r  data_light_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.138    data_light[6]
    V16                                                               r  data_light[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 recv/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.670ns  (logic 1.373ns (82.244%)  route 0.296ns (17.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.596     1.515    recv/clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  recv/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  recv/data_reg[3]/Q
                         net (fo=2, routed)           0.296     1.953    data_light_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.185 r  data_light_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.185    data_light[3]
    T16                                                               r  data_light[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.393ns (80.510%)  route 0.337ns (19.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.598     1.517    recv/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  recv/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  recv/data_reg[2]/Q
                         net (fo=2, routed)           0.337     1.996    data_light_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.248 r  data_light_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.248    data_light[2]
    V15                                                               r  data_light[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.389ns (77.772%)  route 0.397ns (22.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     1.516    recv/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  recv/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  recv/data_reg[6]/Q
                         net (fo=2, routed)           0.397     2.054    data_light_OBUF[6]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.303 r  data_light_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.303    data_light[6]
    V16                                                               r  data_light[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.397ns (76.943%)  route 0.419ns (23.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     1.516    recv/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  recv/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  recv/data_reg[7]/Q
                         net (fo=2, routed)           0.419     2.076    data_light_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.332 r  data_light_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.332    data_light[7]
    U16                                                               r  data_light[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.419ns (77.469%)  route 0.413ns (22.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.596     1.515    recv/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  recv/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  recv/data_reg[5]/Q
                         net (fo=2, routed)           0.413     2.092    data_light_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.347 r  data_light_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.347    data_light[5]
    T15                                                               r  data_light[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.412ns (76.327%)  route 0.438ns (23.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.599     1.518    recv/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  recv/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  recv/data_reg[0]/Q
                         net (fo=2, routed)           0.438     2.097    data_light_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.368 r  data_light_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.368    data_light[0]
    V12                                                               r  data_light[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.394ns (72.465%)  route 0.530ns (27.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.595     1.514    recv/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  recv/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  recv/data_reg[4]/Q
                         net (fo=2, routed)           0.530     2.185    data_light_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.438 r  data_light_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.438    data_light[4]
    U14                                                               r  data_light[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.419ns (73.879%)  route 0.502ns (26.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.599     1.518    recv/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  recv/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  recv/data_reg[1]/Q
                         net (fo=2, routed)           0.502     2.184    data_light_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.439 r  data_light_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.439    data_light[1]
    V14                                                               r  data_light[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.392ns (70.564%)  route 0.581ns (29.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.595     1.514    recv/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  recv/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  recv/current_state_reg[0]/Q
                         net (fo=22, routed)          0.581     2.236    state_OBUF[0]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.487 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.487    state[0]
    N14                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.393ns (65.370%)  route 0.738ns (34.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.595     1.514    recv/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  recv/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  recv/current_state_reg[1]/Q
                         net (fo=14, routed)          0.738     2.393    state_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.646 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.646    state[1]
    R18                                                               r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.963ns  (logic 1.614ns (18.003%)  route 7.350ns (81.997%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=13, routed)          6.534     8.024    recv/rx_light_OBUF
    SLICE_X0Y70          LUT5 (Prop_lut5_I2_O)        0.124     8.148 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.815     8.963    recv/clk_counter[31]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.590     5.013    recv/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[22]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.963ns  (logic 1.614ns (18.003%)  route 7.350ns (81.997%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=13, routed)          6.534     8.024    recv/rx_light_OBUF
    SLICE_X0Y70          LUT5 (Prop_lut5_I2_O)        0.124     8.148 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.815     8.963    recv/clk_counter[31]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.590     5.013    recv/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[25]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.963ns  (logic 1.614ns (18.003%)  route 7.350ns (81.997%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=13, routed)          6.534     8.024    recv/rx_light_OBUF
    SLICE_X0Y70          LUT5 (Prop_lut5_I2_O)        0.124     8.148 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.815     8.963    recv/clk_counter[31]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.590     5.013    recv/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[26]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.963ns  (logic 1.614ns (18.003%)  route 7.350ns (81.997%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=13, routed)          6.534     8.024    recv/rx_light_OBUF
    SLICE_X0Y70          LUT5 (Prop_lut5_I2_O)        0.124     8.148 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.815     8.963    recv/clk_counter[31]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.590     5.013    recv/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[29]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.949ns  (logic 1.614ns (18.033%)  route 7.335ns (81.967%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=13, routed)          6.534     8.024    recv/rx_light_OBUF
    SLICE_X0Y70          LUT5 (Prop_lut5_I2_O)        0.124     8.148 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.801     8.949    recv/clk_counter[31]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.588     5.011    recv/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[27]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.949ns  (logic 1.614ns (18.033%)  route 7.335ns (81.967%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=13, routed)          6.534     8.024    recv/rx_light_OBUF
    SLICE_X0Y70          LUT5 (Prop_lut5_I2_O)        0.124     8.148 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.801     8.949    recv/clk_counter[31]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.588     5.011    recv/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[28]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.949ns  (logic 1.614ns (18.033%)  route 7.335ns (81.967%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=13, routed)          6.534     8.024    recv/rx_light_OBUF
    SLICE_X0Y70          LUT5 (Prop_lut5_I2_O)        0.124     8.148 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.801     8.949    recv/clk_counter[31]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.588     5.011    recv/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[30]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.949ns  (logic 1.614ns (18.033%)  route 7.335ns (81.967%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=13, routed)          6.534     8.024    recv/rx_light_OBUF
    SLICE_X0Y70          LUT5 (Prop_lut5_I2_O)        0.124     8.148 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.801     8.949    recv/clk_counter[31]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.588     5.011    recv/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[31]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.833ns  (logic 1.614ns (18.269%)  route 7.219ns (81.731%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=13, routed)          6.534     8.024    recv/rx_light_OBUF
    SLICE_X0Y70          LUT5 (Prop_lut5_I2_O)        0.124     8.148 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.685     8.833    recv/clk_counter[31]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  recv/clk_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.597     5.020    recv/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  recv/clk_counter_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.833ns  (logic 1.614ns (18.269%)  route 7.219ns (81.731%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=13, routed)          6.534     8.024    recv/rx_light_OBUF
    SLICE_X0Y70          LUT5 (Prop_lut5_I2_O)        0.124     8.148 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.685     8.833    recv/clk_counter[31]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  recv/clk_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.597     5.020    recv/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  recv/clk_counter_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            recv/clk_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.244ns (30.240%)  route 0.564ns (69.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=67, routed)          0.564     0.808    recv/reset_light_OBUF
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.862     2.027    recv/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            recv/clk_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.244ns (30.240%)  route 0.564ns (69.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=67, routed)          0.564     0.808    recv/reset_light_OBUF
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.862     2.027    recv/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            recv/clk_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.244ns (30.240%)  route 0.564ns (69.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=67, routed)          0.564     0.808    recv/reset_light_OBUF
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.862     2.027    recv/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            recv/clk_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.244ns (30.240%)  route 0.564ns (69.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=67, routed)          0.564     0.808    recv/reset_light_OBUF
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.862     2.027    recv/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  recv/clk_counter_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            recv/clk_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.244ns (27.468%)  route 0.646ns (72.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=67, routed)          0.646     0.890    recv/reset_light_OBUF
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.024    recv/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            recv/clk_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.244ns (27.468%)  route 0.646ns (72.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=67, routed)          0.646     0.890    recv/reset_light_OBUF
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.024    recv/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            recv/clk_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.244ns (27.468%)  route 0.646ns (72.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=67, routed)          0.646     0.890    recv/reset_light_OBUF
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.024    recv/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            recv/clk_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.244ns (27.468%)  route 0.646ns (72.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=67, routed)          0.646     0.890    recv/reset_light_OBUF
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.024    recv/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  recv/clk_counter_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            recv/clk_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.244ns (27.409%)  route 0.647ns (72.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=67, routed)          0.647     0.892    recv/reset_light_OBUF
    SLICE_X2Y72          FDRE                                         r  recv/clk_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     2.029    recv/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  recv/clk_counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            recv/clk_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.244ns (27.409%)  route 0.647ns (72.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=67, routed)          0.647     0.892    recv/reset_light_OBUF
    SLICE_X2Y72          FDRE                                         r  recv/clk_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     2.029    recv/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  recv/clk_counter_reg[21]/C





