/*
 * Copyright (C) 2015 MediaTek Inc.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef __MPU_PLATFORM_H__
#define __MPU_PLATFORM_H__

enum {
	MT6775_M4_AXI_MST_HRQ_RD,
	MT6775_M4_AXI_MST_PDTRACE,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH5_W,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH0_R,
	MT6775_M5_AXI_MST_CCUI,
	MT6775_M3_AXI_MST_ARM_I,
	MT6775_M4_AXI_MST_DSPCNWDMA_IMC,
	MT6775_M4_AXI_MST_CLDMA_AP,
	MT6775_M4_AXI_MST_IPU,
	MT6775_M4_AXI_MST_SPI3,
	MT6775_M2_AXI_MST_HW_VDEC_TILE_EXT,
	MT6775_M5_AXI_MST_MFB_RDMA0,
	MT6775_M5_AXI_MST_CCU,
	MT6775_M4_AXI_MST_CMTDB_MPC,
	MT6775_M4_AXI_MST_APDMA,
	MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE0VPE0,
	MT6775_M4_AXI_MST_DSPLOG_ICC,
	MT6775_M4_AXI_MST_DSPBTDMA_IMC,
	MT6775_M4_AXI_MST_UFSHCI,
	MT6775_M4_AXI_MST_CSTXB_TXBRP,
	MT6775_M2_AXI_MST_CCUO,
	MT6775_M2_AXI_MST_MDP_RDMA1,
	MT6775_M5_AXI_MST_DPE_RDMA,
	MT6775_M4_AXI_MST_SPI5,
	MT6775_M4_AXI_MST_SOE,
	MT6775_M2_AXI_MST_MM_IOMMU,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH4_W,
	MT6775_M2_AXI_MST_AAO,
	MT6775_M5_AXI_MST_VENC_CUR_CHROMA,
	MT6775_M5_AXI_MST_LSCI_1,
	MT6775_M5_AXI_MST_HW_VDEC_VL2D_EXT,
	MT6775_M5_AXI_MST_WPE1_WDMA,
	MT6775_M5_AXI_MST_HW_VDEC_PRED_RD_EXT,
	MT6775_M5_AXI_MST_VENC_REF_LUMA,
	MT6775_M5_AXI_MST_JPGENC_BSDMA,
	MT6775_M5_AXI_MST_FLKO,
	MT6775_M4_AXI_MST_SPI7,
	MT6775_M4_AXI_MST_DSPCNWDMA_MPC,
	MT6775_M2_AXI_MST_SPARE,
	MT6775_M2_AXI_MST_FDVT_RP,
	MT6775_M2_AXI_MST_DISP_OVL1,
	MT6775_M5_AXI_MST_LMVO,
	MT6775_M5_AXI_MST_HW_VDEC_VLD_EXT,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH7_R,
	MT6775_M4_AXI_MST_MSDC1,
	MT6775_M2_AXI_MST_HW_VDEC_PRED_WR_EXT,
	MT6775_M4_AXI_MST_TXCAL,
	MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE2VPE1,
	MT6775_M2_AXI_MST_PSO,
	MT6775_M5_AXI_MST_CCUO,
	MT6775_M5_AXI_MST_BPCI,
	MT6775_M2_AXI_MST_FLKO,
	MT6775_M5_AXI_MST_VENC_RCPU,
	MT6775_M4_AXI_MST_VTB,
	MT6775_M4_AXI_MST_MDINFRA_ASM,
	MT6775_M2_AXI_MST_VENC_REF_LUMA,
	MT6775_M5_AXI_MST_WPE1_RDMA1,
	MT6775_M2_AXI_MST_LMVO,
	MT6775_M0_AXI_MST_MP0,
	MT6775_M3_AXI_MST_DMA,
	MT6775_M3_AXI_MST_MDMCU_CACHE_READ,
	MT6775_M4_AXI_MST_DEBUG,
	MT6775_M4_AXI_MST_AUDIO,
	MT6775_M2_AXI_MST_BPCI,
	MT6775_M2_AXI_MST_DPE_WDMA,
	MT6775_M2_AXI_MST_DISP_2L_OVL0,
	MT6775_M2_AXI_MST_HW_VDEC_VL2D_EXT,
	MT6775_M4_AXI_MST_MSDC3,
	MT6775_M2_AXI_MST_AFO,
	MT6775_M2_AXI_MST_MDP_WROT0,
	MT6775_M5_AXI_MST_RRZO,
	MT6775_M5_AXI_MST_WPE0_RDMA1,
	MT6775_M5_AXI_MST_AFO_1,
	MT6775_M5_AXI_MST_FDVT_RB,
	MT6775_M4_AXI_MST_MDDBGSYS,
	MT6775_M2_AXI_MST_LSCI_1,
	MT6775_M4_AXI_MST_SCP,
	MT6775_M2_AXI_MST_RRZO,
	MT6775_M4_AXI_MST_HRQ_RD1,
	MT6775_M4_AXI_MST_DSPLOG_IMC,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH6_R,
	MT6775_M6_AXI_MST_MFG_M0,
	MT6775_M5_AXI_MST_VENC_CUR_LUMA,
	MT6775_M5_AXI_MST_DISP_OVL0,
	MT6775_M2_AXI_MST_VENC_REC,
	MT6775_M5_AXI_MST_SMXI,
	MT6775_M5_AXI_MST_IMG2O,
	MT6775_M4_AXI_MST_PS_PERI,
	MT6775_M2_AXI_MST_VENC_CUR_LUMA,
	MT6775_M2_AXI_MST_FDVT_WR,
	MT6775_M5_AXI_MST_SOC2,
	MT6775_M5_AXI_MST_RSC_RDMA0,
	MT6775_M4_AXI_MST_DSPBTDMA_MPC,
	MT6775_M2_AXI_MST_SMXI,
	MT6775_M5_AXI_MST_MDP_RDMA0,
	MT6775_M1_AXI_MST_MP0,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH3_W,
	MT6775_M2_AXI_MST_WPE1_RDMA1,
	MT6775_M5_AXI_MST_IMGI,
	MT6775_M4_AXI_MST_RXDMP_MMU,
	MT6775_M4_AXI_MST_CLDMA_MD,
	MT6775_M5_AXI_MST_VENC_SV_COMV,
	MT6775_M5_AXI_MST_SPARE_3,
	MT6775_M5_AXI_MST_PDI,
	MT6775_M5_AXI_MST_HW_VDEC_PRED_WR_EXT,
	MT6775_M5_AXI_MST_HW_VDEC_MC_EXT,
	MT6775_M4_AXI_MST_ASM1,
	MT6775_M2_AXI_MST_SOC2,
	MT6775_M2_AXI_MST_HW_VDEC_AVC_MV_EXT,
	MT6775_M4_AXI_MST_DBGTOP,
	MT6775_M2_AXI_MST_SPARE_2,
	MT6775_M2_AXI_MST_HW_VDEC_UFO_EXT,
	MT6775_M5_AXI_MST_VENC_REF_CHROMA,
	MT6775_M5_AXI_MST_RSC_WDMA,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH5_R,
	MT6775_M2_AXI_MST_WPE0_RDMA1,
	MT6775_M3_AXI_MST_ARM_D,
	MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE1VPE1,
	MT6775_M2_AXI_MST_IMGI,
	MT6775_M5_AXI_MST_MDP_WROT1,
	MT6775_M4_AXI_MST_DSPLOG_MPC,
	MT6775_M4_AXI_MST_GDMA,
	MT6775_M2_AXI_MST_AFO_1,
	MT6775_M2_AXI_MST_MFB_WDMA,
	MT6775_M2_AXI_MST_MFB_RDMA0,
	MT6775_M5_AXI_MST_SPARE_5,
	MT6775_M5_AXI_MST_VIPI,
	MT6775_M4_AXI_MST_TBO,
	MT6775_M4_AXI_MST_ASM3,
	MT6775_M4_AXI_MST_RXTDB_IMC,
	MT6775_M5_AXI_MST_DISP_RDMA1,
	MT6775_M2_AXI_MST_SPARE_4,
	MT6775_M5_AXI_MST_UFEO,
	MT6775_M2_AXI_MST_VENC_RD_COMV,
	MT6775_M2_AXI_MST_DISP_RDMA1,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH2_W,
	MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE3VPE0,
	MT6775_M2_AXI_MST_OWE_RDMA,
	MT6775_M2_AXI_MST_VIPI,
	MT6775_M5_AXI_MST_SMXO,
	MT6775_M4_AXI_MST_USB20,
	MT6775_M4_AXI_MST_SPI0,
	MT6775_M2_AXI_MST_UFEO,
	MT6775_M5_AXI_MST_IPU1,
	MT6775_M2_AXI_MST_IMG2O,
	MT6775_M7_AXI_MST_MFG_M1,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH4_R,
	MT6775_M2_AXI_MST_SPARE_6,
	MT6775_M4_AXI_MST_DXCC_64S,
	MT6775_M2_AXI_MST_HW_VDEC_VLD_EXT,
	MT6775_M4_AXI_MST_HRQ_WR,
	MT6775_M2_AXI_MST_SMXO,
	MT6775_M4_AXI_MST_DBG1,
	MT6775_M2_AXI_MST_IPU1,
	MT6775_M2_AXI_MST_WPE1_WDMA,
	MT6775_M5_AXI_MST_IMGO,
	MT6775_M5_AXI_MST_HW_VDEC_AVC_MV_EXT,
	MT6775_M4_AXI_MST_SPI2,
	MT6775_M5_AXI_MST_MM_IOMMU,
	MT6775_M5_AXI_MST_PDO,
	MT6775_M5_AXI_MST_OWE_WDMA,
	MT6775_M5_AXI_MST_IMG3O,
	MT6775_M4_AXI_MST_PWM,
	MT6775_M2_AXI_MST_CCU,
	MT6775_M5_AXI_MST_LCEI,
	MT6775_M4_AXI_MST_HW_TRC,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH1_W,
	MT6775_M4_AXI_MST_SPM,
	MT6775_M2_AXI_MST_VENC_RCPU,
	MT6775_M2_AXI_MST_IMGO,
	MT6775_M2_AXI_MST_DPE_RDMA,
	MT6775_M2_AXI_MST_HW_VDEC_PP_EXT,
	MT6775_M2_AXI_MST_LCEI,
	MT6775_M2_AXI_MST_MDP_RDMA0,
	MT6775_M4_AXI_MST_SPI4,
	MT6775_M2_AXI_MST_VENC_CUR_CHROMA,
	MT6775_M5_AXI_MST_JPGENC_RDMA,
	MT6775_M5_AXI_MST_MFB_RDMA1,
	MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE0VPE1,
	MT6775_M5_AXI_MST_LSCI_0,
	MT6775_M4_AXI_MST_IRDMA,
	MT6775_M5_AXI_MST_RSSO_A,
	MT6775_M5_AXI_MST_SOCO,
	MT6775_M5_AXI_MST_FDVT_RP,
	MT6775_M5_AXI_MST_DISP_FAKE,
	MT6775_M4_AXI_MST_ULS,
	MT6775_M4_AXI_MST_GDMALOG,
	MT6775_M4_AXI_MST_GDMA_CQDMA,
	MT6775_M4_AXI_MST_SPI6,
	MT6775_M5_AXI_MST_DPE_WDMA,
	MT6775_M4_AXI_MST_SW_TRC,
	MT6775_M3_AXI_MST_PREFETCH_BUFFER,
	MT6775_M2_AXI_MST_DISP_OVL0,
	MT6775_M4_AXI_MST_LTEL1_CS,
	MT6775_M4_AXI_MST_MSDC0,
	MT6775_M2_AXI_MST_JPGENC_BSDMA,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH0_W,
	MT6775_M4_AXI_MST_HSPAL2,
	MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE2VPE0,
	MT6775_M2_AXI_MST_HW_VDEC_PPWRAP_EXT,
	MT6775_M5_AXI_MST_LSCI_2,
	MT6775_M2_AXI_MST_SOCO,
	MT6775_M4_AXI_MST_CSTXB_CSH,
	MT6775_M5_AXI_MST_RAWI_A,
	MT6775_M5_AXI_MST_WPE1_RDMA0,
	MT6775_M2_AXI_MST_RSC_RDMA0,
	MT6775_M2_AXI_MST_IMG3O,
	MT6775_M5_AXI_MST_WPE0_WDMA,
	MT6775_M5_AXI_MST_WPE0_RDMA0,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH3_R,
	MT6775_M2_AXI_MST_PDI,
	MT6775_M4_AXI_MST_HRQ_WR1,
	MT6775_M4_AXI_MST_TRACE_TOP,
	MT6775_M2_AXI_MST_LSCI_0,
	MT6775_M5_AXI_MST_DISP_2L_OVL0,
	MT6775_M0_AXI_MST_MP1,
	MT6775_M2_AXI_MST_RSSO_A,
	MT6775_M5_AXI_MST_DISP_WDMA0,
	MT6775_M2_AXI_MST_MDP_WROT1,
	MT6775_M4_AXI_MST_CONNSYS,
	MT6775_M5_AXI_MST_AAO,
	MT6775_M2_AXI_MST_LSCI_2,
	MT6775_M2_AXI_MST_FDVT_RB,
	MT6775_M5_AXI_MST_LCSO,
	MT6775_M5_AXI_MST_FDVT_WR,
	MT6775_M4_AXI_MST_SHM,
	MT6775_M2_AXI_MST_RAWI_A,
	MT6775_M5_AXI_MST_SOC1,
	MT6775_M6_AXI_MST_MFG_M1,
	MT6775_M5_AXI_MST_HW_VDEC_PPWRAP_EXT,
	MT6775_M5_AXI_MST_DISP_OVL1,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH7_W,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH2_R,
	MT6775_M3_AXI_MST_MDMCU_NONCACHE_IOCU,
	MT6775_M2_AXI_MST_VENC_REF_CHROMA,
	MT6775_M2_AXI_MST_LCSO,
	MT6775_M2_AXI_MST_WPE1_RDMA0,
	MT6775_M5_AXI_MST_VENC_REC,
	MT6775_M5_AXI_MST_SPARE_2,
	MT6775_M5_AXI_MST_PSO,
	MT6775_M4_AXI_MST_ASM0,
	MT6775_M4_AXI_MST_DSPCNWDMA_ICC,
	MT6775_M2_AXI_MST_SOC1,
	MT6775_M2_AXI_MST_HW_VDEC_PRED_RD_EXT,
	MT6775_M5_AXI_MST_HW_VDEC_TILE_EXT,
	MT6775_M2_AXI_MST_VENC_SV_COMV,
	MT6775_M2_AXI_MST_WPE0_RDMA0,
	MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE1VPE0,
	MT6775_M3_AXI_MST_MDMCU_CACHE_WRITE,
	MT6775_M5_AXI_MST_OWE_RDMA,
	MT6775_M5_AXI_MST_MDP_RDMA1,
	MT6775_M1_AXI_MST_MP1,
	MT6775_M5_AXI_MST_UFGO,
	MT6775_M5_AXI_MST_MDP_WROT0,
	MT6775_M4_AXI_MST_DSPBTDMA_ICC,
	MT6775_M2_AXI_MST_JPGENC_RDMA,
	MT6775_M2_AXI_MST_CCUG,
	MT6775_M2_AXI_MST_PDO,
	MT6775_M5_AXI_MST_AFO,
	MT6775_M5_AXI_MST_SPARE_4,
	MT6775_M4_AXI_MST_ASM2,
	MT6775_M2_AXI_MST_DISP_WDMA0,
	MT6775_M5_AXI_MST_HW_VDEC_PP_EXT,
	MT6775_M5_AXI_MST_DISP_RDMA0,
	MT6775_M2_AXI_MST_SPARE_3,
	MT6775_M4_AXI_MST_LTEL2DMA,
	MT6775_M4_AXI_MST_DXCC_64P,
	MT6775_M2_AXI_MST_UFGO,
	MT6775_M2_AXI_MST_HW_VDEC_MC_EXT,
	MT6775_M5_AXI_MST_VENC_BSDMA,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH6_W,
	MT6775_M4_AXI_MST_MDL1_GDMA_CH1_R,
	MT6775_M2_AXI_MST_DISP_RDMA0,
	MT6775_M4_AXI_MST_CCU,
	MT6775_M5_AXI_MST_HW_VDEC_UFO_EXT,
	MT6775_M2_AXI_MST_VENC_BSDMA,
	MT6775_M2_AXI_MST_CCUI,
	MT6775_M2_AXI_MST_MFB_RDMA1,
	MT6775_M2_AXI_MST_WPE0_WDMA,
	MT6775_M5_AXI_MST_IPU0,
	MT6775_M5_AXI_MST_SPARE_6,
	MT6775_M4_AXI_MST_ASM4,
	MT6775_M4_AXI_MST_GCE,
	MT6775_M7_AXI_MST_MFG_M0,
	MT6775_M5_AXI_MST_VENC_RD_COMV,
	MT6775_M5_AXI_MST_MFB_WDMA,
	MT6775_M2_AXI_MST_SPARE_5,
	MT6775_M2_AXI_MST_RSC_WDMA,
	MT6775_M5_AXI_MST_CCUG,
	MT6775_M4_AXI_MST_DBG0,
	MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE3VPE1,
	MT6775_M2_AXI_MST_IPU0,
	MT6775_M4_AXI_MST_CSTXB_DCXO,
	MT6775_M2_AXI_MST_OWE_WDMA,
	MT6775_M2_AXI_MST_DISP_FAKE,
	MT6775_M4_AXI_MST_SPI1,
	MT6775_M5_AXI_MST_SPARE,
	MT6775_M4_AXI_MST_THERMAL,
	MT6775_M4_AXI_MST_SSPM,
	MST_INVALID,
	NR_MST
};

static const struct mst_tbl_entry mst_tbl[] = {
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FF9,
		.id_val = 0x0,
		.note = "Core nn system domain store exclusive",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FF9,
		.id_val = 0x8,
		.note = "Core nn barrier",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FFF,
		.id_val = 0x10,
		.note = "Unused",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FFF,
		.id_val = 0x12,
		.note = "SCU generated barrier",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FFD,
		.id_val = 0x14,
		.note = "Unused",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FF9,
		.id_val = 0x18,
		.note = "Core nn non-re-orderable device write",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FE1,
		.id_val = 0x20,
		.note = "Write to normal memory",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1E01,
		.id_val = 0x400,
		.note = "MCSIB write to ensure clean",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FF9,
		.id_val = 0x0,
		.note = "Core nn exclusive read or non-reorderable device read",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FF9,
		.id_val = 0x8,
		.note = "Core nn barrier",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FFF,
		.id_val = 0x10,
		.note = "Unused",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FFF,
		.id_val = 0x12,
		.note = "SCU generated barrier or DVM complete",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FFD,
		.id_val = 0x14,
		.note = "Unused",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FF9,
		.id_val = 0x18,
		.note = "Unused",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FE7,
		.id_val = 0x20,
		.note = "ACP read",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FE7,
		.id_val = 0x22,
		.note = "Unused",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FE5,
		.id_val = 0x24,
		.note = "Unused",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FC1,
		.id_val = 0x40,
		.note = "Core nn read",
		.name = "MT6775_M0_AXI_MST_MP0"},
	{.master = MT6775_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1FE1,
		.id_val = 0x1E1,
		.note = "L2 Evictions",
		.name = "MT6775_M0_AXI_MST_MP1"},
	{.master = MT6775_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F25,
		.id_val = 0x5,
		.note = "Normal non-cacheable",
		.name = "MT6775_M0_AXI_MST_MP1"},
	{.master = MT6775_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F3F,
		.id_val = 0x1,
		.note = "SO",
		.name = "MT6775_M0_AXI_MST_MP1"},
	{.master = MT6775_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F3F,
		.id_val = 0x3,
		.note = "DV",
		.name = "MT6775_M0_AXI_MST_MP1"},
	{.master = MT6775_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F3F,
		.id_val = 0x9,
		.note = "Exclusive",
		.name = "MT6775_M0_AXI_MST_MP1"},
	{.master = MT6775_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1E01,
		.id_val = 0x401,
		.note = "MCSIB write to ensure clean",
		.name = "MT6775_M0_AXI_MST_MP1"},
	{.master = MT6775_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F3F,
		.id_val = 0x1,
		.note = "TLB NC",
		.name = "MT6775_M0_AXI_MST_MP1"},
	{.master = MT6775_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F3F,
		.id_val = 0x9,
		.note = "Data NC/SO/Dev",
		.name = "MT6775_M0_AXI_MST_MP1"},
	{.master = MT6775_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F3F,
		.id_val = 0x11,
		.note = "Instr NC",
		.name = "MT6775_M0_AXI_MST_MP1"},
	{.master = MT6775_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F21,
		.id_val = 0x21,
		.note = "L2 Linefill",
		.name = "MT6775_M0_AXI_MST_MP1"},
	{.master = MT6775_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1FFF,
		.id_val = 0x1D1,
		.note = "DVM",
		.name = "MT6775_M0_AXI_MST_MP1"},
	{.master = MT6775_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1FE1,
		.id_val = 0x161,
		.note = "STB Make Unique",
		.name = "MT6775_M0_AXI_MST_MP1"},
	{.master = MT6775_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1FFF,
		.id_val = 0x149,
		.note = "CMO Clean Unique",
		.name = "MT6775_M0_AXI_MST_MP1"},
	{.master = MT6775_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1FF9,
		.id_val = 0x151,
		.note = "Store EX CleanUnique",
		.name = "MT6775_M0_AXI_MST_MP1"},
	{.master = MT6775_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F81,
		.id_val = 0x181,
		.note = "Invalidate CleanUnique",
		.name = "MT6775_M0_AXI_MST_MP1"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FF9,
		.id_val = 0x0,
		.note = "Core nn system domain store exclusive",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FF9,
		.id_val = 0x8,
		.note = "Core nn barrier",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FFF,
		.id_val = 0x10,
		.note = "Unused",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FFF,
		.id_val = 0x12,
		.note = "SCU generated barrier",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FFD,
		.id_val = 0x14,
		.note = "Unused",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FF9,
		.id_val = 0x18,
		.note = "Core nn non-re-orderable device write",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FE1,
		.id_val = 0x20,
		.note = "Write to normal memory",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1E01,
		.id_val = 0x400,
		.note = "MCSIB write to ensure clean",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FF9,
		.id_val = 0x0,
		.note = "Core nn exclusive read or non-reorderable device read",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FF9,
		.id_val = 0x8,
		.note = "Core nn barrier",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FFF,
		.id_val = 0x10,
		.note = "Unused",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FFF,
		.id_val = 0x12,
		.note = "SCU generated barrier or DVM complete",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FFD,
		.id_val = 0x14,
		.note = "Unused",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FF9,
		.id_val = 0x18,
		.note = "Unused",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FE7,
		.id_val = 0x20,
		.note = "ACP read",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FE7,
		.id_val = 0x22,
		.note = "Unused",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FE5,
		.id_val = 0x24,
		.note = "Unused",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FC1,
		.id_val = 0x40,
		.note = "Core nn read",
		.name = "MT6775_M1_AXI_MST_MP0"},
	{.master = MT6775_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1FE1,
		.id_val = 0x1E1,
		.note = "L2 Evictions",
		.name = "MT6775_M1_AXI_MST_MP1"},
	{.master = MT6775_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F25,
		.id_val = 0x5,
		.note = "Normal non-cacheable",
		.name = "MT6775_M1_AXI_MST_MP1"},
	{.master = MT6775_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F3F,
		.id_val = 0x1,
		.note = "SO",
		.name = "MT6775_M1_AXI_MST_MP1"},
	{.master = MT6775_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F3F,
		.id_val = 0x3,
		.note = "DV",
		.name = "MT6775_M1_AXI_MST_MP1"},
	{.master = MT6775_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F3F,
		.id_val = 0x9,
		.note = "Exclusive",
		.name = "MT6775_M1_AXI_MST_MP1"},
	{.master = MT6775_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1E01,
		.id_val = 0x401,
		.note = "MCSIB write to ensure clean",
		.name = "MT6775_M1_AXI_MST_MP1"},
	{.master = MT6775_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F3F,
		.id_val = 0x1,
		.note = "TLB NC",
		.name = "MT6775_M1_AXI_MST_MP1"},
	{.master = MT6775_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F3F,
		.id_val = 0x9,
		.note = "Data NC/SO/Dev",
		.name = "MT6775_M1_AXI_MST_MP1"},
	{.master = MT6775_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F3F,
		.id_val = 0x11,
		.note = "Instr NC",
		.name = "MT6775_M1_AXI_MST_MP1"},
	{.master = MT6775_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F21,
		.id_val = 0x21,
		.note = "L2 Linefill",
		.name = "MT6775_M1_AXI_MST_MP1"},
	{.master = MT6775_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1FFF,
		.id_val = 0x1D1,
		.note = "DVM",
		.name = "MT6775_M1_AXI_MST_MP1"},
	{.master = MT6775_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1FE1,
		.id_val = 0x161,
		.note = "STB Make Unique",
		.name = "MT6775_M1_AXI_MST_MP1"},
	{.master = MT6775_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1FFF,
		.id_val = 0x149,
		.note = "CMO Clean Unique",
		.name = "MT6775_M1_AXI_MST_MP1"},
	{.master = MT6775_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1FF9,
		.id_val = 0x151,
		.note = "Store EX CleanUnique",
		.name = "MT6775_M1_AXI_MST_MP1"},
	{.master = MT6775_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F81,
		.id_val = 0x181,
		.note = "Invalidate CleanUnique",
		.name = "MT6775_M1_AXI_MST_MP1"},
	{.master = MT6775_M2_AXI_MST_DISP_OVL0, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x0,
		.note = "",
		.name = "MT6775_M2_AXI_MST_DISP_OVL0"},
	{.master = MT6775_M2_AXI_MST_DISP_2L_OVL0, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x1,
		.note = "",
		.name = "MT6775_M2_AXI_MST_DISP_2L_OVL0"},
	{.master = MT6775_M2_AXI_MST_DISP_RDMA0, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x2,
		.note = "",
		.name = "MT6775_M2_AXI_MST_DISP_RDMA0"},
	{.master = MT6775_M2_AXI_MST_DISP_WDMA0, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x3,
		.note = "",
		.name = "MT6775_M2_AXI_MST_DISP_WDMA0"},
	{.master = MT6775_M2_AXI_MST_MDP_RDMA0, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x4,
		.note = "",
		.name = "MT6775_M2_AXI_MST_MDP_RDMA0"},
	{.master = MT6775_M2_AXI_MST_MDP_WROT0, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x5,
		.note = "",
		.name = "MT6775_M2_AXI_MST_MDP_WROT0"},
	{.master = MT6775_M2_AXI_MST_DISP_FAKE, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x6,
		.note = "",
		.name = "MT6775_M2_AXI_MST_DISP_FAKE"},
	{.master = MT6775_M2_AXI_MST_DISP_OVL1, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x80,
		.note = "",
		.name = "MT6775_M2_AXI_MST_DISP_OVL1"},
	{.master = MT6775_M2_AXI_MST_DISP_RDMA1, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x81,
		.note = "",
		.name = "MT6775_M2_AXI_MST_DISP_RDMA1"},
	{.master = MT6775_M2_AXI_MST_DISP_2L_OVL0, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x82,
		.note = "",
		.name = "MT6775_M2_AXI_MST_DISP_2L_OVL0"},
	{.master = MT6775_M2_AXI_MST_MDP_RDMA1, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x83,
		.note = "",
		.name = "MT6775_M2_AXI_MST_MDP_RDMA1"},
	{.master = MT6775_M2_AXI_MST_MDP_WROT1, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x84,
		.note = "",
		.name = "MT6775_M2_AXI_MST_MDP_WROT1"},
	{.master = MT6775_M2_AXI_MST_DISP_FAKE, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x85,
		.note = "",
		.name = "MT6775_M2_AXI_MST_DISP_FAKE"},
	{.master = MT6775_M2_AXI_MST_HW_VDEC_MC_EXT, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x100,
		.note = "",
		.name = "MT6775_M2_AXI_MST_HW_VDEC_MC_EXT"},
	{.master = MT6775_M2_AXI_MST_HW_VDEC_PP_EXT, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x101,
		.note = "",
		.name = "MT6775_M2_AXI_MST_HW_VDEC_PP_EXT"},
	{.master = MT6775_M2_AXI_MST_HW_VDEC_UFO_EXT, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x102,
		.note = "",
		.name = "MT6775_M2_AXI_MST_HW_VDEC_UFO_EXT"},
	{.master = MT6775_M2_AXI_MST_HW_VDEC_VLD_EXT, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x103,
		.note = "",
		.name = "MT6775_M2_AXI_MST_HW_VDEC_VLD_EXT"},
	{.master = MT6775_M2_AXI_MST_HW_VDEC_VL2D_EXT, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x104,
		.note = "",
		.name = "MT6775_M2_AXI_MST_HW_VDEC_VL2D_EXT"},
	{.master = MT6775_M2_AXI_MST_HW_VDEC_AVC_MV_EXT, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x105,
		.note = "",
		.name = "MT6775_M2_AXI_MST_HW_VDEC_AVC_MV_EXT"},
	{.master = MT6775_M2_AXI_MST_HW_VDEC_PRED_RD_EXT, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x106,
		.note = "",
		.name = "MT6775_M2_AXI_MST_HW_VDEC_PRED_RD_EXT"},
	{.master = MT6775_M2_AXI_MST_HW_VDEC_PRED_WR_EXT, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x107,
		.note = "",
		.name = "MT6775_M2_AXI_MST_HW_VDEC_PRED_WR_EXT"},
	{.master = MT6775_M2_AXI_MST_HW_VDEC_PPWRAP_EXT, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x108,
		.note = "",
		.name = "MT6775_M2_AXI_MST_HW_VDEC_PPWRAP_EXT"},
	{.master = MT6775_M2_AXI_MST_HW_VDEC_TILE_EXT, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x109,
		.note = "",
		.name = "MT6775_M2_AXI_MST_HW_VDEC_TILE_EXT"},
	{.master = MT6775_M2_AXI_MST_CCU, .port = 2, .id_mask = 0x1FC0,
		.id_val = 0x140,
		.note = "",
		.name = "MT6775_M2_AXI_MST_CCU"},
	{.master = MT6775_M2_AXI_MST_IMGI, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x180,
		.note = "",
		.name = "MT6775_M2_AXI_MST_IMGI"},
	{.master = MT6775_M2_AXI_MST_IMG2O, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x181,
		.note = "",
		.name = "MT6775_M2_AXI_MST_IMG2O"},
	{.master = MT6775_M2_AXI_MST_IMG3O, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x182,
		.note = "",
		.name = "MT6775_M2_AXI_MST_IMG3O"},
	{.master = MT6775_M2_AXI_MST_VIPI, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x183,
		.note = "",
		.name = "MT6775_M2_AXI_MST_VIPI"},
	{.master = MT6775_M2_AXI_MST_LCEI, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x184,
		.note = "",
		.name = "MT6775_M2_AXI_MST_LCEI"},
	{.master = MT6775_M2_AXI_MST_SMXI, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x185,
		.note = "",
		.name = "MT6775_M2_AXI_MST_SMXI"},
	{.master = MT6775_M2_AXI_MST_SMXO, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x186,
		.note = "",
		.name = "MT6775_M2_AXI_MST_SMXO"},
	{.master = MT6775_M2_AXI_MST_WPE0_RDMA1, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x187,
		.note = "",
		.name = "MT6775_M2_AXI_MST_WPE0_RDMA1"},
	{.master = MT6775_M2_AXI_MST_WPE0_RDMA0, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x188,
		.note = "",
		.name = "MT6775_M2_AXI_MST_WPE0_RDMA0"},
	{.master = MT6775_M2_AXI_MST_WPE0_WDMA, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x189,
		.note = "",
		.name = "MT6775_M2_AXI_MST_WPE0_WDMA"},
	{.master = MT6775_M2_AXI_MST_FDVT_RP, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x18A,
		.note = "",
		.name = "MT6775_M2_AXI_MST_FDVT_RP"},
	{.master = MT6775_M2_AXI_MST_FDVT_WR, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x18B,
		.note = "",
		.name = "MT6775_M2_AXI_MST_FDVT_WR"},
	{.master = MT6775_M2_AXI_MST_FDVT_RB, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x18C,
		.note = "",
		.name = "MT6775_M2_AXI_MST_FDVT_RB"},
	{.master = MT6775_M2_AXI_MST_WPE1_RDMA0, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x18D,
		.note = "",
		.name = "MT6775_M2_AXI_MST_WPE1_RDMA0"},
	{.master = MT6775_M2_AXI_MST_WPE1_RDMA1, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x18E,
		.note = "",
		.name = "MT6775_M2_AXI_MST_WPE1_RDMA1"},
	{.master = MT6775_M2_AXI_MST_WPE1_WDMA, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x18F,
		.note = "",
		.name = "MT6775_M2_AXI_MST_WPE1_WDMA"},
	{.master = MT6775_M2_AXI_MST_DPE_RDMA, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x190,
		.note = "",
		.name = "MT6775_M2_AXI_MST_DPE_RDMA"},
	{.master = MT6775_M2_AXI_MST_DPE_WDMA, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x191,
		.note = "",
		.name = "MT6775_M2_AXI_MST_DPE_WDMA"},
	{.master = MT6775_M2_AXI_MST_MFB_RDMA0, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x192,
		.note = "",
		.name = "MT6775_M2_AXI_MST_MFB_RDMA0"},
	{.master = MT6775_M2_AXI_MST_MFB_RDMA1, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x193,
		.note = "",
		.name = "MT6775_M2_AXI_MST_MFB_RDMA1"},
	{.master = MT6775_M2_AXI_MST_MFB_WDMA, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x194,
		.note = "",
		.name = "MT6775_M2_AXI_MST_MFB_WDMA"},
	{.master = MT6775_M2_AXI_MST_RSC_RDMA0, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x195,
		.note = "",
		.name = "MT6775_M2_AXI_MST_RSC_RDMA0"},
	{.master = MT6775_M2_AXI_MST_RSC_WDMA, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x196,
		.note = "",
		.name = "MT6775_M2_AXI_MST_RSC_WDMA"},
	{.master = MT6775_M2_AXI_MST_OWE_RDMA, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x197,
		.note = "",
		.name = "MT6775_M2_AXI_MST_OWE_RDMA"},
	{.master = MT6775_M2_AXI_MST_OWE_WDMA, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x198,
		.note = "",
		.name = "MT6775_M2_AXI_MST_OWE_WDMA"},
	{.master = MT6775_M2_AXI_MST_IMGO, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x200,
		.note = "",
		.name = "MT6775_M2_AXI_MST_IMGO"},
	{.master = MT6775_M2_AXI_MST_RRZO, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x201,
		.note = "",
		.name = "MT6775_M2_AXI_MST_RRZO"},
	{.master = MT6775_M2_AXI_MST_AAO, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x202,
		.note = "",
		.name = "MT6775_M2_AXI_MST_AAO"},
	{.master = MT6775_M2_AXI_MST_AFO, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x203,
		.note = "",
		.name = "MT6775_M2_AXI_MST_AFO"},
	{.master = MT6775_M2_AXI_MST_LSCI_0, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x204,
		.note = "",
		.name = "MT6775_M2_AXI_MST_LSCI_0"},
	{.master = MT6775_M2_AXI_MST_LSCI_1, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x205,
		.note = "",
		.name = "MT6775_M2_AXI_MST_LSCI_1"},
	{.master = MT6775_M2_AXI_MST_PDO, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x206,
		.note = "",
		.name = "MT6775_M2_AXI_MST_PDO"},
	{.master = MT6775_M2_AXI_MST_BPCI, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x207,
		.note = "",
		.name = "MT6775_M2_AXI_MST_BPCI"},
	{.master = MT6775_M2_AXI_MST_LCSO, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x208,
		.note = "",
		.name = "MT6775_M2_AXI_MST_LCSO"},
	{.master = MT6775_M2_AXI_MST_AFO_1, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x209,
		.note = "",
		.name = "MT6775_M2_AXI_MST_AFO_1"},
	{.master = MT6775_M2_AXI_MST_PSO, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x20A,
		.note = "",
		.name = "MT6775_M2_AXI_MST_PSO"},
	{.master = MT6775_M2_AXI_MST_LSCI_2, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x20B,
		.note = "",
		.name = "MT6775_M2_AXI_MST_LSCI_2"},
	{.master = MT6775_M2_AXI_MST_SOCO, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x20C,
		.note = "",
		.name = "MT6775_M2_AXI_MST_SOCO"},
	{.master = MT6775_M2_AXI_MST_SOC1, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x20D,
		.note = "",
		.name = "MT6775_M2_AXI_MST_SOC1"},
	{.master = MT6775_M2_AXI_MST_SOC2, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x20E,
		.note = "",
		.name = "MT6775_M2_AXI_MST_SOC2"},
	{.master = MT6775_M2_AXI_MST_CCUI, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x20F,
		.note = "",
		.name = "MT6775_M2_AXI_MST_CCUI"},
	{.master = MT6775_M2_AXI_MST_CCUO, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x210,
		.note = "",
		.name = "MT6775_M2_AXI_MST_CCUO"},
	{.master = MT6775_M2_AXI_MST_UFEO, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x211,
		.note = "",
		.name = "MT6775_M2_AXI_MST_UFEO"},
	{.master = MT6775_M2_AXI_MST_RAWI_A, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x212,
		.note = "",
		.name = "MT6775_M2_AXI_MST_RAWI_A"},
	{.master = MT6775_M2_AXI_MST_RSSO_A, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x213,
		.note = "",
		.name = "MT6775_M2_AXI_MST_RSSO_A"},
	{.master = MT6775_M2_AXI_MST_CCUG, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x214,
		.note = "",
		.name = "MT6775_M2_AXI_MST_CCUG"},
	{.master = MT6775_M2_AXI_MST_PDI, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x215,
		.note = "",
		.name = "MT6775_M2_AXI_MST_PDI"},
	{.master = MT6775_M2_AXI_MST_FLKO, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x216,
		.note = "",
		.name = "MT6775_M2_AXI_MST_FLKO"},
	{.master = MT6775_M2_AXI_MST_LMVO, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x217,
		.note = "",
		.name = "MT6775_M2_AXI_MST_LMVO"},
	{.master = MT6775_M2_AXI_MST_UFGO, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x218,
		.note = "",
		.name = "MT6775_M2_AXI_MST_UFGO"},
	{.master = MT6775_M2_AXI_MST_SPARE, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x219,
		.note = "",
		.name = "MT6775_M2_AXI_MST_SPARE"},
	{.master = MT6775_M2_AXI_MST_SPARE_2, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x21A,
		.note = "",
		.name = "MT6775_M2_AXI_MST_SPARE_2"},
	{.master = MT6775_M2_AXI_MST_SPARE_3, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x21B,
		.note = "",
		.name = "MT6775_M2_AXI_MST_SPARE_3"},
	{.master = MT6775_M2_AXI_MST_SPARE_4, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x21C,
		.note = "",
		.name = "MT6775_M2_AXI_MST_SPARE_4"},
	{.master = MT6775_M2_AXI_MST_SPARE_5, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x21D,
		.note = "",
		.name = "MT6775_M2_AXI_MST_SPARE_5"},
	{.master = MT6775_M2_AXI_MST_SPARE_6, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x21E,
		.note = "",
		.name = "MT6775_M2_AXI_MST_SPARE_6"},
	{.master = MT6775_M2_AXI_MST_VENC_RCPU, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x280,
		.note = "",
		.name = "MT6775_M2_AXI_MST_VENC_RCPU"},
	{.master = MT6775_M2_AXI_MST_VENC_REC, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x281,
		.note = "",
		.name = "MT6775_M2_AXI_MST_VENC_REC"},
	{.master = MT6775_M2_AXI_MST_VENC_BSDMA, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x282,
		.note = "",
		.name = "MT6775_M2_AXI_MST_VENC_BSDMA"},
	{.master = MT6775_M2_AXI_MST_VENC_SV_COMV, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x283,
		.note = "",
		.name = "MT6775_M2_AXI_MST_VENC_SV_COMV"},
	{.master = MT6775_M2_AXI_MST_VENC_RD_COMV, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x284,
		.note = "",
		.name = "MT6775_M2_AXI_MST_VENC_RD_COMV"},
	{.master = MT6775_M2_AXI_MST_JPGENC_RDMA, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x285,
		.note = "",
		.name = "MT6775_M2_AXI_MST_JPGENC_RDMA"},
	{.master = MT6775_M2_AXI_MST_JPGENC_BSDMA, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x286,
		.note = "",
		.name = "MT6775_M2_AXI_MST_JPGENC_BSDMA"},
	{.master = MT6775_M2_AXI_MST_VENC_CUR_LUMA, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x287,
		.note = "",
		.name = "MT6775_M2_AXI_MST_VENC_CUR_LUMA"},
	{.master = MT6775_M2_AXI_MST_VENC_CUR_CHROMA, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x288,
		.note = "",
		.name = "MT6775_M2_AXI_MST_VENC_CUR_CHROMA"},
	{.master = MT6775_M2_AXI_MST_VENC_REF_LUMA, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x289,
		.note = "",
		.name = "MT6775_M2_AXI_MST_VENC_REF_LUMA"},
	{.master = MT6775_M2_AXI_MST_VENC_REF_CHROMA, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x28A,
		.note = "",
		.name = "MT6775_M2_AXI_MST_VENC_REF_CHROMA"},
	{.master = MT6775_M2_AXI_MST_IPU0, .port = 2, .id_mask = 0x1F80,
		.id_val = 0x300,
		.note = "",
		.name = "MT6775_M2_AXI_MST_IPU0"},
	{.master = MT6775_M2_AXI_MST_IPU1, .port = 2, .id_mask = 0x1F80,
		.id_val = 0x380,
		.note = "",
		.name = "MT6775_M2_AXI_MST_IPU1"},
	{.master = MT6775_M2_AXI_MST_MM_IOMMU, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x3FC,
		.note = "",
		.name = "MT6775_M2_AXI_MST_MM_IOMMU"},
	{.master = MT6775_M2_AXI_MST_MM_IOMMU, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x3FD,
		.note = "",
		.name = "MT6775_M2_AXI_MST_MM_IOMMU"},
	{.master = MT6775_M3_AXI_MST_MDMCU_CACHE_READ, .port = 3, .id_mask = 0x1F87,
		.id_val = 0x0,
		.note = "",
		.name = "MT6775_M3_AXI_MST_MDMCU_CACHE_READ"},
	{.master = MT6775_M3_AXI_MST_MDMCU_CACHE_WRITE, .port = 3, .id_mask = 0x1FFF,
		.id_val = 0x38,
		.note = "",
		.name = "MT6775_M3_AXI_MST_MDMCU_CACHE_WRITE"},
	{.master = MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE0VPE0, .port = 3, .id_mask = 0x1FFF,
		.id_val = 0x80,
		.note = "",
		.name = "MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE0VPE0"},
	{.master = MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE1VPE0, .port = 3, .id_mask = 0x1FFF,
		.id_val = 0x88,
		.note = "",
		.name = "MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE1VPE0"},
	{.master = MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE2VPE0, .port = 3, .id_mask = 0x1FFF,
		.id_val = 0x90,
		.note = "",
		.name = "MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE2VPE0"},
	{.master = MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE3VPE0, .port = 3, .id_mask = 0x1FFF,
		.id_val = 0x98,
		.note = "",
		.name = "MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE3VPE0"},
	{.master = MT6775_M3_AXI_MST_MDMCU_NONCACHE_IOCU, .port = 3, .id_mask = 0x1FFF,
		.id_val = 0xA0,
		.note = "",
		.name = "MT6775_M3_AXI_MST_MDMCU_NONCACHE_IOCU"},
	{.master = MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE0VPE1, .port = 3, .id_mask = 0x1FFF,
		.id_val = 0xC0,
		.note = "",
		.name = "MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE0VPE1"},
	{.master = MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE1VPE1, .port = 3, .id_mask = 0x1FFF,
		.id_val = 0xC8,
		.note = "",
		.name = "MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE1VPE1"},
	{.master = MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE2VPE1, .port = 3, .id_mask = 0x1FFF,
		.id_val = 0xD0,
		.note = "",
		.name = "MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE2VPE1"},
	{.master = MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE3VPE1, .port = 3, .id_mask = 0x1FFF,
		.id_val = 0xD8,
		.note = "",
		.name = "MT6775_M3_AXI_MST_MDMCU_NONCACHE_CORE3VPE1"},
	{.master = MT6775_M3_AXI_MST_ARM_I, .port = 3, .id_mask = 0x1FFF,
		.id_val = 0x22,
		.note = "",
		.name = "MT6775_M3_AXI_MST_ARM_I"},
	{.master = MT6775_M3_AXI_MST_ARM_D, .port = 3, .id_mask = 0x1FFF,
		.id_val = 0xA,
		.note = "",
		.name = "MT6775_M3_AXI_MST_ARM_D"},
	{.master = MT6775_M3_AXI_MST_DMA, .port = 3, .id_mask = 0x1FFF,
		.id_val = 0x4A,
		.note = "",
		.name = "MT6775_M3_AXI_MST_DMA"},
	{.master = MT6775_M3_AXI_MST_PREFETCH_BUFFER, .port = 3, .id_mask = 0x1FFF,
		.id_val = 0x32,
		.note = "",
		.name = "MT6775_M3_AXI_MST_PREFETCH_BUFFER"},
	{.master = MT6775_M4_AXI_MST_AUDIO, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x4A,
		.note = "",
		.name = "MT6775_M4_AXI_MST_AUDIO"},
	{.master = MT6775_M4_AXI_MST_CLDMA_AP, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x6,
		.note = "",
		.name = "MT6775_M4_AXI_MST_CLDMA_AP"},
	{.master = MT6775_M4_AXI_MST_CLDMA_MD, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x16,
		.note = "",
		.name = "MT6775_M4_AXI_MST_CLDMA_MD"},
	{.master = MT6775_M4_AXI_MST_PWM, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0xF0,
		.note = "",
		.name = "MT6775_M4_AXI_MST_PWM"},
	{.master = MT6775_M4_AXI_MST_SSPM, .port = 4, .id_mask = 0x1F3F,
		.id_val = 0x3A,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SSPM"},
	{.master = MT6775_M4_AXI_MST_SCP, .port = 4, .id_mask = 0x1F3F,
		.id_val = 0x1A,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SCP"},
	{.master = MT6775_M4_AXI_MST_SPI0, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x10,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SPI0"},
	{.master = MT6775_M4_AXI_MST_SPI1, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x30,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SPI1"},
	{.master = MT6775_M4_AXI_MST_SPI2, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x50,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SPI2"},
	{.master = MT6775_M4_AXI_MST_SPI3, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x70,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SPI3"},
	{.master = MT6775_M4_AXI_MST_SPI4, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x90,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SPI4"},
	{.master = MT6775_M4_AXI_MST_SPI5, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x41,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SPI5"},
	{.master = MT6775_M4_AXI_MST_SPI6, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x51,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SPI6"},
	{.master = MT6775_M4_AXI_MST_SPI7, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x61,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SPI7"},
	{.master = MT6775_M4_AXI_MST_UFSHCI, .port = 4, .id_mask = 0x1FCF,
		.id_val = 0x8,
		.note = "",
		.name = "MT6775_M4_AXI_MST_UFSHCI"},
	{.master = MT6775_M4_AXI_MST_USB20, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1,
		.note = "",
		.name = "MT6775_M4_AXI_MST_USB20"},
	{.master = MT6775_M4_AXI_MST_MSDC0, .port = 4, .id_mask = 0x1FCF,
		.id_val = 0x4,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MSDC0"},
	{.master = MT6775_M4_AXI_MST_MSDC1, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0xD0,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MSDC1"},
	{.master = MT6775_M4_AXI_MST_MSDC3, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x31,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MSDC3"},
	{.master = MT6775_M4_AXI_MST_DXCC_64P, .port = 4, .id_mask = 0x1E1F,
		.id_val = 0x9,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DXCC_64P"},
	{.master = MT6775_M4_AXI_MST_DXCC_64S, .port = 4, .id_mask = 0x1E1F,
		.id_val = 0x19,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DXCC_64S"},
	{.master = MT6775_M4_AXI_MST_DBGTOP, .port = 4, .id_mask = 0x1E1F,
		.id_val = 0x0,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DBGTOP"},
	{.master = MT6775_M4_AXI_MST_GDMA_CQDMA, .port = 4, .id_mask = 0x1F1F,
		.id_val = 0x1D,
		.note = "",
		.name = "MT6775_M4_AXI_MST_GDMA_CQDMA"},
	{.master = MT6775_M4_AXI_MST_GCE, .port = 4, .id_mask = 0x1FCF,
		.id_val = 0x2,
		.note = "",
		.name = "MT6775_M4_AXI_MST_GCE"},
	{.master = MT6775_M4_AXI_MST_THERMAL, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0xCA,
		.note = "",
		.name = "MT6775_M4_AXI_MST_THERMAL"},
	{.master = MT6775_M4_AXI_MST_SPM, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x6A,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SPM"},
	{.master = MT6775_M4_AXI_MST_CONNSYS, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0xE,
		.note = "",
		.name = "MT6775_M4_AXI_MST_CONNSYS"},
	{.master = MT6775_M4_AXI_MST_IPU, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x2A,
		.note = "",
		.name = "MT6775_M4_AXI_MST_IPU"},
	{.master = MT6775_M4_AXI_MST_CCU, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0xA,
		.note = "",
		.name = "MT6775_M4_AXI_MST_CCU"},
	{.master = MT6775_M4_AXI_MST_APDMA, .port = 4, .id_mask = 0x1F1F,
		.id_val = 0xD,
		.note = "",
		.name = "MT6775_M4_AXI_MST_APDMA"},
	{.master = MT6775_M4_AXI_MST_MDDBGSYS, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1006,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDDBGSYS"},
	{.master = MT6775_M4_AXI_MST_SOE, .port = 4, .id_mask = 0x1FFB,
		.id_val = 0x1001,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SOE"},
	{.master = MT6775_M4_AXI_MST_GDMALOG, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1000,
		.note = "",
		.name = "MT6775_M4_AXI_MST_GDMALOG"},
	{.master = MT6775_M4_AXI_MST_GDMA, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1200,
		.note = "",
		.name = "MT6775_M4_AXI_MST_GDMA"},
	{.master = MT6775_M4_AXI_MST_HSPAL2, .port = 4, .id_mask = 0x1FFE,
		.id_val = 0x1400,
		.note = "",
		.name = "MT6775_M4_AXI_MST_HSPAL2"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH0_R, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1602,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH0_R"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH0_W, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1600,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH0_W"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH1_R, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1606,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH1_R"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH1_W, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1602,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH1_W"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH2_R, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x160A,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH2_R"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH2_W, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1604,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH2_W"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH3_R, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x160E,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH3_R"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH3_W, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1606,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH3_W"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH4_R, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1603,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH4_R"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH4_W, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1607,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH4_W"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH5_R, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1603,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH5_R"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH5_W, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1603,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH5_W"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH6_R, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x160B,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH6_R"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH6_W, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1605,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH6_W"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH7_R, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x160F,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH7_R"},
	{.master = MT6775_M4_AXI_MST_MDL1_GDMA_CH7_W, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1607,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDL1_GDMA_CH7_W"},
	{.master = MT6775_M4_AXI_MST_DSPCNWDMA_ICC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1762,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DSPCNWDMA_ICC"},
	{.master = MT6775_M4_AXI_MST_DSPBTDMA_ICC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1761,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DSPBTDMA_ICC"},
	{.master = MT6775_M4_AXI_MST_DSPLOG_ICC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1760,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DSPLOG_ICC"},
	{.master = MT6775_M4_AXI_MST_DSPCNWDMA_MPC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1705,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DSPCNWDMA_MPC"},
	{.master = MT6775_M4_AXI_MST_DSPBTDMA_MPC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1703,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DSPBTDMA_MPC"},
	{.master = MT6775_M4_AXI_MST_DSPLOG_MPC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1701,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DSPLOG_MPC"},
	{.master = MT6775_M4_AXI_MST_CMTDB_MPC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1700,
		.note = "",
		.name = "MT6775_M4_AXI_MST_CMTDB_MPC"},
	{.master = MT6775_M4_AXI_MST_DSPCNWDMA_IMC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1745,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DSPCNWDMA_IMC"},
	{.master = MT6775_M4_AXI_MST_DSPBTDMA_IMC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1743,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DSPBTDMA_IMC"},
	{.master = MT6775_M4_AXI_MST_DSPLOG_IMC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1741,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DSPLOG_IMC"},
	{.master = MT6775_M4_AXI_MST_RXTDB_IMC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1740,
		.note = "",
		.name = "MT6775_M4_AXI_MST_RXTDB_IMC"},
	{.master = MT6775_M4_AXI_MST_RXDMP_MMU, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1780,
		.note = "",
		.name = "MT6775_M4_AXI_MST_RXDMP_MMU"},
	{.master = MT6775_M4_AXI_MST_LTEL1_CS, .port = 4, .id_mask = 0x1FF8,
		.id_val = 0x1680,
		.note = "",
		.name = "MT6775_M4_AXI_MST_LTEL1_CS"},
	{.master = MT6775_M4_AXI_MST_ASM0, .port = 4, .id_mask = 0x1FEF,
		.id_val = 0x1801,
		.note = "",
		.name = "MT6775_M4_AXI_MST_ASM0"},
	{.master = MT6775_M4_AXI_MST_ASM1, .port = 4, .id_mask = 0x1FEF,
		.id_val = 0x1805,
		.note = "",
		.name = "MT6775_M4_AXI_MST_ASM1"},
	{.master = MT6775_M4_AXI_MST_ASM2, .port = 4, .id_mask = 0x1FEF,
		.id_val = 0x1809,
		.note = "",
		.name = "MT6775_M4_AXI_MST_ASM2"},
	{.master = MT6775_M4_AXI_MST_ASM3, .port = 4, .id_mask = 0x1FEF,
		.id_val = 0x180D,
		.note = "",
		.name = "MT6775_M4_AXI_MST_ASM3"},
	{.master = MT6775_M4_AXI_MST_ASM4, .port = 4, .id_mask = 0x1FEF,
		.id_val = 0x1803,
		.note = "",
		.name = "MT6775_M4_AXI_MST_ASM4"},
	{.master = MT6775_M4_AXI_MST_PDTRACE, .port = 4, .id_mask = 0x1FEF,
		.id_val = 0x1807,
		.note = "",
		.name = "MT6775_M4_AXI_MST_PDTRACE"},
	{.master = MT6775_M4_AXI_MST_ULS, .port = 4, .id_mask = 0x1FEF,
		.id_val = 0x180B,
		.note = "",
		.name = "MT6775_M4_AXI_MST_ULS"},
	{.master = MT6775_M4_AXI_MST_MDINFRA_ASM, .port = 4, .id_mask = 0x1FFD,
		.id_val = 0x1800,
		.note = "",
		.name = "MT6775_M4_AXI_MST_MDINFRA_ASM"},
	{.master = MT6775_M4_AXI_MST_PS_PERI, .port = 4, .id_mask = 0x1FFE,
		.id_val = 0x1A00,
		.note = "",
		.name = "MT6775_M4_AXI_MST_PS_PERI"},
	{.master = MT6775_M4_AXI_MST_LTEL2DMA, .port = 4, .id_mask = 0x1FFE,
		.id_val = 0x1C00,
		.note = "",
		.name = "MT6775_M4_AXI_MST_LTEL2DMA"},
	{.master = MT6775_M4_AXI_MST_TRACE_TOP, .port = 4, .id_mask = 0x1FFE,
		.id_val = 0x1E00,
		.note = "",
		.name = "MT6775_M4_AXI_MST_TRACE_TOP"},
	{.master = MT6775_M4_AXI_MST_HRQ_RD, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x882,
		.note = "",
		.name = "MT6775_M4_AXI_MST_HRQ_RD"},
	{.master = MT6775_M4_AXI_MST_HRQ_RD1, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x886,
		.note = "",
		.name = "MT6775_M4_AXI_MST_HRQ_RD1"},
	{.master = MT6775_M4_AXI_MST_HRQ_WR, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x881,
		.note = "",
		.name = "MT6775_M4_AXI_MST_HRQ_WR"},
	{.master = MT6775_M4_AXI_MST_HRQ_WR1, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x885,
		.note = "",
		.name = "MT6775_M4_AXI_MST_HRQ_WR1"},
	{.master = MT6775_M4_AXI_MST_SW_TRC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x880,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SW_TRC"},
	{.master = MT6775_M4_AXI_MST_HW_TRC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x884,
		.note = "",
		.name = "MT6775_M4_AXI_MST_HW_TRC"},
	{.master = MT6775_M4_AXI_MST_VTB, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x888,
		.note = "",
		.name = "MT6775_M4_AXI_MST_VTB"},
	{.master = MT6775_M4_AXI_MST_TBO, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x88C,
		.note = "",
		.name = "MT6775_M4_AXI_MST_TBO"},
	{.master = MT6775_M4_AXI_MST_DEBUG, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x890,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DEBUG"},
	{.master = MT6775_M4_AXI_MST_SW_TRC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x8C4,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SW_TRC"},
	{.master = MT6775_M4_AXI_MST_HW_TRC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x8C6,
		.note = "",
		.name = "MT6775_M4_AXI_MST_HW_TRC"},
	{.master = MT6775_M4_AXI_MST_IRDMA, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x8C1,
		.note = "",
		.name = "MT6775_M4_AXI_MST_IRDMA"},
	{.master = MT6775_M4_AXI_MST_TXCAL, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x801,
		.note = "",
		.name = "MT6775_M4_AXI_MST_TXCAL"},
	{.master = MT6775_M4_AXI_MST_SW_TRC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x809,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SW_TRC"},
	{.master = MT6775_M4_AXI_MST_DBG0, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x803,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DBG0"},
	{.master = MT6775_M4_AXI_MST_DBG1, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x805,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DBG1"},
	{.master = MT6775_M4_AXI_MST_SHM, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x807,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SHM"},
	{.master = MT6775_M4_AXI_MST_TXCAL, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x840,
		.note = "",
		.name = "MT6775_M4_AXI_MST_TXCAL"},
	{.master = MT6775_M4_AXI_MST_SW_TRC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x844,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SW_TRC"},
	{.master = MT6775_M4_AXI_MST_DBG0, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x841,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DBG0"},
	{.master = MT6775_M4_AXI_MST_DBG1, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x842,
		.note = "",
		.name = "MT6775_M4_AXI_MST_DBG1"},
	{.master = MT6775_M4_AXI_MST_SHM, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x843,
		.note = "",
		.name = "MT6775_M4_AXI_MST_SHM"},
	{.master = MT6775_M4_AXI_MST_CSTXB_DCXO, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x800,
		.note = "",
		.name = "MT6775_M4_AXI_MST_CSTXB_DCXO"},
	{.master = MT6775_M4_AXI_MST_CSTXB_CSH, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x802,
		.note = "",
		.name = "MT6775_M4_AXI_MST_CSTXB_CSH"},
	{.master = MT6775_M4_AXI_MST_CSTXB_TXBRP, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x804,
		.note = "",
		.name = "MT6775_M4_AXI_MST_CSTXB_TXBRP"},
	{.master = MT6775_M5_AXI_MST_DISP_OVL0, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x0,
		.note = "",
		.name = "MT6775_M5_AXI_MST_DISP_OVL0"},
	{.master = MT6775_M5_AXI_MST_DISP_2L_OVL0, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x1,
		.note = "",
		.name = "MT6775_M5_AXI_MST_DISP_2L_OVL0"},
	{.master = MT6775_M5_AXI_MST_DISP_RDMA0, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x2,
		.note = "",
		.name = "MT6775_M5_AXI_MST_DISP_RDMA0"},
	{.master = MT6775_M5_AXI_MST_DISP_WDMA0, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x3,
		.note = "",
		.name = "MT6775_M5_AXI_MST_DISP_WDMA0"},
	{.master = MT6775_M5_AXI_MST_MDP_RDMA0, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x4,
		.note = "",
		.name = "MT6775_M5_AXI_MST_MDP_RDMA0"},
	{.master = MT6775_M5_AXI_MST_MDP_WROT0, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x5,
		.note = "",
		.name = "MT6775_M5_AXI_MST_MDP_WROT0"},
	{.master = MT6775_M5_AXI_MST_DISP_FAKE, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x6,
		.note = "",
		.name = "MT6775_M5_AXI_MST_DISP_FAKE"},
	{.master = MT6775_M5_AXI_MST_DISP_OVL1, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x80,
		.note = "",
		.name = "MT6775_M5_AXI_MST_DISP_OVL1"},
	{.master = MT6775_M5_AXI_MST_DISP_RDMA1, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x81,
		.note = "",
		.name = "MT6775_M5_AXI_MST_DISP_RDMA1"},
	{.master = MT6775_M5_AXI_MST_DISP_2L_OVL0, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x82,
		.note = "",
		.name = "MT6775_M5_AXI_MST_DISP_2L_OVL0"},
	{.master = MT6775_M5_AXI_MST_MDP_RDMA1, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x83,
		.note = "",
		.name = "MT6775_M5_AXI_MST_MDP_RDMA1"},
	{.master = MT6775_M5_AXI_MST_MDP_WROT1, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x84,
		.note = "",
		.name = "MT6775_M5_AXI_MST_MDP_WROT1"},
	{.master = MT6775_M5_AXI_MST_DISP_FAKE, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x85,
		.note = "",
		.name = "MT6775_M5_AXI_MST_DISP_FAKE"},
	{.master = MT6775_M5_AXI_MST_HW_VDEC_MC_EXT, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x100,
		.note = "",
		.name = "MT6775_M5_AXI_MST_HW_VDEC_MC_EXT"},
	{.master = MT6775_M5_AXI_MST_HW_VDEC_PP_EXT, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x101,
		.note = "",
		.name = "MT6775_M5_AXI_MST_HW_VDEC_PP_EXT"},
	{.master = MT6775_M5_AXI_MST_HW_VDEC_UFO_EXT, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x102,
		.note = "",
		.name = "MT6775_M5_AXI_MST_HW_VDEC_UFO_EXT"},
	{.master = MT6775_M5_AXI_MST_HW_VDEC_VLD_EXT, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x103,
		.note = "",
		.name = "MT6775_M5_AXI_MST_HW_VDEC_VLD_EXT"},
	{.master = MT6775_M5_AXI_MST_HW_VDEC_VL2D_EXT, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x104,
		.note = "",
		.name = "MT6775_M5_AXI_MST_HW_VDEC_VL2D_EXT"},
	{.master = MT6775_M5_AXI_MST_HW_VDEC_AVC_MV_EXT, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x105,
		.note = "",
		.name = "MT6775_M5_AXI_MST_HW_VDEC_AVC_MV_EXT"},
	{.master = MT6775_M5_AXI_MST_HW_VDEC_PRED_RD_EXT, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x106,
		.note = "",
		.name = "MT6775_M5_AXI_MST_HW_VDEC_PRED_RD_EXT"},
	{.master = MT6775_M5_AXI_MST_HW_VDEC_PRED_WR_EXT, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x107,
		.note = "",
		.name = "MT6775_M5_AXI_MST_HW_VDEC_PRED_WR_EXT"},
	{.master = MT6775_M5_AXI_MST_HW_VDEC_PPWRAP_EXT, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x108,
		.note = "",
		.name = "MT6775_M5_AXI_MST_HW_VDEC_PPWRAP_EXT"},
	{.master = MT6775_M5_AXI_MST_HW_VDEC_TILE_EXT, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x109,
		.note = "",
		.name = "MT6775_M5_AXI_MST_HW_VDEC_TILE_EXT"},
	{.master = MT6775_M5_AXI_MST_CCU, .port = 5, .id_mask = 0x1FC0,
		.id_val = 0x140,
		.note = "",
		.name = "MT6775_M5_AXI_MST_CCU"},
	{.master = MT6775_M5_AXI_MST_IMGI, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x180,
		.note = "",
		.name = "MT6775_M5_AXI_MST_IMGI"},
	{.master = MT6775_M5_AXI_MST_IMG2O, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x181,
		.note = "",
		.name = "MT6775_M5_AXI_MST_IMG2O"},
	{.master = MT6775_M5_AXI_MST_IMG3O, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x182,
		.note = "",
		.name = "MT6775_M5_AXI_MST_IMG3O"},
	{.master = MT6775_M5_AXI_MST_VIPI, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x183,
		.note = "",
		.name = "MT6775_M5_AXI_MST_VIPI"},
	{.master = MT6775_M5_AXI_MST_LCEI, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x184,
		.note = "",
		.name = "MT6775_M5_AXI_MST_LCEI"},
	{.master = MT6775_M5_AXI_MST_SMXI, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x185,
		.note = "",
		.name = "MT6775_M5_AXI_MST_SMXI"},
	{.master = MT6775_M5_AXI_MST_SMXO, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x186,
		.note = "",
		.name = "MT6775_M5_AXI_MST_SMXO"},
	{.master = MT6775_M5_AXI_MST_WPE0_RDMA1, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x187,
		.note = "",
		.name = "MT6775_M5_AXI_MST_WPE0_RDMA1"},
	{.master = MT6775_M5_AXI_MST_WPE0_RDMA0, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x188,
		.note = "",
		.name = "MT6775_M5_AXI_MST_WPE0_RDMA0"},
	{.master = MT6775_M5_AXI_MST_WPE0_WDMA, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x189,
		.note = "",
		.name = "MT6775_M5_AXI_MST_WPE0_WDMA"},
	{.master = MT6775_M5_AXI_MST_FDVT_RP, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x18A,
		.note = "",
		.name = "MT6775_M5_AXI_MST_FDVT_RP"},
	{.master = MT6775_M5_AXI_MST_FDVT_WR, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x18B,
		.note = "",
		.name = "MT6775_M5_AXI_MST_FDVT_WR"},
	{.master = MT6775_M5_AXI_MST_FDVT_RB, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x18C,
		.note = "",
		.name = "MT6775_M5_AXI_MST_FDVT_RB"},
	{.master = MT6775_M5_AXI_MST_WPE1_RDMA0, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x18D,
		.note = "",
		.name = "MT6775_M5_AXI_MST_WPE1_RDMA0"},
	{.master = MT6775_M5_AXI_MST_WPE1_RDMA1, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x18E,
		.note = "",
		.name = "MT6775_M5_AXI_MST_WPE1_RDMA1"},
	{.master = MT6775_M5_AXI_MST_WPE1_WDMA, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x18F,
		.note = "",
		.name = "MT6775_M5_AXI_MST_WPE1_WDMA"},
	{.master = MT6775_M5_AXI_MST_DPE_RDMA, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x190,
		.note = "",
		.name = "MT6775_M5_AXI_MST_DPE_RDMA"},
	{.master = MT6775_M5_AXI_MST_DPE_WDMA, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x191,
		.note = "",
		.name = "MT6775_M5_AXI_MST_DPE_WDMA"},
	{.master = MT6775_M5_AXI_MST_MFB_RDMA0, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x192,
		.note = "",
		.name = "MT6775_M5_AXI_MST_MFB_RDMA0"},
	{.master = MT6775_M5_AXI_MST_MFB_RDMA1, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x193,
		.note = "",
		.name = "MT6775_M5_AXI_MST_MFB_RDMA1"},
	{.master = MT6775_M5_AXI_MST_MFB_WDMA, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x194,
		.note = "",
		.name = "MT6775_M5_AXI_MST_MFB_WDMA"},
	{.master = MT6775_M5_AXI_MST_RSC_RDMA0, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x195,
		.note = "",
		.name = "MT6775_M5_AXI_MST_RSC_RDMA0"},
	{.master = MT6775_M5_AXI_MST_RSC_WDMA, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x196,
		.note = "",
		.name = "MT6775_M5_AXI_MST_RSC_WDMA"},
	{.master = MT6775_M5_AXI_MST_OWE_RDMA, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x197,
		.note = "",
		.name = "MT6775_M5_AXI_MST_OWE_RDMA"},
	{.master = MT6775_M5_AXI_MST_OWE_WDMA, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x198,
		.note = "",
		.name = "MT6775_M5_AXI_MST_OWE_WDMA"},
	{.master = MT6775_M5_AXI_MST_IMGO, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x200,
		.note = "",
		.name = "MT6775_M5_AXI_MST_IMGO"},
	{.master = MT6775_M5_AXI_MST_RRZO, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x201,
		.note = "",
		.name = "MT6775_M5_AXI_MST_RRZO"},
	{.master = MT6775_M5_AXI_MST_AAO, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x202,
		.note = "",
		.name = "MT6775_M5_AXI_MST_AAO"},
	{.master = MT6775_M5_AXI_MST_AFO, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x203,
		.note = "",
		.name = "MT6775_M5_AXI_MST_AFO"},
	{.master = MT6775_M5_AXI_MST_LSCI_0, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x204,
		.note = "",
		.name = "MT6775_M5_AXI_MST_LSCI_0"},
	{.master = MT6775_M5_AXI_MST_LSCI_1, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x205,
		.note = "",
		.name = "MT6775_M5_AXI_MST_LSCI_1"},
	{.master = MT6775_M5_AXI_MST_PDO, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x206,
		.note = "",
		.name = "MT6775_M5_AXI_MST_PDO"},
	{.master = MT6775_M5_AXI_MST_BPCI, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x207,
		.note = "",
		.name = "MT6775_M5_AXI_MST_BPCI"},
	{.master = MT6775_M5_AXI_MST_LCSO, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x208,
		.note = "",
		.name = "MT6775_M5_AXI_MST_LCSO"},
	{.master = MT6775_M5_AXI_MST_AFO_1, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x209,
		.note = "",
		.name = "MT6775_M5_AXI_MST_AFO_1"},
	{.master = MT6775_M5_AXI_MST_PSO, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x20A,
		.note = "",
		.name = "MT6775_M5_AXI_MST_PSO"},
	{.master = MT6775_M5_AXI_MST_LSCI_2, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x20B,
		.note = "",
		.name = "MT6775_M5_AXI_MST_LSCI_2"},
	{.master = MT6775_M5_AXI_MST_SOCO, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x20C,
		.note = "",
		.name = "MT6775_M5_AXI_MST_SOCO"},
	{.master = MT6775_M5_AXI_MST_SOC1, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x20D,
		.note = "",
		.name = "MT6775_M5_AXI_MST_SOC1"},
	{.master = MT6775_M5_AXI_MST_SOC2, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x20E,
		.note = "",
		.name = "MT6775_M5_AXI_MST_SOC2"},
	{.master = MT6775_M5_AXI_MST_CCUI, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x20F,
		.note = "",
		.name = "MT6775_M5_AXI_MST_CCUI"},
	{.master = MT6775_M5_AXI_MST_CCUO, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x210,
		.note = "",
		.name = "MT6775_M5_AXI_MST_CCUO"},
	{.master = MT6775_M5_AXI_MST_UFEO, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x211,
		.note = "",
		.name = "MT6775_M5_AXI_MST_UFEO"},
	{.master = MT6775_M5_AXI_MST_RAWI_A, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x212,
		.note = "",
		.name = "MT6775_M5_AXI_MST_RAWI_A"},
	{.master = MT6775_M5_AXI_MST_RSSO_A, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x213,
		.note = "",
		.name = "MT6775_M5_AXI_MST_RSSO_A"},
	{.master = MT6775_M5_AXI_MST_CCUG, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x214,
		.note = "",
		.name = "MT6775_M5_AXI_MST_CCUG"},
	{.master = MT6775_M5_AXI_MST_PDI, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x215,
		.note = "",
		.name = "MT6775_M5_AXI_MST_PDI"},
	{.master = MT6775_M5_AXI_MST_FLKO, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x216,
		.note = "",
		.name = "MT6775_M5_AXI_MST_FLKO"},
	{.master = MT6775_M5_AXI_MST_LMVO, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x217,
		.note = "",
		.name = "MT6775_M5_AXI_MST_LMVO"},
	{.master = MT6775_M5_AXI_MST_UFGO, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x218,
		.note = "",
		.name = "MT6775_M5_AXI_MST_UFGO"},
	{.master = MT6775_M5_AXI_MST_SPARE, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x219,
		.note = "",
		.name = "MT6775_M5_AXI_MST_SPARE"},
	{.master = MT6775_M5_AXI_MST_SPARE_2, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x21A,
		.note = "",
		.name = "MT6775_M5_AXI_MST_SPARE_2"},
	{.master = MT6775_M5_AXI_MST_SPARE_3, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x21B,
		.note = "",
		.name = "MT6775_M5_AXI_MST_SPARE_3"},
	{.master = MT6775_M5_AXI_MST_SPARE_4, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x21C,
		.note = "",
		.name = "MT6775_M5_AXI_MST_SPARE_4"},
	{.master = MT6775_M5_AXI_MST_SPARE_5, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x21D,
		.note = "",
		.name = "MT6775_M5_AXI_MST_SPARE_5"},
	{.master = MT6775_M5_AXI_MST_SPARE_6, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x21E,
		.note = "",
		.name = "MT6775_M5_AXI_MST_SPARE_6"},
	{.master = MT6775_M5_AXI_MST_VENC_RCPU, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x280,
		.note = "",
		.name = "MT6775_M5_AXI_MST_VENC_RCPU"},
	{.master = MT6775_M5_AXI_MST_VENC_REC, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x281,
		.note = "",
		.name = "MT6775_M5_AXI_MST_VENC_REC"},
	{.master = MT6775_M5_AXI_MST_VENC_BSDMA, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x282,
		.note = "",
		.name = "MT6775_M5_AXI_MST_VENC_BSDMA"},
	{.master = MT6775_M5_AXI_MST_VENC_SV_COMV, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x283,
		.note = "",
		.name = "MT6775_M5_AXI_MST_VENC_SV_COMV"},
	{.master = MT6775_M5_AXI_MST_VENC_RD_COMV, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x284,
		.note = "",
		.name = "MT6775_M5_AXI_MST_VENC_RD_COMV"},
	{.master = MT6775_M5_AXI_MST_JPGENC_RDMA, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x285,
		.note = "",
		.name = "MT6775_M5_AXI_MST_JPGENC_RDMA"},
	{.master = MT6775_M5_AXI_MST_JPGENC_BSDMA, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x286,
		.note = "",
		.name = "MT6775_M5_AXI_MST_JPGENC_BSDMA"},
	{.master = MT6775_M5_AXI_MST_VENC_CUR_LUMA, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x287,
		.note = "",
		.name = "MT6775_M5_AXI_MST_VENC_CUR_LUMA"},
	{.master = MT6775_M5_AXI_MST_VENC_CUR_CHROMA, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x288,
		.note = "",
		.name = "MT6775_M5_AXI_MST_VENC_CUR_CHROMA"},
	{.master = MT6775_M5_AXI_MST_VENC_REF_LUMA, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x289,
		.note = "",
		.name = "MT6775_M5_AXI_MST_VENC_REF_LUMA"},
	{.master = MT6775_M5_AXI_MST_VENC_REF_CHROMA, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x28A,
		.note = "",
		.name = "MT6775_M5_AXI_MST_VENC_REF_CHROMA"},
	{.master = MT6775_M5_AXI_MST_IPU0, .port = 5, .id_mask = 0x1F80,
		.id_val = 0x300,
		.note = "",
		.name = "MT6775_M5_AXI_MST_IPU0"},
	{.master = MT6775_M5_AXI_MST_IPU1, .port = 5, .id_mask = 0x1F80,
		.id_val = 0x380,
		.note = "",
		.name = "MT6775_M5_AXI_MST_IPU1"},
	{.master = MT6775_M5_AXI_MST_MM_IOMMU, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x3FC,
		.note = "",
		.name = "MT6775_M5_AXI_MST_MM_IOMMU"},
	{.master = MT6775_M5_AXI_MST_MM_IOMMU, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x3FD,
		.note = "",
		.name = "MT6775_M5_AXI_MST_MM_IOMMU"},
	{.master = MT6775_M6_AXI_MST_MFG_M0, .port = 6, .id_mask = 0x1FC0,
		.id_val = 0x0,
		.note = "",
		.name = "MT6775_M6_AXI_MST_MFG_M0"},
	{.master = MT6775_M6_AXI_MST_MFG_M1, .port = 6, .id_mask = 0x1FC0,
		.id_val = 0x0,
		.note = "",
		.name = "MT6775_M6_AXI_MST_MFG_M1"},
	{.master = MT6775_M7_AXI_MST_MFG_M0, .port = 7, .id_mask = 0x1FC0,
		.id_val = 0x0,
		.note = "",
		.name = "MT6775_M7_AXI_MST_MFG_M0"},
	{.master = MT6775_M7_AXI_MST_MFG_M1, .port = 7, .id_mask = 0x1FC0,
		.id_val = 0x0,
		.note = "",
		.name = "MT6775_M7_AXI_MST_MFG_M1"},
};

#endif /* __MPU_PLATFORM_H__ */
