v 20130925 2
C 16300 49400 1 0 0 3.3V-plus-1.sym
C 16400 48100 1 0 0 gnd-1.sym
N 15100 45800 18100 45800 4
N 15100 45800 15100 49300 4
C 18100 48000 1 0 0 gnd-1.sym
N 17300 49100 17300 48100 4
C 19000 47500 1 0 0 3.3V-plus-1.sym
N 17000 48900 17000 46900 4
N 17000 48900 17600 48900 4
N 15100 49300 15900 49300 4
C 17600 48300 1 0 0 nor1and.sym
{
T 18150 48750 5 10 1 1 0 0 1
refdes=O
}
C 17000 46300 1 0 0 nor.sym
{
T 17300 46750 5 10 1 1 0 0 1
refdes=E
}
C 17100 47300 1 0 0 3.3V-plus-1.sym
C 17200 46000 1 0 0 gnd-1.sym
C 14100 49000 1 0 0 in-1.sym
{
T 14100 49300 5 10 0 0 0 0 1
device=INPUT
T 13900 49050 5 10 1 1 0 0 1
refdes=A#
}
C 16200 46600 1 0 0 in-1.sym
{
T 16200 46900 5 10 0 0 0 0 1
device=INPUT
T 16000 46600 5 10 1 1 0 0 1
refdes=C
}
C 16700 46200 1 0 0 in-1.sym
{
T 16700 46500 5 10 0 0 0 0 1
device=INPUT
T 16800 46100 5 10 1 1 0 0 1
refdes=GND
}
C 19800 47400 1 0 1 in-1.sym
{
T 19800 47700 5 10 0 0 0 6 1
device=INPUT
T 19800 47600 5 10 1 1 0 6 1
refdes=Vdd
}
C 18700 48800 1 90 0 out-1.sym
{
T 18400 48800 5 10 0 0 90 0 1
device=OUTPUT
T 18900 49450 5 10 1 1 180 0 1
refdes=Q#
}
C 19600 46900 1 0 0 out-1.sym
{
T 19600 47200 5 10 0 0 0 0 1
device=OUTPUT
T 20000 47200 5 10 1 1 180 0 1
refdes=Co
}
N 14700 49100 15900 49100 4
N 17800 48600 17800 46800 4
N 17800 46800 18800 46800 4
N 16800 46700 16800 48100 4
N 16800 48100 17300 48100 4
N 16800 46700 17000 46700 4
C 18600 48500 1 0 0 not.sym
{
T 18950 48750 5 10 1 1 0 0 1
refdes=I
}
C 18900 48200 1 0 0 gnd-1.sym
C 19500 48800 1 90 0 out-1.sym
{
T 19200 48800 5 10 0 0 90 0 1
device=OUTPUT
T 19450 49400 5 10 1 1 90 0 1
refdes=Q
}
C 13700 46600 1 0 0 in-1.sym
{
T 13700 46900 5 10 0 0 0 0 1
device=INPUT
T 13500 46650 5 10 1 1 0 0 1
refdes=B#
}
C 13700 46400 1 0 0 in-1.sym
{
T 13700 46700 5 10 0 0 0 0 1
device=INPUT
T 13500 46450 5 10 1 1 0 0 1
refdes=N
}
C 15400 48500 1 0 0 3.3V-plus-1.sym
C 14400 47100 1 0 0 3.3V-plus-1.sym
C 14500 45800 1 0 0 gnd-1.sym
C 15500 47200 1 0 0 gnd-1.sym
C 14100 48800 1 0 0 in-1.sym
{
T 14100 49100 5 10 0 0 0 0 1
device=INPUT
T 13800 48850 5 10 1 1 0 0 1
refdes=OR
}
C 14100 47700 1 0 0 in-1.sym
{
T 14100 48000 5 10 0 0 0 0 1
device=INPUT
T 14250 47850 5 10 1 1 0 0 1
refdes=AND#
}
N 14700 48900 15900 48900 4
N 14700 47800 15300 47800 4
C 20000 45800 1 0 1 2n7002.sym
{
T 20100 46200 5 10 1 1 0 6 1
refdes=M1
T 19900 46600 5 10 0 1 0 6 1
value=2N7002P
T 19500 46400 5 10 0 1 0 6 1
footprint=sot23-nmos
T 18500 46400 5 10 0 1 0 6 1
device=NMOS
}
C 19100 45600 1 0 0 gnd-1.sym
C 20600 46000 1 0 1 in-1.sym
{
T 20600 46300 5 10 0 0 0 6 1
device=INPUT
T 20500 45950 5 10 1 1 0 6 1
refdes=CR
}
C 18200 46000 1 0 0 in-1.sym
{
T 18200 46300 5 10 0 0 0 0 1
device=INPUT
T 18300 45950 5 10 1 1 0 0 1
refdes=CS#
}
N 15200 45900 18000 45900 4
C 18800 45800 1 0 0 2n7002.sym
{
T 18700 46200 5 10 1 1 0 0 1
refdes=M2
T 18900 46600 5 10 0 1 0 0 1
value=2N7002P
T 19300 46400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 20300 46400 5 10 0 1 0 0 1
device=NMOS
}
N 19200 46300 19200 46500 4
N 18100 47300 18100 45800 4
C 15900 48400 1 0 0 nand1or3.sym
{
T 16550 48850 5 10 1 1 0 0 1
refdes=Y
}
C 15300 47500 1 0 0 nand3.sym
{
T 15600 47950 5 10 1 1 0 0 1
refdes=D
}
N 15200 49100 15200 45900 4
N 15200 48000 15300 48000 4
N 15100 48200 15300 48200 4
N 16100 48000 16100 48700 4
N 16100 48700 16400 48700 4
N 18200 49300 18200 49500 4
N 18200 49500 19000 49500 4
N 19000 49500 19000 49100 4
C 17600 49400 1 0 0 in-1.sym
{
T 17600 49700 5 10 0 0 0 0 1
device=INPUT
T 17400 49450 5 10 1 1 0 0 1
refdes=Vq
}
C 18600 46500 1 0 0 nor1and.sym
{
T 19150 46950 5 10 1 1 0 0 1
refdes=P
}
N 18100 47300 18600 47300 4
N 18000 45900 18000 47100 4
N 18000 47100 18600 47100 4
N 19600 45900 19200 45900 4
N 19600 46300 19600 47000 4
N 17300 49100 17600 49100 4
C 14300 46100 1 0 0 xor.sym
{
T 14500 46700 5 10 1 1 0 0 1
refdes=X
}
