@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT529 :"c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv":42:4:42:9|Found inferred clock top|clk which controls 23 sequential elements including R3_stable. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
