/*
 * AMD MIPI CSI-2 RX Subsystem PCIe Sink Device for QEMU
 * 
 * Version 1.7 - QEMU 10.0.2 & Linux 6.15.4 Compatibility Fix
 * ğŸš¨ CRITICAL FIXES: MSI-X compatibility and vector verification
 */

#include "qemu/osdep.h"
#include "qemu/units.h"
#include "qemu/timer.h"
#include "qemu/module.h"
#include "hw/pci/pci.h"
#include "hw/pci/pci_device.h"
#include "hw/pci/msi.h"
#include "hw/pci/msix.h"
#include "hw/qdev-properties.h"
#include "migration/vmstate.h"
#include "qom/object.h"

#define TYPE_AMD_CSI2_PCIE_SINK "csi2-pcie-sink"
OBJECT_DECLARE_SIMPLE_TYPE(AmdCsi2PcieSinkState, AMD_CSI2_PCIE_SINK)

/* Device Configuration */
#define AMD_CSI2_VENDOR_ID              0x1022  /* AMD */
#define AMD_CSI2_DEVICE_ID              0xC901  /* Custom CSI-2 device */
#define AMD_CSI2_REVISION               0x01
#define AMD_CSI2_CLASS_CODE             0x0480  /* Multimedia controller */

/* Memory regions - Fixed MSI-X layout */
#define AMD_CSI2_REG_BAR_SIZE           (8 * KiB)   /* 8KB register space */
#define AMD_CSI2_FRAMEBUF_BAR_SIZE      (64 * MiB)  /* 64MB frame buffer */
#define AMD_CSI2_MSIX_BAR_SIZE          (4 * KiB)   /* 4KB MSI-X space */

/* MSI-X Configuration - Fixed */
#define AMD_CSI2_MSIX_VECTORS           8
#define AMD_CSI2_MSIX_TABLE_SIZE        (AMD_CSI2_MSIX_VECTORS * 16)
#define AMD_CSI2_MSIX_PBA_SIZE          8
#define AMD_CSI2_MSIX_TABLE_OFFSET      0x0000
#define AMD_CSI2_MSIX_PBA_OFFSET        0x0800

/* MSI-X Vector assignments */
#define AMD_CSI2_MSIX_VEC_FRAME_READY   0  /* Primary vector for frame interrupts */

/* Virtual Camera Configuration */
#define AMD_CSI2_VIRT_CAM_WIDTH         1920
#define AMD_CSI2_VIRT_CAM_HEIGHT        1080
#define AMD_CSI2_VIRT_CAM_FPS           30
#define AMD_CSI2_VIRT_CAM_FRAME_SIZE    (AMD_CSI2_VIRT_CAM_WIDTH * AMD_CSI2_VIRT_CAM_HEIGHT * 2)

/* Frame timing (30fps = 33.33ms per frame) */
#define AMD_CSI2_FRAME_INTERVAL_NS      (1000000000ULL / AMD_CSI2_VIRT_CAM_FPS)

/* Register space layout */
typedef struct {
    /* CSI-2 RX Controller registers (0x0000-0x0FFF) */
    uint32_t core_config;           /* 0x00 */
    uint32_t protocol_config;       /* 0x04 */
    uint32_t core_status;           /* 0x10 */
    uint32_t global_int_enable;     /* 0x20 */
    uint32_t int_status;            /* 0x24 */
    uint32_t int_enable;            /* 0x28 */
    uint32_t dynamic_vc_sel;        /* 0x2C */
    uint32_t generic_short_packet;  /* 0x30 */
    uint32_t vcx_frame_error;       /* 0x34 */
    uint32_t clk_lane_info;         /* 0x3C */
    uint32_t lane_info[4];          /* 0x40-0x4C */
    uint32_t img_info1_vc[16];      /* 0x60-0x9C */
    uint32_t img_info2_vc[16];      /* 0x64-0xDC */
    
    /* D-PHY registers (0x1000-0x1FFF) */
    uint32_t dphy_control;          /* 0x1000 */
    uint32_t dphy_status;           /* 0x1004 */
    uint32_t dphy_hs_settle;        /* 0x1008 */
    uint32_t dphy_pll_ctrl;         /* 0x100C */
    uint32_t dphy_pll_status;       /* 0x1010 */
    uint32_t dphy_lane_config;      /* 0x1014 */
    uint32_t dphy_lane_status;      /* 0x1018 */
    
    /* Frame buffer control registers */
    uint32_t framebuf_write_ptr;    /* 0x1020 */
    uint32_t framebuf_read_ptr;     /* 0x1024 */
    uint32_t framebuf_size;         /* 0x1028 */
    uint32_t framebuf_control;      /* 0x102C */
} AmdCsi2Registers;

/* Virtual Camera State */
typedef struct {
    bool enabled;
    uint32_t width;
    uint32_t height;
    uint32_t fps;
    uint32_t frame_count;
    QEMUTimer *frame_timer;
    bool timer_active;
    uint64_t frame_start_time;
} VirtualCamera;

/* Main device state */
struct AmdCsi2PcieSinkState {
    PCIDevice parent_obj;
    
    /* Memory regions */
    MemoryRegion reg_bar;
    MemoryRegion framebuf_bar;
    MemoryRegion msix_bar;
    
    /* Register state */
    AmdCsi2Registers regs;
    
    /* Virtual camera */
    VirtualCamera vcam;
    
    /* Device state */
    bool initialized;
    bool msix_os_configured;
    uint64_t os_config_check_time;
    
    /* Statistics */
    uint64_t frames_received;
    uint64_t interrupts_sent;
    uint64_t msix_verify_count;
};

/* Forward declarations */
static void amd_csi2_update_interrupts(AmdCsi2PcieSinkState *s);
static void amd_csi2_virtual_camera_frame(void *opaque);
static bool amd_csi2_verify_msix_ready(AmdCsi2PcieSinkState *s);

/* ğŸ†• QEMU ë²„ì „ í˜¸í™˜ì„± í™•ì¸ */
static void amd_csi2_check_qemu_version(void)
{
    printf("AMD CSI2: ğŸ” QEMU Version Compatibility Check\n");
    
#ifdef QEMU_VERSION_MAJOR
    printf("AMD CSI2: ğŸ·ï¸  QEMU Version: %d.%d\n", 
           QEMU_VERSION_MAJOR, QEMU_VERSION_MINOR);
    
    if (QEMU_VERSION_MAJOR >= 10) {
        printf("AMD CSI2: âœ… QEMU 10.x compatibility mode enabled\n");
    }
#endif
    
    printf("AMD CSI2: ğŸ“Š MSI-X API: msix_notify function available\n");
}

/* ğŸ†• Enhanced MSI-X ë²¡í„° ê²€ì¦ í•¨ìˆ˜ */
static bool amd_csi2_verify_msix_ready(AmdCsi2PcieSinkState *s)
{
    PCIDevice *pci_dev = PCI_DEVICE(s);
    
    s->msix_verify_count++;
    
    if (!msix_enabled(pci_dev)) {
        if (s->msix_verify_count <= 5) {
            printf("AMD CSI2: â³ MSI-X not enabled by OS yet (check #%lu)\n", 
                   s->msix_verify_count);
        }
        return false;
    }
    
    /* MSI-X í…Œì´ë¸” ì¡´ì¬ í™•ì¸ */
    uint8_t *msix_table = pci_dev->msix_table;
    if (!msix_table) {
        printf("AMD CSI2: âŒ MSI-X table not mapped by OS\n");
        return false;
    }
    
    /* Vector 0 ì£¼ì†Œ ë° ì„¤ì • í™•ì¸ */
    uint32_t *entry = (uint32_t *)(msix_table + 0 * 16);
    uint32_t addr_low = entry[0];
    uint32_t addr_high = entry[1];
    uint32_t msg_data = entry[2];
    uint32_t vector_ctrl = entry[3];
    
    bool addr_valid = (addr_low != 0 || addr_high != 0);
    bool unmasked = !(vector_ctrl & 1);
    bool ready = addr_valid && unmasked;
    
    if (!s->msix_os_configured && ready) {
        /* ì²˜ìŒ OS ì„¤ì • ì™„ë£Œ ê°ì§€ */
        s->msix_os_configured = true;
        s->os_config_check_time = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
        
        printf("AMD CSI2: ğŸ‰ MSI-X OS Configuration Detected!\n");
        printf("AMD CSI2: ğŸ¯ Vector 0 Details:\n");
        printf("   Address: 0x%08x%08x %s\n", addr_high, addr_low, 
               addr_valid ? "âœ… VALID" : "âŒ INVALID");
        printf("   Data: 0x%08x\n", msg_data);
        printf("   Control: 0x%08x %s\n", vector_ctrl, 
               unmasked ? "âœ… UNMASKED" : "âŒ MASKED");
        printf("AMD CSI2: ğŸš€ Ready for interrupt delivery!\n");
    } else if (!ready && s->msix_verify_count % 100 == 0) {
        printf("AMD CSI2: â³ Waiting for OS MSI-X config (check #%lu)\n", 
               s->msix_verify_count);
        printf("   Address valid: %s, Unmasked: %s\n",
               addr_valid ? "YES" : "NO", unmasked ? "YES" : "NO");
    }
    
    return ready;
}

/* ğŸ”§ Enhanced MSI-X ì¸í„°ëŸ½íŠ¸ ì „ì†¡ */
static void amd_csi2_send_msi(AmdCsi2PcieSinkState *s, int vector)
{
    PCIDevice *pci_dev = PCI_DEVICE(s);
    
    if (!msix_enabled(pci_dev)) {
        if (s->interrupts_sent < 3) {
            printf("AMD CSI2: âŒ MSI-X not enabled, cannot send interrupt\n");
        }
        return;
    }
    
    if (vector < 0 || vector >= AMD_CSI2_MSIX_VECTORS) {
        printf("AMD CSI2: âŒ Invalid MSI-X vector: %d\n", vector);
        return;
    }
    
    /* ğŸ†• ë²¡í„° ë§ˆìŠ¤í¬ ìƒíƒœ í™•ì¸ */
    if (msix_is_masked(pci_dev, vector)) {
        if (s->interrupts_sent < 3) {
            printf("AMD CSI2: âš ï¸  Vector %d is MASKED - interrupt blocked\n", vector);
        }
        return;
    }
    
    /* ğŸ†• MSI-X í…Œì´ë¸” ì—”íŠ¸ë¦¬ ìƒì„¸ ê²€ì¦ */
    uint8_t *msix_table = pci_dev->msix_table;
    if (msix_table) {
        uint32_t *entry = (uint32_t *)(msix_table + vector * 16);
        uint32_t addr_low = entry[0];
        uint32_t addr_high = entry[1];
        uint32_t msg_data = entry[2];
        uint32_t vector_ctrl = entry[3];
        
        if ((addr_low == 0 && addr_high == 0) || (vector_ctrl & 1)) {
            if (s->interrupts_sent < 3) {
                printf("AMD CSI2: âŒ Vector %d not ready: addr=0x%08x%08x, ctrl=0x%08x\n",
                       vector, addr_high, addr_low, vector_ctrl);
            }
            return;
        }
        
        /* ì²« ëª‡ ê°œ ì¸í„°ëŸ½íŠ¸ëŠ” ìƒì„¸ ë¡œê·¸ */
        if (s->interrupts_sent < 5) {
            printf("AMD CSI2: ğŸ¯ Sending MSI-X Vector %d:\n", vector);
            printf("   Target Address: 0x%08x%08x\n", addr_high, addr_low);
            printf("   Message Data: 0x%08x\n", msg_data);
            printf("   Vector Control: 0x%08x\n", vector_ctrl);
        }
    }
    
    /* MSI-X ì¸í„°ëŸ½íŠ¸ ì „ì†¡ */
    msix_notify(pci_dev, vector);
    s->interrupts_sent++;
    
    /* ë¡œê¹… */
    if (s->interrupts_sent <= 5) {
        printf("AMD CSI2: ğŸ”” MSI-X interrupt #%lu sent (vector %d)\n", 
               s->interrupts_sent, vector);
    } else if (s->interrupts_sent % 100 == 0) {
        printf("AMD CSI2: ğŸ¬ Virtual vsync #%u (MSI-X interrupts: %lu)\n", 
               s->vcam.frame_count, s->interrupts_sent);
    }
    
    if (s->interrupts_sent == 1) {
        printf("AMD CSI2: ğŸ‰ First MSI-X interrupt sent successfully!\n");
    }
}

/* ğŸ”§ Improved ì¸í„°ëŸ½íŠ¸ ì—…ë°ì´íŠ¸ */
static void amd_csi2_update_interrupts(AmdCsi2PcieSinkState *s)
{
    PCIDevice *pci_dev = PCI_DEVICE(s);
    
    if (!msix_enabled(pci_dev)) {
        return;
    }
    
    if (!(s->regs.global_int_enable & 0x1)) {
        return;
    }
    
    /* ğŸ†• OS ì„¤ì • í™•ì¸ í›„ì—ë§Œ ì¸í„°ëŸ½íŠ¸ ì „ì†¡ */
    if (!s->msix_os_configured) {
        if (!amd_csi2_verify_msix_ready(s)) {
            return;
        }
    }
    
    /* í™œì„±í™”ëœ ì¸í„°ëŸ½íŠ¸ê°€ ìˆìœ¼ë©´ ì „ì†¡ */
    if (s->regs.int_status & s->regs.int_enable) {
        amd_csi2_send_msi(s, AMD_CSI2_MSIX_VEC_FRAME_READY);
    }
}

/* ğŸ”§ Enhanced ê°€ìƒ ì†ŒìŠ¤ ê´€ë¦¬ */
static void amd_csi2_check_virtual_source_start(AmdCsi2PcieSinkState *s)
{
    bool should_start = (s->regs.global_int_enable & 0x1) && 
                       (s->regs.int_enable & (1U << 31));
    
    if (should_start && !s->vcam.timer_active) {
        printf("AMD CSI2: âœ… Starting Virtual Source (all conditions met)\n");
        printf("AMD CSI2: ğŸ“Š Conditions: core=1, dphy=1, global_int=1, frame_int=1\n");
        printf("AMD CSI2: ğŸ“¹ Virtual vsync: %ux%u@%ufps via MSI-X vector %d\n",
               s->vcam.width, s->vcam.height, s->vcam.fps, 
               AMD_CSI2_MSIX_VEC_FRAME_READY);
        
        s->vcam.timer_active = true;
        s->vcam.frame_start_time = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
        
        printf("AMD CSI2: ğŸ¯ Virtual vsync starting - waiting for OS MSI-X config\n");
        printf("AMD CSI2: ğŸ¬ Parameters: %ux%u@%ufps, %u bytes/frame\n",
               s->vcam.width, s->vcam.height, s->vcam.fps, AMD_CSI2_VIRT_CAM_FRAME_SIZE);
        
        /* ì¡°ê¸ˆ ë” ê¸´ ëŒ€ê¸° ì‹œê°„ìœ¼ë¡œ ì‹œì‘ */
        timer_mod(s->vcam.frame_timer, 
                 qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + (AMD_CSI2_FRAME_INTERVAL_NS / 5));
                 
    } else if (!should_start && s->vcam.timer_active) {
        printf("AMD CSI2: â¹ï¸  Stopping Virtual Source\n");
        timer_del(s->vcam.frame_timer);
        s->vcam.timer_active = false;
    }
}

/* ğŸ”§ Enhanced Virtual Camera frame generation */
static void amd_csi2_virtual_camera_frame(void *opaque)
{
    AmdCsi2PcieSinkState *s = AMD_CSI2_PCIE_SINK(opaque);
    
    /* ê°€ìƒ ì¹´ë©”ë¼ í™œì„± ìƒíƒœ í™•ì¸ */
    if (!s->vcam.enabled || !s->vcam.timer_active) {
        s->vcam.timer_active = false;
        return;
    }

    /* ğŸ†• MSI-X ì¤€ë¹„ ìƒíƒœ í™•ì¸ */
    if (!amd_csi2_verify_msix_ready(s)) {
        if (s->vcam.frame_count == 0) {
            printf("AMD CSI2: â³ Frame generation paused - waiting for OS MSI-X setup\n");
        }
        goto schedule_next;
    }

    /* í”„ë ˆì„ ì¹´ìš´íŠ¸ ë° í†µê³„ ì—…ë°ì´íŠ¸ */
    s->vcam.frame_count++;
    s->frames_received++;
    
    /* ë ˆì§€ìŠ¤í„° ì—…ë°ì´íŠ¸ */
    uint32_t packet_count = (s->regs.core_status >> 16) + 1;
    s->regs.core_status = (s->regs.core_status & 0xFFFF) | (packet_count << 16);
    
    /* ğŸ”§ ì¸í„°ëŸ½íŠ¸ ìƒíƒœ ì„¤ì • */
    s->regs.int_status |= (1U << 31); /* Frame Received bit */
    
    /* ì¸í„°ëŸ½íŠ¸ ì „ì†¡ (ì¡°ê±´ ë§Œì¡± ì‹œ) */
    if ((s->regs.global_int_enable & 0x1) && (s->regs.int_enable & (1U << 31))) {
        amd_csi2_send_msi(s, AMD_CSI2_MSIX_VEC_FRAME_READY);
        
        /* ì²« ë²ˆì§¸ í”„ë ˆì„ íŠ¹ë³„ ì²˜ë¦¬ */
        if (s->vcam.frame_count == 1) {
            printf("AMD CSI2: ğŸ¯ First virtual vsync interrupt sent!\n");
        }
    }
    
schedule_next:
    /* ë‹¤ìŒ í”„ë ˆì„ ìŠ¤ì¼€ì¤„ë§ (ì •í™•í•œ íƒ€ì´ë°) */
    if (s->vcam.timer_active) {
        uint64_t next_frame_time = s->vcam.frame_start_time + 
                                  (s->vcam.frame_count * AMD_CSI2_FRAME_INTERVAL_NS);
        timer_mod(s->vcam.frame_timer, next_frame_time);
    }
}

/* Register read handlers */
static uint64_t amd_csi2_reg_read(void *opaque, hwaddr addr, unsigned size)
{
    AmdCsi2PcieSinkState *s = AMD_CSI2_PCIE_SINK(opaque);
    uint32_t val = 0;
    
    if (addr < 0x1000) {
        /* CSI-2 RX Controller registers */
        switch (addr) {
        case 0x00: /* Core Configuration Register */
            val = s->regs.core_config;
            break;
        case 0x04: /* Protocol Configuration Register */
            val = s->regs.protocol_config;
            break;
        case 0x10: /* Core Status Register */
            val = s->regs.core_status;
            break;
        case 0x20: /* Global Interrupt Enable Register */
            val = s->regs.global_int_enable;
            break;
        case 0x24: /* Interrupt Status Register */
            val = s->regs.int_status;
            break;
        case 0x28: /* Interrupt Enable Register */
            val = s->regs.int_enable;
            break;
        case 0x2C: /* Dynamic VC Selection Register */
            val = s->regs.dynamic_vc_sel;
            break;
        case 0x30: /* Generic Short Packet Register */
            val = s->regs.generic_short_packet;
            break;
        case 0x34: /* VCX Frame Error Register */
            val = s->regs.vcx_frame_error;
            break;
        case 0x3C: /* Clock Lane Information Register */
            val = s->regs.clk_lane_info;
            break;
        default:
            if (addr >= 0x40 && addr <= 0x4C) {
                /* Lane 0-3 Information Registers */
                int lane = (addr - 0x40) / 4;
                val = s->regs.lane_info[lane];
            } else if (addr >= 0x60 && addr <= 0xDC) {
                /* Image Information registers */
                int idx = (addr - 0x60) / 4;
                if (idx < 32) {
                    if (idx & 1) {
                        val = s->regs.img_info2_vc[idx / 2];
                    } else {
                        val = s->regs.img_info1_vc[idx / 2];
                    }
                }
            }
            break;
        }
    } else {
        /* D-PHY registers (0x1000 offset) */
        hwaddr dphy_addr = addr - 0x1000;
        switch (dphy_addr) {
        case 0x00: /* D-PHY Control */
            val = s->regs.dphy_control;
            break;
        case 0x04: /* D-PHY Status */
            val = s->regs.dphy_status;
            break;
        case 0x08: /* D-PHY HS Settle */
            val = s->regs.dphy_hs_settle;
            break;
        case 0x0C: /* D-PHY PLL Control */
            val = s->regs.dphy_pll_ctrl;
            break;
        case 0x10: /* D-PHY PLL Status */
            val = s->regs.dphy_pll_status;
            break;
        case 0x14: /* D-PHY Lane Config */
            val = s->regs.dphy_lane_config;
            break;
        case 0x18: /* D-PHY Lane Status */
            val = s->regs.dphy_lane_status;
            break;
        case 0x20: /* Frame Buffer Write Pointer */
            val = s->regs.framebuf_write_ptr;
            break;
        case 0x24: /* Frame Buffer Read Pointer */
            val = s->regs.framebuf_read_ptr;
            break;
        case 0x28: /* Frame Buffer Size */
            val = s->regs.framebuf_size;
            break;
        case 0x2C: /* Frame Buffer Control */
            val = s->regs.framebuf_control;
            break;
        default:
            break;
        }
    }
    
    return val;
}

/* ğŸ”§ Enhanced register write handlers */
static void amd_csi2_reg_write(void *opaque, hwaddr addr, uint64_t val, unsigned size)
{
    AmdCsi2PcieSinkState *s = AMD_CSI2_PCIE_SINK(opaque);
    
    if (addr < 0x1000) {
        /* CSI-2 RX Controller registers */
        switch (addr) {
        case 0x00: /* Core Configuration Register */
            s->regs.core_config = val;
            
            if (val & 0x1) {
                s->initialized = true;
                s->regs.core_status &= ~0x1; /* Clear reset in progress */
                printf("AMD CSI2: ğŸ”§ Core enabled\n");
            }
            
            if (val & 0x2) {
                /* Soft reset */
                s->regs.int_status = 0;
                s->regs.core_status |= 0x1;
                s->vcam.frame_count = 0;
                s->regs.core_config &= ~0x2;
                printf("AMD CSI2: ğŸ”„ Soft reset performed\n");
            }
            break;
            
        case 0x04: /* Protocol Configuration Register */
            s->regs.protocol_config = val;
            printf("AMD CSI2: ğŸ›¤ï¸  Protocol config: 0x%x\n", (uint32_t)val);
            break;
            
        case 0x20: /* Global Interrupt Enable Register */
            s->regs.global_int_enable = val;
            printf("AMD CSI2: âš¡ Global interrupt enable: 0x%x (virtual vsync will %s)\n", 
                   (uint32_t)val, (val & 0x1) ? "start" : "stop");
            
            /* ê°€ìƒ ì†ŒìŠ¤ ìƒíƒœ í™•ì¸ */
            amd_csi2_check_virtual_source_start(s);
            break;
            
        case 0x24: /* Interrupt Status Register */
            /* ğŸ”§ Enhanced Write-1-to-clear with better timing */
            {
                uint32_t old_status = s->regs.int_status;
                uint32_t cleared_bits = val & old_status;
                s->regs.int_status &= ~cleared_bits;
                
                if (cleared_bits != 0) {
                    printf("AMD CSI2: ğŸ§¹ ISR cleared: 0x%08x -> 0x%08x (cleared: 0x%08x)\n", 
                           old_status, s->regs.int_status, cleared_bits);
                }
                
                /* ğŸ†• í´ë¦¬ì–´ í›„ ì ì‹œ ëŒ€ê¸° - ìƒˆ ì¸í„°ëŸ½íŠ¸ ì¦‰ì‹œ ìƒì„±í•˜ì§€ ì•ŠìŒ */
                /* amd_csi2_update_interrupts(s) í˜¸ì¶œí•˜ì§€ ì•ŠìŒ - íƒ€ì´ë¨¸ì—ì„œ ì²˜ë¦¬ */
            }
            break;
            
        case 0x28: /* Interrupt Enable Register */
            s->regs.int_enable = val;
            printf("AMD CSI2: ğŸ“¡ Interrupt enable: 0x%x\n", (uint32_t)val);
            
            /* í”„ë ˆì„ ì¸í„°ëŸ½íŠ¸ í™œì„±í™” í™•ì¸ */
            if (val & (1U << 31)) {
                printf("AMD CSI2: ğŸ¬ Frame received interrupt enabled - virtual vsync ready\n");
            }
            amd_csi2_check_virtual_source_start(s);
            break;
            
        case 0x2C: /* Dynamic VC Selection Register */
            s->regs.dynamic_vc_sel = val;
            break;
            
        /* ğŸ”§ Test register handling for driver communication */
        default:
            if (addr >= 0x50 && addr <= 0x5C) {
                printf("AMD CSI2: ğŸ§ª Test register write: 0x%lx = 0x%lx\n", addr, val);
                
                /* íŠ¹ë³„í•œ í…ŒìŠ¤íŠ¸ íŒ¨í„´ ê°ì§€ */
                if (val == 0x12345678 || val == 0xDEADBEEF) {
                    printf("AMD CSI2: ğŸš€ Test pattern detected - triggering immediate interrupt!\n");
                    s->regs.int_status |= (1U << 31);
                    amd_csi2_update_interrupts(s);
                }
            }
            break;
        }
    } else {
        /* D-PHY registers */
        hwaddr dphy_addr = addr - 0x1000;
        switch (dphy_addr) {
        case 0x00: /* D-PHY Control */
            s->regs.dphy_control = val;
            
            if (val & 0x1) {
                s->regs.dphy_status |= 0x3; /* Ready + Init Done */
                s->regs.dphy_pll_status |= 0x3; /* Locked + Ready */
                printf("AMD CSI2: ğŸ“¶ D-PHY enabled\n");
            } else {
                s->regs.dphy_status &= ~0x3;
                s->regs.dphy_pll_status &= ~0x3;
                printf("AMD CSI2: ğŸ“¶ D-PHY disabled\n");
            }
            break;
            
        case 0x08: /* D-PHY HS Settle */
            s->regs.dphy_hs_settle = val;
            break;
            
        case 0x0C: /* D-PHY PLL Control */
            s->regs.dphy_pll_ctrl = val;
            if (val & 0x1) {
                s->regs.dphy_pll_status |= 0x3;
                printf("AMD CSI2: ğŸ”§ D-PHY PLL enabled\n");
            } else {
                s->regs.dphy_pll_status &= ~0x3;
                printf("AMD CSI2: ğŸ”§ D-PHY PLL disabled\n");
            }
            break;
            
        case 0x14: /* D-PHY Lane Config */
            s->regs.dphy_lane_config = val;
            s->regs.dphy_lane_status = val & 0xF;
            break;
            
        case 0x24: /* Frame Buffer Read Pointer */
            s->regs.framebuf_read_ptr = val;
            break;
            
        case 0x2C: /* Frame Buffer Control */
            s->regs.framebuf_control = val;
            if (val & 0x1) {
                printf("AMD CSI2: ğŸ’¾ Frame buffer enabled\n");
            }
            break;
        }
    }
}

static const MemoryRegionOps amd_csi2_reg_ops = {
    .read = amd_csi2_reg_read,
    .write = amd_csi2_reg_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .valid = {
        .min_access_size = 4,
        .max_access_size = 4,
    },
};

/* ğŸ”§ Enhanced device initialization with QEMU 10.x compatibility */
static void amd_csi2_pcie_sink_realize(PCIDevice *pci_dev, Error **errp)
{
    AmdCsi2PcieSinkState *s = AMD_CSI2_PCIE_SINK(pci_dev);
    uint8_t *pci_conf = pci_dev->config;
    int ret;
    
    printf("AMD CSI2: ğŸš€ Initializing PCIe sink device (Version 1.7 - QEMU 10.x Compat)\n");
    
    /* ğŸ†• QEMU ë²„ì „ í˜¸í™˜ì„± í™•ì¸ */
    amd_csi2_check_qemu_version();
    
    /* Enhanced PCI configuration */
    pci_config_set_vendor_id(pci_conf, AMD_CSI2_VENDOR_ID);
    pci_config_set_device_id(pci_conf, AMD_CSI2_DEVICE_ID);
    pci_config_set_revision(pci_conf, AMD_CSI2_REVISION);
    pci_config_set_class(pci_conf, AMD_CSI2_CLASS_CODE);
    
    /* ğŸ†• Complete PCI Command register setup (16-bit register) */
    pci_set_word(pci_conf + PCI_COMMAND, 
                 PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER | PCI_COMMAND_INTX_DISABLE);
    
    /* ğŸ†• Enhanced Status register */
    pci_set_word(pci_conf + PCI_STATUS, 
                 PCI_STATUS_CAP_LIST | PCI_STATUS_FAST_BACK | PCI_STATUS_DEVSEL_MEDIUM);
    
    /* ğŸ†• Additional PCI configuration */
    pci_conf[PCI_LATENCY_TIMER] = 0x00;
    pci_conf[PCI_CACHE_LINE_SIZE] = 0x10;
    pci_conf[PCI_INTERRUPT_PIN] = 1;  /* INTA# */
    
    printf("AMD CSI2: ğŸ”§ Enhanced PCI Configuration:\n");
    printf("   Command: 0x%04x (Memory + Master + DisINTx)\n", 
           pci_get_word(pci_conf + PCI_COMMAND));
    printf("   Status: 0x%04x\n", pci_get_word(pci_conf + PCI_STATUS));
    
    /* Initialize memory regions */
    memory_region_init_io(&s->reg_bar, OBJECT(s), &amd_csi2_reg_ops, s,
                          "amd-csi2-regs", AMD_CSI2_REG_BAR_SIZE);
    
    memory_region_init_ram(&s->framebuf_bar, OBJECT(s), "amd-csi2-framebuf",
                          AMD_CSI2_FRAMEBUF_BAR_SIZE, errp);
    if (*errp) {
        return;
    }
    
    memory_region_init(&s->msix_bar, OBJECT(s), "amd-csi2-msix", 
                       AMD_CSI2_MSIX_BAR_SIZE);
    
    /* Register BARs */
    pci_register_bar(pci_dev, 0, PCI_BASE_ADDRESS_SPACE_MEMORY | PCI_BASE_ADDRESS_MEM_TYPE_32, &s->reg_bar);
    pci_register_bar(pci_dev, 1, PCI_BASE_ADDRESS_SPACE_MEMORY | PCI_BASE_ADDRESS_MEM_TYPE_32, &s->framebuf_bar);
    pci_register_bar(pci_dev, 2, PCI_BASE_ADDRESS_SPACE_MEMORY | PCI_BASE_ADDRESS_MEM_TYPE_32, &s->msix_bar);
    
    printf("AMD CSI2: ğŸ“ BARs registered successfully\n");
    
    /* ğŸ”§ Enhanced MSI-X initialization for QEMU 10.x */
    ret = msix_init(pci_dev, AMD_CSI2_MSIX_VECTORS,
                    &s->msix_bar, 2, AMD_CSI2_MSIX_TABLE_OFFSET,
                    &s->msix_bar, 2, AMD_CSI2_MSIX_PBA_OFFSET, 
                    0x60, errp);
    if (ret < 0) {
        printf("AMD CSI2: âŒ Failed to initialize MSI-X: %d\n", ret);
        error_setg(errp, "MSI-X initialization failed: %d", ret);
        return;
    }
    
    printf("AMD CSI2: âœ… MSI-X initialized with %d vectors (QEMU 10.x compatible)\n", 
           AMD_CSI2_MSIX_VECTORS);
    printf("AMD CSI2: ğŸ“‹ MSI-X will be configured by OS - waiting for activation\n");
    
    /* Initialize virtual camera */
    s->vcam.enabled = true;
    s->vcam.width = AMD_CSI2_VIRT_CAM_WIDTH;
    s->vcam.height = AMD_CSI2_VIRT_CAM_HEIGHT;
    s->vcam.fps = AMD_CSI2_VIRT_CAM_FPS;
    s->vcam.frame_count = 0;
    s->vcam.timer_active = false;
    s->vcam.frame_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, 
                                      amd_csi2_virtual_camera_frame, s);
    
    /* Initialize registers with proper default values */
    s->regs.core_config = 0x1;  /* Core enabled by default */
    s->regs.protocol_config = 0x3; /* 4 lanes */
    s->regs.dynamic_vc_sel = 0xFFFF;
    s->regs.dphy_control = 0x1;  /* D-PHY enabled by default */
    s->regs.dphy_status = 0x3;   /* Ready + Init Done */
    s->regs.dphy_pll_status = 0x3; /* Locked + Ready */
    s->regs.dphy_hs_settle = 0x20;
    s->regs.framebuf_size = AMD_CSI2_FRAMEBUF_BAR_SIZE;
    
    /* Initialize enhanced device state */
    s->initialized = true;
    s->msix_os_configured = false;
    s->os_config_check_time = 0;
    s->frames_received = 0;
    s->interrupts_sent = 0;
    s->msix_verify_count = 0;
    
    printf("AMD CSI2: âœ… PCIe sink device initialized successfully\n");
    printf("AMD CSI2: ğŸ“¹ Virtual camera ready: %ux%u@%ufps\n",
           s->vcam.width, s->vcam.height, s->vcam.fps);
    printf("AMD CSI2: ğŸ® Enhanced MSI-X mode - will start when OS configures vectors\n");
}

static void amd_csi2_pcie_sink_exit(PCIDevice *pci_dev)
{
    AmdCsi2PcieSinkState *s = AMD_CSI2_PCIE_SINK(pci_dev);
    
    printf("AMD CSI2: ğŸ§¹ Cleaning up PCIe sink device\n");
    
    /* Stop virtual camera */
    if (s->vcam.frame_timer) {
        timer_del(s->vcam.frame_timer);
        timer_free(s->vcam.frame_timer);
        s->vcam.timer_active = false;
    }
    
    /* Enhanced final statistics */
    if (s->frames_received > 0) {
        printf("AMD CSI2: ğŸ“Š Final Statistics:\n");
        printf("   Frames generated: %lu\n", s->frames_received);
        printf("   MSI-X interrupts sent: %lu\n", s->interrupts_sent);
        printf("   MSI-X verifications: %lu\n", s->msix_verify_count);
        printf("   OS configured MSI-X: %s\n", s->msix_os_configured ? "YES" : "NO");
    }
    
    /* Cleanup MSI-X */
    msix_uninit(pci_dev, &s->msix_bar, &s->msix_bar);
    
    printf("AMD CSI2: âœ… Cleanup completed successfully\n");
}

static void amd_csi2_pcie_sink_instance_init(Object *obj)
{
    AmdCsi2PcieSinkState *s = AMD_CSI2_PCIE_SINK(obj);
    
    /* Initialize state */
    memset(&s->regs, 0, sizeof(s->regs));
    s->frames_received = 0;
    s->interrupts_sent = 0;
    s->msix_verify_count = 0;
    s->initialized = false;
    s->msix_os_configured = false;
    s->os_config_check_time = 0;
}

/* VMState for migration */
static const VMStateDescription vmstate_amd_csi2_pcie_sink = {
    .name = "amd-csi2-pcie-sink",
    .version_id = 2,  /* ë²„ì „ ì¦ê°€ */
    .minimum_version_id = 1,
    .fields = (VMStateField[]) {
        VMSTATE_PCI_DEVICE(parent_obj, AmdCsi2PcieSinkState),
        VMSTATE_UINT32(regs.core_config, AmdCsi2PcieSinkState),
        VMSTATE_UINT32(regs.protocol_config, AmdCsi2PcieSinkState),
        VMSTATE_UINT32(regs.int_status, AmdCsi2PcieSinkState),
        VMSTATE_UINT32(regs.int_enable, AmdCsi2PcieSinkState),
        VMSTATE_BOOL(initialized, AmdCsi2PcieSinkState),
        VMSTATE_BOOL(msix_os_configured, AmdCsi2PcieSinkState),
        VMSTATE_UINT32(vcam.frame_count, AmdCsi2PcieSinkState),
        VMSTATE_UINT64(interrupts_sent, AmdCsi2PcieSinkState),
        VMSTATE_END_OF_LIST()
    }
};

/* Class definition */
static void amd_csi2_pcie_sink_class_init(ObjectClass *klass, const void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);
    PCIDeviceClass *pc = PCI_DEVICE_CLASS(klass);
    
    pc->realize = amd_csi2_pcie_sink_realize;
    pc->exit = amd_csi2_pcie_sink_exit;
    pc->vendor_id = AMD_CSI2_VENDOR_ID;
    pc->device_id = AMD_CSI2_DEVICE_ID;
    pc->revision = AMD_CSI2_REVISION;
    pc->class_id = AMD_CSI2_CLASS_CODE;
    
    dc->user_creatable = true;
    dc->vmsd = &vmstate_amd_csi2_pcie_sink;
    set_bit(DEVICE_CATEGORY_MISC, dc->categories);
    dc->desc = "AMD MIPI CSI-2 RX PCIe Sink Device with QEMU 10.x Compatibility";
}

static const TypeInfo amd_csi2_pcie_sink_info = {
    .name = TYPE_AMD_CSI2_PCIE_SINK,
    .parent = TYPE_PCI_DEVICE,
    .instance_size = sizeof(AmdCsi2PcieSinkState),
    .instance_init = amd_csi2_pcie_sink_instance_init,
    .class_init = amd_csi2_pcie_sink_class_init,
    .interfaces = (InterfaceInfo[]) {
        { INTERFACE_CONVENTIONAL_PCI_DEVICE },
        { },
    },
};

/* Module registration */
static void amd_csi2_pcie_sink_register_types(void)
{
    type_register_static(&amd_csi2_pcie_sink_info);
}

type_init(amd_csi2_pcie_sink_register_types)
