

================================================================
== Vitis HLS Report for 'Mat2Axi'
================================================================
* Date:           Mon Jul 15 19:05:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline |
    |   min   |   max   |    min   |    max    | min |  max |   Type   |
    +---------+---------+----------+-----------+-----+------+----------+
    |       15|     4110|  0.150 us|  41.100 us|   13|  4108|  dataflow|
    +---------+---------+----------+-----------+-----+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+------+----------+
        |                               |                            |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline |
        |            Instance           |           Module           |   min   |   max   |    min    |    max    | min |  max |   Type   |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+------+----------+
        |addrbound_U0                   |addrbound                   |        2|        2|  20.000 ns|  20.000 ns|    2|     2|        no|
        |Mat2AxiStream_U0               |Mat2AxiStream               |        9|     4104|  90.000 ns|  41.040 us|    9|  4104|  dataflow|
        |entry_proc12_U0                |entry_proc12                |        0|        0|       0 ns|       0 ns|    0|     0|        no|
        |Mat2Axi_Block_entry24_proc_U0  |Mat2Axi_Block_entry24_proc  |        0|        0|       0 ns|       0 ns|    0|     0|        no|
        |AxiStream2Axi_U0               |AxiStream2Axi               |       12|     4107|   0.120 us|  41.070 us|   12|  4107|        no|
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        -|    -|     396|    272|    -|
|Instance         |        -|    2|     771|   1378|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    1170|   1693|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |AxiStream2Axi_U0               |AxiStream2Axi               |        0|   0|  101|  334|    0|
    |Mat2AxiStream_U0               |Mat2AxiStream               |        0|   1|  636|  964|    0|
    |Mat2Axi_Block_entry24_proc_U0  |Mat2Axi_Block_entry24_proc  |        0|   0|   15|   20|    0|
    |addrbound_U0                   |addrbound                   |        0|   1|   17|   40|    0|
    |entry_proc12_U0                |entry_proc12                |        0|   0|    2|   20|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   2|  771| 1378|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+----+----+-----+------+-----+---------+
    |axibound_U   |        0|  99|   0|    -|     2|   13|       26|
    |dout_c_U     |        0|  99|   0|    -|     4|   64|      256|
    |ldata_U      |        0|  99|   0|    -|     2|    8|       16|
    |p_channel_U  |        0|  99|   0|    -|     2|   13|       26|
    +-------------+---------+----+----+-----+------+-----+---------+
    |Total        |        0| 396|   0|    0|    10|   98|      324|
    +-------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Mat2AxiStream_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |addrbound_U0_ap_start              |       and|   0|  0|   2|           1|           1|
    |ap_idle                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                      |       and|   0|  0|   2|           1|           1|
    |entry_proc12_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |ap_sync_Mat2AxiStream_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_addrbound_U0_ap_ready      |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc12_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  16|           8|           8|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Mat2AxiStream_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_addrbound_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc12_U0_ap_ready   |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  27|          6|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Mat2AxiStream_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_addrbound_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc12_U0_ap_ready   |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |  3|   0|    3|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|p_dstgy_data_dout     |   in|    8|     ap_fifo|  p_dstgy_data|       pointer|
|p_dstgy_data_empty_n  |   in|    1|     ap_fifo|  p_dstgy_data|       pointer|
|p_dstgy_data_read     |  out|    1|     ap_fifo|  p_dstgy_data|       pointer|
|m_axi_gmem3_AWVALID   |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY   |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR    |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN     |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST   |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION  |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA     |  out|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID   |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY   |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR    |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN     |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST   |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION  |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA     |   in|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RFIFONUM  |   in|   11|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP     |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP     |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER     |   in|    1|       m_axi|         gmem3|       pointer|
|dout                  |   in|   64|     ap_none|          dout|        scalar|
|dout_ap_vld           |   in|    1|     ap_none|          dout|        scalar|
|rows                  |   in|   16|     ap_none|          rows|        scalar|
|rows_ap_vld           |   in|    1|     ap_none|          rows|        scalar|
|cols                  |   in|   32|     ap_none|          cols|        scalar|
|cols_ap_vld           |   in|    1|     ap_none|          cols|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.67>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 5 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rows_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rows"   --->   Operation 6 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = trunc i32 %cols_read"   --->   Operation 7 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_126 = trunc i16 %rows_read"   --->   Operation 8 'trunc' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_channel = alloca i64 1"   --->   Operation 9 'alloca' 'p_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%dout_c = alloca i64 1"   --->   Operation 10 'alloca' 'dout_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ldata = alloca i64 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1420]   --->   Operation 11 'alloca' 'ldata' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 12 [2/2] (6.67ns)   --->   "%call_ln1421 = call void @addrbound, i13 %p_channel, i13 %empty_126, i13 %empty" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421]   --->   Operation 12 'call' 'call_ln1421' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln1423 = call void @Mat2AxiStream, i8 %p_dstgy_data, i8 %ldata, i16 %rows_read, i32 %cols_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1423]   --->   Operation 13 'call' 'call_ln1423' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.67>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%dout_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dout"   --->   Operation 14 'read' 'dout_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (3.63ns)   --->   "%call_ln0 = call void @entry_proc12, i64 %dout_read, i64 %dout_c"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/2] (6.67ns)   --->   "%call_ln1421 = call void @addrbound, i13 %p_channel, i13 %empty_126, i13 %empty" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421]   --->   Operation 16 'call' 'call_ln1421' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln1423 = call void @Mat2AxiStream, i8 %p_dstgy_data, i8 %ldata, i16 %rows_read, i32 %cols_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1423]   --->   Operation 17 'call' 'call_ln1423' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 18 [1/1] (3.63ns)   --->   "%axibound = call i13 @Mat2Axi_Block_entry24_proc, i13 %p_channel"   --->   Operation 18 'call' 'axibound' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_3 : Operation 19 [2/2] (3.63ns)   --->   "%call_ln1425 = call void @AxiStream2Axi, i8 %ldata, i8 %gmem3, i64 %dout_c, i13 %axibound" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1425]   --->   Operation 19 'call' 'call_ln1425' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%empty_127 = specchannel i32 @_ssdm_op_SpecChannel, void @dout_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %dout_c, i64 %dout_c"   --->   Operation 20 'specchannel' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dout_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_19"   --->   Operation 22 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem3, void @empty_25, i32 0, i32 0, void @empty_19, i32 0, i32 4096, void @empty_2, void @empty_27, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_dstgy_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%empty_128 = specchannel i32 @_ssdm_op_SpecChannel, void @ldata_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %ldata, i8 %ldata"   --->   Operation 25 'specchannel' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln1425 = call void @AxiStream2Axi, i8 %ldata, i8 %gmem3, i64 %dout_c, i13 %axibound" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1425]   --->   Operation 27 'call' 'call_ln1425' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln1433 = ret" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1433]   --->   Operation 28 'ret' 'ret_ln1433' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_dstgy_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                (read                ) [ 00100]
rows_read                (read                ) [ 00100]
empty                    (trunc               ) [ 00100]
empty_126                (trunc               ) [ 00100]
p_channel                (alloca              ) [ 01110]
dout_c                   (alloca              ) [ 00111]
ldata                    (alloca              ) [ 01111]
dout_read                (read                ) [ 00000]
call_ln0                 (call                ) [ 00000]
call_ln1421              (call                ) [ 00000]
call_ln1423              (call                ) [ 00000]
axibound                 (call                ) [ 00001]
empty_127                (specchannel         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
empty_128                (specchannel         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
call_ln1425              (call                ) [ 00000]
ret_ln1433               (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_dstgy_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dstgy_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addrbound"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AxiStream"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Axi_Block_entry24_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AxiStream2Axi"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_c_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="p_channel_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_channel/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="dout_c_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dout_c/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ldata_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ldata/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="cols_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="rows_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="dout_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dout_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_addrbound_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="13" slack="0"/>
<pin id="99" dir="0" index="2" bw="13" slack="0"/>
<pin id="100" dir="0" index="3" bw="13" slack="0"/>
<pin id="101" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1421/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_Mat2AxiStream_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="0" index="3" bw="16" slack="0"/>
<pin id="108" dir="0" index="4" bw="32" slack="0"/>
<pin id="109" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1423/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="call_ln0_entry_proc12_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="64" slack="1"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="axibound_Mat2Axi_Block_entry24_proc_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="13" slack="0"/>
<pin id="123" dir="0" index="1" bw="13" slack="2"/>
<pin id="124" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="axibound/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_AxiStream2Axi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="2"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="0" index="3" bw="64" slack="2"/>
<pin id="131" dir="0" index="4" bw="13" slack="0"/>
<pin id="132" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1425/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="empty_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="empty_126_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_126/1 "/>
</bind>
</comp>

<comp id="146" class="1005" name="cols_read_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="151" class="1005" name="rows_read_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="1"/>
<pin id="153" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="156" class="1005" name="empty_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="13" slack="1"/>
<pin id="158" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="161" class="1005" name="empty_126_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="13" slack="1"/>
<pin id="163" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty_126 "/>
</bind>
</comp>

<comp id="166" class="1005" name="p_channel_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="13" slack="0"/>
<pin id="168" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="p_channel "/>
</bind>
</comp>

<comp id="172" class="1005" name="dout_c_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dout_c "/>
</bind>
</comp>

<comp id="178" class="1005" name="ldata_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ldata "/>
</bind>
</comp>

<comp id="184" class="1005" name="axibound_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="13" slack="1"/>
<pin id="186" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="axibound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="84" pin="2"/><net_sink comp="103" pin=3"/></net>

<net id="113"><net_src comp="78" pin="2"/><net_sink comp="103" pin=4"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="90" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="121" pin="2"/><net_sink comp="126" pin=4"/></net>

<net id="139"><net_src comp="78" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="144"><net_src comp="84" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="149"><net_src comp="78" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="154"><net_src comp="84" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="103" pin=3"/></net>

<net id="159"><net_src comp="136" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="164"><net_src comp="141" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="169"><net_src comp="66" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="175"><net_src comp="70" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="181"><net_src comp="74" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="187"><net_src comp="121" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="126" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dstgy_data | {}
	Port: gmem3 | {3 4 }
 - Input state : 
	Port: Mat2Axi : p_dstgy_data | {1 2 }
	Port: Mat2Axi : gmem3 | {}
	Port: Mat2Axi : dout | {2 }
	Port: Mat2Axi : rows | {1 }
	Port: Mat2Axi : cols | {1 }
  - Chain level:
	State 1
		call_ln1421 : 1
		call_ln1423 : 1
	State 2
	State 3
		call_ln1425 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |             grp_addrbound_fu_96            |    1    |  3.176  |    26   |    18   |
|          |          grp_Mat2AxiStream_fu_103          |    1    |  4.764  |   422   |   441   |
|   call   |        call_ln0_entry_proc12_fu_114        |    0    |    0    |    0    |    0    |
|          | axibound_Mat2Axi_Block_entry24_proc_fu_121 |    0    |    0    |    0    |    0    |
|          |          grp_AxiStream2Axi_fu_126          |    0    |  3.176  |   115   |    37   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |            cols_read_read_fu_78            |    0    |    0    |    0    |    0    |
|   read   |            rows_read_read_fu_84            |    0    |    0    |    0    |    0    |
|          |            dout_read_read_fu_90            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   trunc  |                empty_fu_136                |    0    |    0    |    0    |    0    |
|          |              empty_126_fu_141              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    2    |  11.116 |   563   |   496   |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| axibound_reg_184|   13   |
|cols_read_reg_146|   32   |
|  dout_c_reg_172 |   64   |
|empty_126_reg_161|   13   |
|  empty_reg_156  |   13   |
|  ldata_reg_178  |    8   |
|p_channel_reg_166|   13   |
|rows_read_reg_151|   16   |
+-----------------+--------+
|      Total      |   172  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|    grp_addrbound_fu_96   |  p2  |   2  |  13  |   26   ||    9    |
|    grp_addrbound_fu_96   |  p3  |   2  |  13  |   26   ||    9    |
| grp_Mat2AxiStream_fu_103 |  p3  |   2  |  16  |   32   ||    9    |
| grp_Mat2AxiStream_fu_103 |  p4  |   2  |  32  |   64   ||    9    |
| grp_AxiStream2Axi_fu_126 |  p4  |   2  |  13  |   26   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   174  ||   7.94  ||    45   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |   11   |   563  |   496  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   172  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   19   |   735  |   541  |
+-----------+--------+--------+--------+--------+
