# Right Shift Operation in Cadence Virtuoso

# Overview
This project implements a *4-bit Right Shift operation* using *Cadence Virtuoso, targeting **custom VLSI design. The design is verified via **schematic simulation*.

# Tools Used
- *Cadence Virtuoso* – schematic 
- *ADE / Spectre* – simulation  

# Design Details
- *Type of Shift*: Right Shift  
- *Inputs*: D[3:0] – 4-bit input  
- *Output*: Q[3:0] – shifted output  
- *Modules Used*: D Flip-Flops  
- *Clocked: sequential  

# Features
- Verified using *transient simulation*  
- *Custom schematic* designed in Virtuoso  

# Project Structure
/schematic/    → OA-based schematic design
/simulation/   → Testbenches & waveforms
/layout/       → Layout files (if done)
/docs/         → Screenshots & reports

#Screenshots
Included waveform and schematic images here:
- waveform.png – simulation proof  
- schematic.png – block-level design
  
#How to Simulate
1. Open *Cadence Virtuoso*
2. Load project *library*
3. Open *schematic* and launch *ADE*
4. Run *transient simulation*  
