<stg><name>conv_2d_cl<array,array<ap_fixed,10u>,config6></name>


<trans_list>

<trans id="2145" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3018" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3019" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3020" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3021" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3022" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3023" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3024" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3025" from="10" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3011" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3016" from="12" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:18  br label %.reset

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
.reset:4  %empty_698 = call { i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_698"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="128">
<![CDATA[
.reset:5  %tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_698, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="128">
<![CDATA[
.reset:6  %tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_698, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="128">
<![CDATA[
.reset:7  %tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_698, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="128">
<![CDATA[
.reset:8  %tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_698, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="128">
<![CDATA[
.reset:9  %tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_698, 4

]]></Node>
<StgValue><ssdm name="tmp_data_4_V"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="128">
<![CDATA[
.reset:10  %tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_698, 5

]]></Node>
<StgValue><ssdm name="tmp_data_5_V"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="128">
<![CDATA[
.reset:11  %tmp_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_698, 6

]]></Node>
<StgValue><ssdm name="tmp_data_6_V"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="128">
<![CDATA[
.reset:12  %tmp_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_698, 7

]]></Node>
<StgValue><ssdm name="tmp_data_7_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.reset:0  %indvar_flatten27 = phi i12 [ 0, %codeRepl ], [ %add_ln78, %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, array<ap_fixed<14, 6, 5, 3, 0>, 10u>, config6>.exit.i" ]

]]></Node>
<StgValue><ssdm name="indvar_flatten27"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:2  %empty_697 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2580, i64 2580, i64 2580)

]]></Node>
<StgValue><ssdm name="empty_697"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:3  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str81) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16">
<![CDATA[
.reset:13  %kernel_data_V_2_8_load = load i16* @kernel_data_V_2_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_8_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16">
<![CDATA[
.reset:14  %kernel_data_V_2_9_load = load i16* @kernel_data_V_2_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_9_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16">
<![CDATA[
.reset:15  %kernel_data_V_2_10_load = load i16* @kernel_data_V_2_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_10_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16">
<![CDATA[
.reset:16  %kernel_data_V_2_11_load = load i16* @kernel_data_V_2_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_11_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16">
<![CDATA[
.reset:17  %kernel_data_V_2_12_load = load i16* @kernel_data_V_2_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_12_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16">
<![CDATA[
.reset:18  %kernel_data_V_2_13_load = load i16* @kernel_data_V_2_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_13_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16">
<![CDATA[
.reset:19  %kernel_data_V_2_14_load = load i16* @kernel_data_V_2_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_14_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16">
<![CDATA[
.reset:20  %kernel_data_V_2_15_load = load i16* @kernel_data_V_2_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_15_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16">
<![CDATA[
.reset:21  %kernel_data_V_2_16_load = load i16* @kernel_data_V_2_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_16_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16">
<![CDATA[
.reset:22  %kernel_data_V_2_17_load = load i16* @kernel_data_V_2_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_17_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16">
<![CDATA[
.reset:23  %kernel_data_V_2_18_load = load i16* @kernel_data_V_2_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_18_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16">
<![CDATA[
.reset:24  %kernel_data_V_2_19_load = load i16* @kernel_data_V_2_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_19_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16">
<![CDATA[
.reset:25  %kernel_data_V_2_20_load = load i16* @kernel_data_V_2_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_20_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16">
<![CDATA[
.reset:26  %kernel_data_V_2_21_load = load i16* @kernel_data_V_2_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_21_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16">
<![CDATA[
.reset:27  %kernel_data_V_2_22_load = load i16* @kernel_data_V_2_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_22_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16">
<![CDATA[
.reset:28  %kernel_data_V_2_23_load = load i16* @kernel_data_V_2_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_23_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16">
<![CDATA[
.reset:29  %kernel_data_V_2_32_load = load i16* @kernel_data_V_2_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_32_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16">
<![CDATA[
.reset:30  %kernel_data_V_2_33_load = load i16* @kernel_data_V_2_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_33_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16">
<![CDATA[
.reset:31  %kernel_data_V_2_34_load = load i16* @kernel_data_V_2_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_34_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16">
<![CDATA[
.reset:32  %kernel_data_V_2_35_load = load i16* @kernel_data_V_2_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_35_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16">
<![CDATA[
.reset:33  %kernel_data_V_2_36_load = load i16* @kernel_data_V_2_36, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_36_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16">
<![CDATA[
.reset:34  %kernel_data_V_2_37_load = load i16* @kernel_data_V_2_37, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_37_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16">
<![CDATA[
.reset:35  %kernel_data_V_2_38_load = load i16* @kernel_data_V_2_38, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_38_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16">
<![CDATA[
.reset:36  %kernel_data_V_2_39_load = load i16* @kernel_data_V_2_39, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_39_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16">
<![CDATA[
.reset:37  %kernel_data_V_2_40_load = load i16* @kernel_data_V_2_40, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_40_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16">
<![CDATA[
.reset:38  %kernel_data_V_2_41_load = load i16* @kernel_data_V_2_41, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_41_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16">
<![CDATA[
.reset:39  %kernel_data_V_2_42_load = load i16* @kernel_data_V_2_42, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_42_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16">
<![CDATA[
.reset:40  %kernel_data_V_2_43_load = load i16* @kernel_data_V_2_43, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_43_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16">
<![CDATA[
.reset:41  %kernel_data_V_2_44_load = load i16* @kernel_data_V_2_44, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_44_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16">
<![CDATA[
.reset:42  %kernel_data_V_2_45_load = load i16* @kernel_data_V_2_45, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_45_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16">
<![CDATA[
.reset:43  %kernel_data_V_2_46_load = load i16* @kernel_data_V_2_46, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_46_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16">
<![CDATA[
.reset:44  %kernel_data_V_2_47_load = load i16* @kernel_data_V_2_47, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_47_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16">
<![CDATA[
.reset:45  %kernel_data_V_2_56_load = load i16* @kernel_data_V_2_56, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_56_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16">
<![CDATA[
.reset:46  %kernel_data_V_2_57_load = load i16* @kernel_data_V_2_57, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_57_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16">
<![CDATA[
.reset:47  %kernel_data_V_2_58_load = load i16* @kernel_data_V_2_58, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_58_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16">
<![CDATA[
.reset:48  %kernel_data_V_2_59_load = load i16* @kernel_data_V_2_59, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_59_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16">
<![CDATA[
.reset:49  %kernel_data_V_2_60_load = load i16* @kernel_data_V_2_60, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_60_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16">
<![CDATA[
.reset:50  %kernel_data_V_2_61_load = load i16* @kernel_data_V_2_61, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_61_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16">
<![CDATA[
.reset:51  %kernel_data_V_2_62_load = load i16* @kernel_data_V_2_62, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_62_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16">
<![CDATA[
.reset:52  %kernel_data_V_2_63_load = load i16* @kernel_data_V_2_63, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_63_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16">
<![CDATA[
.reset:53  %kernel_data_V_2_64_load = load i16* @kernel_data_V_2_64, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_64_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16">
<![CDATA[
.reset:54  %kernel_data_V_2_65_load = load i16* @kernel_data_V_2_65, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_65_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16">
<![CDATA[
.reset:55  %kernel_data_V_2_66_load = load i16* @kernel_data_V_2_66, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_66_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16">
<![CDATA[
.reset:56  %kernel_data_V_2_67_load = load i16* @kernel_data_V_2_67, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_67_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16">
<![CDATA[
.reset:57  %kernel_data_V_2_68_load = load i16* @kernel_data_V_2_68, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_68_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16">
<![CDATA[
.reset:58  %kernel_data_V_2_69_load = load i16* @kernel_data_V_2_69, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_69_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16">
<![CDATA[
.reset:59  %kernel_data_V_2_70_load = load i16* @kernel_data_V_2_70, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_70_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16">
<![CDATA[
.reset:60  %kernel_data_V_2_71_load = load i16* @kernel_data_V_2_71, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_71_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1152" op_0_bw="1152" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16">
<![CDATA[
.reset:61  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed,8u>,config6>"(i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %kernel_data_V_2_8_load, i16 %kernel_data_V_2_9_load, i16 %kernel_data_V_2_10_load, i16 %kernel_data_V_2_11_load, i16 %kernel_data_V_2_12_load, i16 %kernel_data_V_2_13_load, i16 %kernel_data_V_2_14_load, i16 %kernel_data_V_2_15_load, i16 %kernel_data_V_2_16_load, i16 %kernel_data_V_2_17_load, i16 %kernel_data_V_2_18_load, i16 %kernel_data_V_2_19_load, i16 %kernel_data_V_2_20_load, i16 %kernel_data_V_2_21_load, i16 %kernel_data_V_2_22_load, i16 %kernel_data_V_2_23_load, i16 %kernel_data_V_2_32_load, i16 %kernel_data_V_2_33_load, i16 %kernel_data_V_2_34_load, i16 %kernel_data_V_2_35_load, i16 %kernel_data_V_2_36_load, i16 %kernel_data_V_2_37_load, i16 %kernel_data_V_2_38_load, i16 %kernel_data_V_2_39_load, i16 %kernel_data_V_2_40_load, i16 %kernel_data_V_2_41_load, i16 %kernel_data_V_2_42_load, i16 %kernel_data_V_2_43_load, i16 %kernel_data_V_2_44_load, i16 %kernel_data_V_2_45_load, i16 %kernel_data_V_2_46_load, i16 %kernel_data_V_2_47_load, i16 %kernel_data_V_2_56_load, i16 %kernel_data_V_2_57_load, i16 %kernel_data_V_2_58_load, i16 %kernel_data_V_2_59_load, i16 %kernel_data_V_2_60_load, i16 %kernel_data_V_2_61_load, i16 %kernel_data_V_2_62_load, i16 %kernel_data_V_2_63_load, i16 %kernel_data_V_2_64_load, i16 %kernel_data_V_2_65_load, i16 %kernel_data_V_2_66_load, i16 %kernel_data_V_2_67_load, i16 %kernel_data_V_2_68_load, i16 %kernel_data_V_2_69_load, i16 %kernel_data_V_2_70_load, i16 %kernel_data_V_2_71_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="1152">
<![CDATA[
.reset:62  %kernel_data_V_2_55_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 23

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_55_ret"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="1152">
<![CDATA[
.reset:63  %kernel_data_V_2_54_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 22

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_54_ret"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="1152">
<![CDATA[
.reset:64  %kernel_data_V_2_53_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 21

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_53_ret"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="1152">
<![CDATA[
.reset:65  %kernel_data_V_2_52_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 20

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_52_ret"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1152">
<![CDATA[
.reset:66  %kernel_data_V_2_51_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 19

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_51_ret"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1152">
<![CDATA[
.reset:67  %kernel_data_V_2_50_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 18

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_50_ret"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1152">
<![CDATA[
.reset:68  %kernel_data_V_2_49_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 17

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_49_ret"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="1152">
<![CDATA[
.reset:69  %kernel_data_V_2_48_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_48_ret"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="1152">
<![CDATA[
.reset:70  %kernel_data_V_2_31_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 15

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_31_ret"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="1152">
<![CDATA[
.reset:71  %kernel_data_V_2_30_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 14

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_30_ret"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="1152">
<![CDATA[
.reset:72  %kernel_data_V_2_29_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 13

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_29_ret"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="1152">
<![CDATA[
.reset:73  %kernel_data_V_2_28_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 12

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_28_ret"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="1152">
<![CDATA[
.reset:74  %kernel_data_V_2_27_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_27_ret"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="1152">
<![CDATA[
.reset:75  %kernel_data_V_2_26_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_26_ret"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="1152">
<![CDATA[
.reset:76  %kernel_data_V_2_25_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_25_ret"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="1152">
<![CDATA[
.reset:77  %kernel_data_V_2_24_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_24_ret"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="1152">
<![CDATA[
.reset:78  %kernel_data_V_2_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_7_ret"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="1152">
<![CDATA[
.reset:79  %kernel_data_V_2_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_6_ret"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="1152">
<![CDATA[
.reset:80  %kernel_data_V_2_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_5_ret"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="1152">
<![CDATA[
.reset:81  %kernel_data_V_2_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_4_ret"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="1152">
<![CDATA[
.reset:82  %kernel_data_V_2_3_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_3_ret"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="1152">
<![CDATA[
.reset:83  %kernel_data_V_2_2_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_2_ret"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="1152">
<![CDATA[
.reset:84  %kernel_data_V_2_1_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_1_ret"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="1152">
<![CDATA[
.reset:85  %kernel_data_V_2_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_0_ret"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="1152">
<![CDATA[
.reset:86  %kernel_data_V_2_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 24

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_8_ret"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:87  store i16 %kernel_data_V_2_8_ret, i16* @kernel_data_V_2_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="1152">
<![CDATA[
.reset:88  %kernel_data_V_2_9_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 25

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_9_ret"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:89  store i16 %kernel_data_V_2_9_ret, i16* @kernel_data_V_2_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="1152">
<![CDATA[
.reset:90  %kernel_data_V_2_10_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 26

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_10_ret"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:91  store i16 %kernel_data_V_2_10_ret, i16* @kernel_data_V_2_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="1152">
<![CDATA[
.reset:92  %kernel_data_V_2_11_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 27

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_11_ret"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:93  store i16 %kernel_data_V_2_11_ret, i16* @kernel_data_V_2_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="1152">
<![CDATA[
.reset:94  %kernel_data_V_2_12_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 28

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_12_ret"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:95  store i16 %kernel_data_V_2_12_ret, i16* @kernel_data_V_2_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="1152">
<![CDATA[
.reset:96  %kernel_data_V_2_13_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 29

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_13_ret"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:97  store i16 %kernel_data_V_2_13_ret, i16* @kernel_data_V_2_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="1152">
<![CDATA[
.reset:98  %kernel_data_V_2_14_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 30

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_14_ret"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:99  store i16 %kernel_data_V_2_14_ret, i16* @kernel_data_V_2_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="1152">
<![CDATA[
.reset:100  %kernel_data_V_2_15_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 31

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_15_ret"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:101  store i16 %kernel_data_V_2_15_ret, i16* @kernel_data_V_2_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="1152">
<![CDATA[
.reset:102  %kernel_data_V_2_16_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 32

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_16_ret"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:103  store i16 %kernel_data_V_2_16_ret, i16* @kernel_data_V_2_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="1152">
<![CDATA[
.reset:104  %kernel_data_V_2_17_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 33

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_17_ret"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:105  store i16 %kernel_data_V_2_17_ret, i16* @kernel_data_V_2_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="1152">
<![CDATA[
.reset:106  %kernel_data_V_2_18_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 34

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_18_ret"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:107  store i16 %kernel_data_V_2_18_ret, i16* @kernel_data_V_2_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="1152">
<![CDATA[
.reset:108  %kernel_data_V_2_19_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 35

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_19_ret"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:109  store i16 %kernel_data_V_2_19_ret, i16* @kernel_data_V_2_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="1152">
<![CDATA[
.reset:110  %kernel_data_V_2_20_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 36

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_20_ret"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:111  store i16 %kernel_data_V_2_20_ret, i16* @kernel_data_V_2_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="1152">
<![CDATA[
.reset:112  %kernel_data_V_2_21_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 37

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_21_ret"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:113  store i16 %kernel_data_V_2_21_ret, i16* @kernel_data_V_2_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="1152">
<![CDATA[
.reset:114  %kernel_data_V_2_22_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 38

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_22_ret"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:115  store i16 %kernel_data_V_2_22_ret, i16* @kernel_data_V_2_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="1152">
<![CDATA[
.reset:116  %kernel_data_V_2_23_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 39

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_23_ret"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:117  store i16 %kernel_data_V_2_23_ret, i16* @kernel_data_V_2_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="1152">
<![CDATA[
.reset:118  %kernel_data_V_2_32_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 40

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_32_ret"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:119  store i16 %kernel_data_V_2_32_ret, i16* @kernel_data_V_2_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="1152">
<![CDATA[
.reset:120  %kernel_data_V_2_33_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 41

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_33_ret"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:121  store i16 %kernel_data_V_2_33_ret, i16* @kernel_data_V_2_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="1152">
<![CDATA[
.reset:122  %kernel_data_V_2_34_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 42

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_34_ret"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:123  store i16 %kernel_data_V_2_34_ret, i16* @kernel_data_V_2_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="1152">
<![CDATA[
.reset:124  %kernel_data_V_2_35_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 43

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_35_ret"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:125  store i16 %kernel_data_V_2_35_ret, i16* @kernel_data_V_2_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="1152">
<![CDATA[
.reset:126  %kernel_data_V_2_36_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 44

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_36_ret"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:127  store i16 %kernel_data_V_2_36_ret, i16* @kernel_data_V_2_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="1152">
<![CDATA[
.reset:128  %kernel_data_V_2_37_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 45

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_37_ret"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:129  store i16 %kernel_data_V_2_37_ret, i16* @kernel_data_V_2_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="1152">
<![CDATA[
.reset:130  %kernel_data_V_2_38_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 46

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_38_ret"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:131  store i16 %kernel_data_V_2_38_ret, i16* @kernel_data_V_2_38, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="1152">
<![CDATA[
.reset:132  %kernel_data_V_2_39_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 47

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_39_ret"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:133  store i16 %kernel_data_V_2_39_ret, i16* @kernel_data_V_2_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="1152">
<![CDATA[
.reset:134  %kernel_data_V_2_40_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 48

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_40_ret"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:135  store i16 %kernel_data_V_2_40_ret, i16* @kernel_data_V_2_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="1152">
<![CDATA[
.reset:136  %kernel_data_V_2_41_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 49

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_41_ret"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:137  store i16 %kernel_data_V_2_41_ret, i16* @kernel_data_V_2_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="1152">
<![CDATA[
.reset:138  %kernel_data_V_2_42_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 50

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_42_ret"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:139  store i16 %kernel_data_V_2_42_ret, i16* @kernel_data_V_2_42, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="1152">
<![CDATA[
.reset:140  %kernel_data_V_2_43_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 51

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_43_ret"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:141  store i16 %kernel_data_V_2_43_ret, i16* @kernel_data_V_2_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="1152">
<![CDATA[
.reset:142  %kernel_data_V_2_44_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 52

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_44_ret"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:143  store i16 %kernel_data_V_2_44_ret, i16* @kernel_data_V_2_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="1152">
<![CDATA[
.reset:144  %kernel_data_V_2_45_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 53

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_45_ret"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:145  store i16 %kernel_data_V_2_45_ret, i16* @kernel_data_V_2_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="1152">
<![CDATA[
.reset:146  %kernel_data_V_2_46_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 54

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_46_ret"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:147  store i16 %kernel_data_V_2_46_ret, i16* @kernel_data_V_2_46, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="1152">
<![CDATA[
.reset:148  %kernel_data_V_2_47_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 55

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_47_ret"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:149  store i16 %kernel_data_V_2_47_ret, i16* @kernel_data_V_2_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="1152">
<![CDATA[
.reset:150  %kernel_data_V_2_56_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 56

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_56_ret"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:151  store i16 %kernel_data_V_2_56_ret, i16* @kernel_data_V_2_56, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="1152">
<![CDATA[
.reset:152  %kernel_data_V_2_57_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 57

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_57_ret"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:153  store i16 %kernel_data_V_2_57_ret, i16* @kernel_data_V_2_57, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="1152">
<![CDATA[
.reset:154  %kernel_data_V_2_58_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 58

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_58_ret"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:155  store i16 %kernel_data_V_2_58_ret, i16* @kernel_data_V_2_58, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="1152">
<![CDATA[
.reset:156  %kernel_data_V_2_59_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 59

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_59_ret"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:157  store i16 %kernel_data_V_2_59_ret, i16* @kernel_data_V_2_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="1152">
<![CDATA[
.reset:158  %kernel_data_V_2_60_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 60

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_60_ret"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:159  store i16 %kernel_data_V_2_60_ret, i16* @kernel_data_V_2_60, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="1152">
<![CDATA[
.reset:160  %kernel_data_V_2_61_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 61

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_61_ret"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:161  store i16 %kernel_data_V_2_61_ret, i16* @kernel_data_V_2_61, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1152">
<![CDATA[
.reset:162  %kernel_data_V_2_62_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 62

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_62_ret"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:163  store i16 %kernel_data_V_2_62_ret, i16* @kernel_data_V_2_62, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="1152">
<![CDATA[
.reset:164  %kernel_data_V_2_63_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 63

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_63_ret"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:165  store i16 %kernel_data_V_2_63_ret, i16* @kernel_data_V_2_63, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="1152">
<![CDATA[
.reset:166  %kernel_data_V_2_64_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 64

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_64_ret"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:167  store i16 %kernel_data_V_2_64_ret, i16* @kernel_data_V_2_64, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="1152">
<![CDATA[
.reset:168  %kernel_data_V_2_65_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 65

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_65_ret"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:169  store i16 %kernel_data_V_2_65_ret, i16* @kernel_data_V_2_65, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="1152">
<![CDATA[
.reset:170  %kernel_data_V_2_66_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 66

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_66_ret"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:171  store i16 %kernel_data_V_2_66_ret, i16* @kernel_data_V_2_66, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="1152">
<![CDATA[
.reset:172  %kernel_data_V_2_67_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 67

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_67_ret"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:173  store i16 %kernel_data_V_2_67_ret, i16* @kernel_data_V_2_67, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="1152">
<![CDATA[
.reset:174  %kernel_data_V_2_68_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 68

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_68_ret"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:175  store i16 %kernel_data_V_2_68_ret, i16* @kernel_data_V_2_68, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="1152">
<![CDATA[
.reset:176  %kernel_data_V_2_69_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 69

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_69_ret"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:177  store i16 %kernel_data_V_2_69_ret, i16* @kernel_data_V_2_69, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="1152">
<![CDATA[
.reset:178  %kernel_data_V_2_70_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 70

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_70_ret"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:179  store i16 %kernel_data_V_2_70_ret, i16* @kernel_data_V_2_70, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="1152">
<![CDATA[
.reset:180  %kernel_data_V_2_71_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 71

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_71_ret"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:181  store i16 %kernel_data_V_2_71_ret, i16* @kernel_data_V_2_71, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:182  store i16 %kernel_data_V_2_0_ret, i16* @kernel_data_V_2_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:183  store i16 %kernel_data_V_2_1_ret, i16* @kernel_data_V_2_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:184  store i16 %kernel_data_V_2_2_ret, i16* @kernel_data_V_2_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:185  store i16 %kernel_data_V_2_3_ret, i16* @kernel_data_V_2_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:186  store i16 %kernel_data_V_2_4_ret, i16* @kernel_data_V_2_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:187  store i16 %kernel_data_V_2_5_ret, i16* @kernel_data_V_2_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:188  store i16 %kernel_data_V_2_6_ret, i16* @kernel_data_V_2_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:189  store i16 %kernel_data_V_2_7_ret, i16* @kernel_data_V_2_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:190  store i16 %kernel_data_V_2_24_ret, i16* @kernel_data_V_2_24, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:191  store i16 %kernel_data_V_2_25_ret, i16* @kernel_data_V_2_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:192  store i16 %kernel_data_V_2_26_ret, i16* @kernel_data_V_2_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:193  store i16 %kernel_data_V_2_27_ret, i16* @kernel_data_V_2_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:194  store i16 %kernel_data_V_2_28_ret, i16* @kernel_data_V_2_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:195  store i16 %kernel_data_V_2_29_ret, i16* @kernel_data_V_2_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:196  store i16 %kernel_data_V_2_30_ret, i16* @kernel_data_V_2_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:197  store i16 %kernel_data_V_2_31_ret, i16* @kernel_data_V_2_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:198  store i16 %kernel_data_V_2_48_ret, i16* @kernel_data_V_2_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:199  store i16 %kernel_data_V_2_49_ret, i16* @kernel_data_V_2_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:200  store i16 %kernel_data_V_2_50_ret, i16* @kernel_data_V_2_50, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:201  store i16 %kernel_data_V_2_51_ret, i16* @kernel_data_V_2_51, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:202  store i16 %kernel_data_V_2_52_ret, i16* @kernel_data_V_2_52, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:203  store i16 %kernel_data_V_2_53_ret, i16* @kernel_data_V_2_53, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:204  store i16 %kernel_data_V_2_54_ret, i16* @kernel_data_V_2_54, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:205  store i16 %kernel_data_V_2_55_ret, i16* @kernel_data_V_2_55, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32">
<![CDATA[
.reset:206  %sX_4_load = load i32* @sX_4, align 4

]]></Node>
<StgValue><ssdm name="sX_4_load"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:207  %icmp_ln271 = icmp eq i32 %sX_4_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln271"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
.reset:208  %sY_4_load = load i32* @sY_4, align 4

]]></Node>
<StgValue><ssdm name="sY_4_load"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:209  %icmp_ln271_4 = icmp eq i32 %sY_4_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln271_4"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
.reset:210  %pY_4_load = load i32* @pY_4, align 4

]]></Node>
<StgValue><ssdm name="pY_4_load"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:211  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_4_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.reset:212  %icmp_ln271_6 = icmp sgt i31 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln271_6"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32">
<![CDATA[
.reset:213  %pX_4_load = load i32* @pX_4, align 4

]]></Node>
<StgValue><ssdm name="pX_4_load"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:214  %tmp_251 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_4_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.reset:215  %icmp_ln271_7 = icmp sgt i31 %tmp_251, 0

]]></Node>
<StgValue><ssdm name="icmp_ln271_7"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:216  %and_ln271 = and i1 %icmp_ln271, %icmp_ln271_4

]]></Node>
<StgValue><ssdm name="and_ln271"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:217  %and_ln271_3 = and i1 %icmp_ln271_6, %icmp_ln271_7

]]></Node>
<StgValue><ssdm name="and_ln271_3"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:218  %and_ln271_4 = and i1 %and_ln271_3, %and_ln271

]]></Node>
<StgValue><ssdm name="and_ln271_4"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:219  %add_ln78 = add i12 %indvar_flatten27, 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:220  br i1 %and_ln271_4, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin", label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:0  %rbegin25_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC) nounwind

]]></Node>
<StgValue><ssdm name="rbegin25_i_i"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:1  br label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:0  %w_index26 = phi i5 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %w_index, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="w_index26"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:12  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str64)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReuseLoop_begin:14  %w_index = add i5 %w_index26, 1

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
ReuseLoop_begin:15  switch i5 %w_index26, label %branch2825 [
    i5 0, label %branch2808
    i5 1, label %branch2809
    i5 2, label %branch2810
    i5 3, label %branch2811
    i5 4, label %branch2812
    i5 5, label %branch2813
    i5 6, label %branch2814
    i5 7, label %branch2815
    i5 8, label %branch2816
    i5 9, label %branch2817
    i5 10, label %branch2818
    i5 11, label %branch2819
    i5 12, label %branch2820
    i5 13, label %branch2821
    i5 14, label %branch2822
    i5 15, label %branch2823
    i5 -16, label %branch2824
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888:1  %zext_ln76 = zext i5 %w_index26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="239" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888:2  %w6_V_addr = getelementptr [18 x i239]* @w6_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="w6_V_addr"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="239" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888:3  %w6_V_load = load i239* %w6_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w6_V_load"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888:9  switch i5 %w_index26, label %branch2771 [
    i5 0, label %branch2754
    i5 1, label %branch2755
    i5 2, label %branch2756
    i5 3, label %branch2757
    i5 4, label %branch2758
    i5 5, label %branch2759
    i5 6, label %branch2760
    i5 7, label %branch2761
    i5 8, label %branch2762
    i5 9, label %branch2763
    i5 10, label %branch2764
    i5 11, label %branch2765
    i5 12, label %branch2766
    i5 13, label %branch2767
    i5 14, label %branch2768
    i5 15, label %branch2769
    i5 -16, label %branch2770
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReuseLoop_end:11  %icmp_ln64 = icmp eq i5 %w_index26, -15

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop_end:13  br i1 %icmp_ln64, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_end", label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2824:0  %kernel_data_V_2_16_load_1 = load i16* @kernel_data_V_2_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_16_load_1"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch2824:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2823:0  %kernel_data_V_2_15_load_1 = load i16* @kernel_data_V_2_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_15_load_1"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch2823:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2822:0  %kernel_data_V_2_14_load_1 = load i16* @kernel_data_V_2_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_14_load_1"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch2822:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2821:0  %kernel_data_V_2_13_load_1 = load i16* @kernel_data_V_2_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_13_load_1"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch2821:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2820:0  %kernel_data_V_2_12_load_1 = load i16* @kernel_data_V_2_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_12_load_1"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch2820:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2819:0  %kernel_data_V_2_11_load_1 = load i16* @kernel_data_V_2_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_11_load_1"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch2819:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2818:0  %kernel_data_V_2_10_load_1 = load i16* @kernel_data_V_2_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_10_load_1"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch2818:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2817:0  %kernel_data_V_2_9_load_1 = load i16* @kernel_data_V_2_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_9_load_1"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch2817:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2816:0  %kernel_data_V_2_8_load_1 = load i16* @kernel_data_V_2_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_8_load_1"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch2816:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2815:0  %kernel_data_V_2_7_load = load i16* @kernel_data_V_2_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_7_load"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch2815:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2814:0  %kernel_data_V_2_6_load = load i16* @kernel_data_V_2_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_6_load"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch2814:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2813:0  %kernel_data_V_2_5_load = load i16* @kernel_data_V_2_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_5_load"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch2813:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2812:0  %kernel_data_V_2_4_load = load i16* @kernel_data_V_2_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_4_load"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch2812:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2811:0  %kernel_data_V_2_3_load = load i16* @kernel_data_V_2_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_3_load"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch2811:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2810:0  %kernel_data_V_2_2_load = load i16* @kernel_data_V_2_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_2_load"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch2810:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2809:0  %kernel_data_V_2_1_load = load i16* @kernel_data_V_2_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_1_load"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch2809:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2808:0  %kernel_data_V_2_0_load = load i16* @kernel_data_V_2_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_0_load"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch2808:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2825:0  %kernel_data_V_2_17_load_1 = load i16* @kernel_data_V_2_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_17_load_1"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch2825:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="239" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888:3  %w6_V_load = load i239* %w6_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w6_V_load"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="239">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888:4  %trunc_ln76 = trunc i239 %w6_V_load to i6

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2770:0  %kernel_data_V_2_34_load_1 = load i16* @kernel_data_V_2_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_34_load_1"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
branch2770:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2769:0  %kernel_data_V_2_33_load_1 = load i16* @kernel_data_V_2_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_33_load_1"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
branch2769:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2768:0  %kernel_data_V_2_32_load_1 = load i16* @kernel_data_V_2_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_32_load_1"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
branch2768:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2767:0  %kernel_data_V_2_31_load = load i16* @kernel_data_V_2_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_31_load"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
branch2767:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2766:0  %kernel_data_V_2_30_load = load i16* @kernel_data_V_2_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_30_load"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
branch2766:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2765:0  %kernel_data_V_2_29_load = load i16* @kernel_data_V_2_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_29_load"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch2765:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2764:0  %kernel_data_V_2_28_load = load i16* @kernel_data_V_2_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_28_load"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
branch2764:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2763:0  %kernel_data_V_2_27_load = load i16* @kernel_data_V_2_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_27_load"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
branch2763:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2762:0  %kernel_data_V_2_26_load = load i16* @kernel_data_V_2_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_26_load"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch2762:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2761:0  %kernel_data_V_2_25_load = load i16* @kernel_data_V_2_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_25_load"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch2761:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2760:0  %kernel_data_V_2_24_load = load i16* @kernel_data_V_2_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_24_load"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
branch2760:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2759:0  %kernel_data_V_2_23_load_1 = load i16* @kernel_data_V_2_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_23_load_1"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
branch2759:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2758:0  %kernel_data_V_2_22_load_1 = load i16* @kernel_data_V_2_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_22_load_1"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
branch2758:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2757:0  %kernel_data_V_2_21_load_1 = load i16* @kernel_data_V_2_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_21_load_1"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
branch2757:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2756:0  %kernel_data_V_2_20_load_1 = load i16* @kernel_data_V_2_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_20_load_1"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
branch2756:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2755:0  %kernel_data_V_2_19_load_1 = load i16* @kernel_data_V_2_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_19_load_1"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch2755:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2754:0  %kernel_data_V_2_18_load_1 = load i16* @kernel_data_V_2_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_18_load_1"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
branch2754:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2771:0  %kernel_data_V_2_35_load_1 = load i16* @kernel_data_V_2_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_35_load_1"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
branch2771:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2716:0  %kernel_data_V_2_52_load = load i16* @kernel_data_V_2_52, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_52_load"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
branch2716:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2715:0  %kernel_data_V_2_51_load = load i16* @kernel_data_V_2_51, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_51_load"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
branch2715:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2714:0  %kernel_data_V_2_50_load = load i16* @kernel_data_V_2_50, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_50_load"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
branch2714:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2713:0  %kernel_data_V_2_49_load = load i16* @kernel_data_V_2_49, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_49_load"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
branch2713:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2712:0  %kernel_data_V_2_48_load = load i16* @kernel_data_V_2_48, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_48_load"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
branch2712:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2711:0  %kernel_data_V_2_47_load_1 = load i16* @kernel_data_V_2_47, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_47_load_1"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch2711:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2710:0  %kernel_data_V_2_46_load_1 = load i16* @kernel_data_V_2_46, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_46_load_1"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
branch2710:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2709:0  %kernel_data_V_2_45_load_1 = load i16* @kernel_data_V_2_45, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_45_load_1"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
branch2709:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2708:0  %kernel_data_V_2_44_load_1 = load i16* @kernel_data_V_2_44, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_44_load_1"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
branch2708:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2707:0  %kernel_data_V_2_43_load_1 = load i16* @kernel_data_V_2_43, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_43_load_1"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
branch2707:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2706:0  %kernel_data_V_2_42_load_1 = load i16* @kernel_data_V_2_42, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_42_load_1"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
branch2706:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2705:0  %kernel_data_V_2_41_load_1 = load i16* @kernel_data_V_2_41, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_41_load_1"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
branch2705:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2704:0  %kernel_data_V_2_40_load_1 = load i16* @kernel_data_V_2_40, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_40_load_1"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
branch2704:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2703:0  %kernel_data_V_2_39_load_1 = load i16* @kernel_data_V_2_39, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_39_load_1"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
branch2703:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2702:0  %kernel_data_V_2_38_load_1 = load i16* @kernel_data_V_2_38, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_38_load_1"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch2702:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2701:0  %kernel_data_V_2_37_load_1 = load i16* @kernel_data_V_2_37, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_37_load_1"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
branch2701:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2700:0  %kernel_data_V_2_36_load_1 = load i16* @kernel_data_V_2_36, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_36_load_1"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch2700:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2717:0  %kernel_data_V_2_53_load = load i16* @kernel_data_V_2_53, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_53_load"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch2717:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2662:0  %kernel_data_V_2_70_load_1 = load i16* @kernel_data_V_2_70, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_70_load_1"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
branch2662:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2661:0  %kernel_data_V_2_69_load_1 = load i16* @kernel_data_V_2_69, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_69_load_1"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
branch2661:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2660:0  %kernel_data_V_2_68_load_1 = load i16* @kernel_data_V_2_68, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_68_load_1"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
branch2660:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2659:0  %kernel_data_V_2_67_load_1 = load i16* @kernel_data_V_2_67, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_67_load_1"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
branch2659:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2658:0  %kernel_data_V_2_66_load_1 = load i16* @kernel_data_V_2_66, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_66_load_1"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch2658:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2657:0  %kernel_data_V_2_65_load_1 = load i16* @kernel_data_V_2_65, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_65_load_1"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch2657:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2656:0  %kernel_data_V_2_64_load_1 = load i16* @kernel_data_V_2_64, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_64_load_1"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch2656:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2655:0  %kernel_data_V_2_63_load_1 = load i16* @kernel_data_V_2_63, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_63_load_1"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch2655:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2654:0  %kernel_data_V_2_62_load_1 = load i16* @kernel_data_V_2_62, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_62_load_1"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch2654:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2653:0  %kernel_data_V_2_61_load_1 = load i16* @kernel_data_V_2_61, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_61_load_1"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
branch2653:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2652:0  %kernel_data_V_2_60_load_1 = load i16* @kernel_data_V_2_60, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_60_load_1"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
branch2652:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2651:0  %kernel_data_V_2_59_load_1 = load i16* @kernel_data_V_2_59, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_59_load_1"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
branch2651:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2650:0  %kernel_data_V_2_58_load_1 = load i16* @kernel_data_V_2_58, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_58_load_1"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch2650:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2649:0  %kernel_data_V_2_57_load_1 = load i16* @kernel_data_V_2_57, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_57_load_1"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
branch2649:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2648:0  %kernel_data_V_2_56_load_1 = load i16* @kernel_data_V_2_56, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_56_load_1"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch2648:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2647:0  %kernel_data_V_2_55_load = load i16* @kernel_data_V_2_55, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_55_load"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
branch2647:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2646:0  %kernel_data_V_2_54_load = load i16* @kernel_data_V_2_54, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_54_load"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
branch2646:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2663:0  %kernel_data_V_2_71_load_1 = load i16* @kernel_data_V_2_71, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_71_load_1"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
branch2663:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2536:0  %kernel_data_V_2_16_load_2 = load i16* @kernel_data_V_2_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_16_load_2"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
branch2536:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2535:0  %kernel_data_V_2_15_load_2 = load i16* @kernel_data_V_2_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_15_load_2"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
branch2535:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2534:0  %kernel_data_V_2_14_load_2 = load i16* @kernel_data_V_2_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_14_load_2"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
branch2534:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2533:0  %kernel_data_V_2_13_load_2 = load i16* @kernel_data_V_2_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_13_load_2"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
branch2533:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2532:0  %kernel_data_V_2_12_load_2 = load i16* @kernel_data_V_2_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_12_load_2"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
branch2532:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2531:0  %kernel_data_V_2_11_load_2 = load i16* @kernel_data_V_2_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_11_load_2"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
branch2531:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2530:0  %kernel_data_V_2_10_load_2 = load i16* @kernel_data_V_2_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_10_load_2"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
branch2530:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2529:0  %kernel_data_V_2_9_load_2 = load i16* @kernel_data_V_2_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_9_load_2"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
branch2529:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2528:0  %kernel_data_V_2_8_load_2 = load i16* @kernel_data_V_2_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_8_load_2"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
branch2528:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2527:0  %kernel_data_V_2_7_load_1 = load i16* @kernel_data_V_2_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_7_load_1"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
branch2527:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2526:0  %kernel_data_V_2_6_load_1 = load i16* @kernel_data_V_2_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_6_load_1"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
branch2526:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2525:0  %kernel_data_V_2_5_load_1 = load i16* @kernel_data_V_2_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_5_load_1"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
branch2525:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2524:0  %kernel_data_V_2_4_load_1 = load i16* @kernel_data_V_2_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_4_load_1"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
branch2524:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2523:0  %kernel_data_V_2_3_load_1 = load i16* @kernel_data_V_2_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_3_load_1"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
branch2523:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2522:0  %kernel_data_V_2_2_load_1 = load i16* @kernel_data_V_2_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_2_load_1"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
branch2522:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2521:0  %kernel_data_V_2_1_load_1 = load i16* @kernel_data_V_2_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_1_load_1"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
branch2521:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2520:0  %kernel_data_V_2_0_load_1 = load i16* @kernel_data_V_2_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_0_load_1"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
branch2520:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2537:0  %kernel_data_V_2_17_load_2 = load i16* @kernel_data_V_2_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_17_load_2"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
branch2537:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2482:0  %kernel_data_V_2_34_load_2 = load i16* @kernel_data_V_2_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_34_load_2"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
branch2482:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2481:0  %kernel_data_V_2_33_load_2 = load i16* @kernel_data_V_2_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_33_load_2"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
branch2481:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2480:0  %kernel_data_V_2_32_load_2 = load i16* @kernel_data_V_2_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_32_load_2"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
branch2480:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2479:0  %kernel_data_V_2_31_load_1 = load i16* @kernel_data_V_2_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_31_load_1"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
branch2479:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2478:0  %kernel_data_V_2_30_load_1 = load i16* @kernel_data_V_2_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_30_load_1"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
branch2478:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2477:0  %kernel_data_V_2_29_load_1 = load i16* @kernel_data_V_2_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_29_load_1"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0">
<![CDATA[
branch2477:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2476:0  %kernel_data_V_2_28_load_1 = load i16* @kernel_data_V_2_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_28_load_1"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
branch2476:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2475:0  %kernel_data_V_2_27_load_1 = load i16* @kernel_data_V_2_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_27_load_1"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0">
<![CDATA[
branch2475:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2474:0  %kernel_data_V_2_26_load_1 = load i16* @kernel_data_V_2_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_26_load_1"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
branch2474:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2473:0  %kernel_data_V_2_25_load_1 = load i16* @kernel_data_V_2_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_25_load_1"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
branch2473:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2472:0  %kernel_data_V_2_24_load_1 = load i16* @kernel_data_V_2_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_24_load_1"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
branch2472:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2471:0  %kernel_data_V_2_23_load_2 = load i16* @kernel_data_V_2_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_23_load_2"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
branch2471:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2470:0  %kernel_data_V_2_22_load_2 = load i16* @kernel_data_V_2_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_22_load_2"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
branch2470:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2469:0  %kernel_data_V_2_21_load_2 = load i16* @kernel_data_V_2_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_21_load_2"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
branch2469:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2468:0  %kernel_data_V_2_20_load_2 = load i16* @kernel_data_V_2_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_20_load_2"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
branch2468:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2467:0  %kernel_data_V_2_19_load_2 = load i16* @kernel_data_V_2_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_19_load_2"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
branch2467:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2466:0  %kernel_data_V_2_18_load_2 = load i16* @kernel_data_V_2_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_18_load_2"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
branch2466:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2483:0  %kernel_data_V_2_35_load_2 = load i16* @kernel_data_V_2_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_35_load_2"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
branch2483:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2428:0  %kernel_data_V_2_52_load_1 = load i16* @kernel_data_V_2_52, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_52_load_1"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
branch2428:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2427:0  %kernel_data_V_2_51_load_1 = load i16* @kernel_data_V_2_51, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_51_load_1"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
branch2427:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2426:0  %kernel_data_V_2_50_load_1 = load i16* @kernel_data_V_2_50, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_50_load_1"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
branch2426:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2425:0  %kernel_data_V_2_49_load_1 = load i16* @kernel_data_V_2_49, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_49_load_1"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
branch2425:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2424:0  %kernel_data_V_2_48_load_1 = load i16* @kernel_data_V_2_48, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_48_load_1"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
branch2424:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2423:0  %kernel_data_V_2_47_load_2 = load i16* @kernel_data_V_2_47, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_47_load_2"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
branch2423:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2422:0  %kernel_data_V_2_46_load_2 = load i16* @kernel_data_V_2_46, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_46_load_2"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
branch2422:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2421:0  %kernel_data_V_2_45_load_2 = load i16* @kernel_data_V_2_45, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_45_load_2"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
branch2421:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2420:0  %kernel_data_V_2_44_load_2 = load i16* @kernel_data_V_2_44, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_44_load_2"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
branch2420:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2419:0  %kernel_data_V_2_43_load_2 = load i16* @kernel_data_V_2_43, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_43_load_2"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0">
<![CDATA[
branch2419:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2418:0  %kernel_data_V_2_42_load_2 = load i16* @kernel_data_V_2_42, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_42_load_2"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
branch2418:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2417:0  %kernel_data_V_2_41_load_2 = load i16* @kernel_data_V_2_41, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_41_load_2"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
branch2417:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2416:0  %kernel_data_V_2_40_load_2 = load i16* @kernel_data_V_2_40, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_40_load_2"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
branch2416:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2415:0  %kernel_data_V_2_39_load_2 = load i16* @kernel_data_V_2_39, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_39_load_2"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
branch2415:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2414:0  %kernel_data_V_2_38_load_2 = load i16* @kernel_data_V_2_38, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_38_load_2"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0">
<![CDATA[
branch2414:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2413:0  %kernel_data_V_2_37_load_2 = load i16* @kernel_data_V_2_37, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_37_load_2"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
branch2413:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2412:0  %kernel_data_V_2_36_load_2 = load i16* @kernel_data_V_2_36, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_36_load_2"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
branch2412:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2429:0  %kernel_data_V_2_53_load_1 = load i16* @kernel_data_V_2_53, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_53_load_1"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
branch2429:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2374:0  %kernel_data_V_2_70_load_2 = load i16* @kernel_data_V_2_70, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_70_load_2"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
branch2374:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2373:0  %kernel_data_V_2_69_load_2 = load i16* @kernel_data_V_2_69, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_69_load_2"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
branch2373:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2372:0  %kernel_data_V_2_68_load_2 = load i16* @kernel_data_V_2_68, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_68_load_2"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
branch2372:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2371:0  %kernel_data_V_2_67_load_2 = load i16* @kernel_data_V_2_67, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_67_load_2"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
branch2371:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2370:0  %kernel_data_V_2_66_load_2 = load i16* @kernel_data_V_2_66, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_66_load_2"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
branch2370:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2369:0  %kernel_data_V_2_65_load_2 = load i16* @kernel_data_V_2_65, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_65_load_2"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
branch2369:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2368:0  %kernel_data_V_2_64_load_2 = load i16* @kernel_data_V_2_64, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_64_load_2"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
branch2368:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2367:0  %kernel_data_V_2_63_load_2 = load i16* @kernel_data_V_2_63, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_63_load_2"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
branch2367:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2366:0  %kernel_data_V_2_62_load_2 = load i16* @kernel_data_V_2_62, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_62_load_2"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
branch2366:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2365:0  %kernel_data_V_2_61_load_2 = load i16* @kernel_data_V_2_61, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_61_load_2"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
branch2365:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2364:0  %kernel_data_V_2_60_load_2 = load i16* @kernel_data_V_2_60, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_60_load_2"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
branch2364:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2363:0  %kernel_data_V_2_59_load_2 = load i16* @kernel_data_V_2_59, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_59_load_2"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
branch2363:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2362:0  %kernel_data_V_2_58_load_2 = load i16* @kernel_data_V_2_58, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_58_load_2"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
branch2362:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2361:0  %kernel_data_V_2_57_load_2 = load i16* @kernel_data_V_2_57, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_57_load_2"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
branch2361:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2360:0  %kernel_data_V_2_56_load_2 = load i16* @kernel_data_V_2_56, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_56_load_2"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
branch2360:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2359:0  %kernel_data_V_2_55_load_1 = load i16* @kernel_data_V_2_55, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_55_load_1"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
branch2359:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2358:0  %kernel_data_V_2_54_load_1 = load i16* @kernel_data_V_2_54, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_54_load_1"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
branch2358:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2375:0  %kernel_data_V_2_71_load_2 = load i16* @kernel_data_V_2_71, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_71_load_2"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
branch2375:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2248:0  %kernel_data_V_2_16_load_3 = load i16* @kernel_data_V_2_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_16_load_3"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
branch2248:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2247:0  %kernel_data_V_2_15_load_3 = load i16* @kernel_data_V_2_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_15_load_3"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
branch2247:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2246:0  %kernel_data_V_2_14_load_3 = load i16* @kernel_data_V_2_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_14_load_3"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
branch2246:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2245:0  %kernel_data_V_2_13_load_3 = load i16* @kernel_data_V_2_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_13_load_3"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
branch2245:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2244:0  %kernel_data_V_2_12_load_3 = load i16* @kernel_data_V_2_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_12_load_3"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
branch2244:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2243:0  %kernel_data_V_2_11_load_3 = load i16* @kernel_data_V_2_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_11_load_3"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
branch2243:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2242:0  %kernel_data_V_2_10_load_3 = load i16* @kernel_data_V_2_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_10_load_3"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
branch2242:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2241:0  %kernel_data_V_2_9_load_3 = load i16* @kernel_data_V_2_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_9_load_3"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
branch2241:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2240:0  %kernel_data_V_2_8_load_3 = load i16* @kernel_data_V_2_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_8_load_3"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
branch2240:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2239:0  %kernel_data_V_2_7_load_2 = load i16* @kernel_data_V_2_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_7_load_2"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
branch2239:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2238:0  %kernel_data_V_2_6_load_2 = load i16* @kernel_data_V_2_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_6_load_2"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
branch2238:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2237:0  %kernel_data_V_2_5_load_2 = load i16* @kernel_data_V_2_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_5_load_2"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
branch2237:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2236:0  %kernel_data_V_2_4_load_2 = load i16* @kernel_data_V_2_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_4_load_2"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
branch2236:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2235:0  %kernel_data_V_2_3_load_2 = load i16* @kernel_data_V_2_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_3_load_2"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
branch2235:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2234:0  %kernel_data_V_2_2_load_2 = load i16* @kernel_data_V_2_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_2_load_2"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
branch2234:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2233:0  %kernel_data_V_2_1_load_2 = load i16* @kernel_data_V_2_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_1_load_2"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
branch2233:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2232:0  %kernel_data_V_2_0_load_2 = load i16* @kernel_data_V_2_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_0_load_2"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
branch2232:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2249:0  %kernel_data_V_2_17_load_3 = load i16* @kernel_data_V_2_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_17_load_3"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0">
<![CDATA[
branch2249:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2194:0  %kernel_data_V_2_34_load_3 = load i16* @kernel_data_V_2_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_34_load_3"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
branch2194:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2193:0  %kernel_data_V_2_33_load_3 = load i16* @kernel_data_V_2_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_33_load_3"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
branch2193:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2192:0  %kernel_data_V_2_32_load_3 = load i16* @kernel_data_V_2_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_32_load_3"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
branch2192:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2191:0  %kernel_data_V_2_31_load_2 = load i16* @kernel_data_V_2_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_31_load_2"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
branch2191:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2190:0  %kernel_data_V_2_30_load_2 = load i16* @kernel_data_V_2_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_30_load_2"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
branch2190:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2189:0  %kernel_data_V_2_29_load_2 = load i16* @kernel_data_V_2_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_29_load_2"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0">
<![CDATA[
branch2189:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2188:0  %kernel_data_V_2_28_load_2 = load i16* @kernel_data_V_2_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_28_load_2"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0">
<![CDATA[
branch2188:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2187:0  %kernel_data_V_2_27_load_2 = load i16* @kernel_data_V_2_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_27_load_2"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
branch2187:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2186:0  %kernel_data_V_2_26_load_2 = load i16* @kernel_data_V_2_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_26_load_2"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0">
<![CDATA[
branch2186:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2185:0  %kernel_data_V_2_25_load_2 = load i16* @kernel_data_V_2_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_25_load_2"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0">
<![CDATA[
branch2185:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2184:0  %kernel_data_V_2_24_load_2 = load i16* @kernel_data_V_2_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_24_load_2"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0">
<![CDATA[
branch2184:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2183:0  %kernel_data_V_2_23_load_3 = load i16* @kernel_data_V_2_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_23_load_3"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0">
<![CDATA[
branch2183:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2182:0  %kernel_data_V_2_22_load_3 = load i16* @kernel_data_V_2_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_22_load_3"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0">
<![CDATA[
branch2182:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2181:0  %kernel_data_V_2_21_load_3 = load i16* @kernel_data_V_2_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_21_load_3"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0">
<![CDATA[
branch2181:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2180:0  %kernel_data_V_2_20_load_3 = load i16* @kernel_data_V_2_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_20_load_3"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0">
<![CDATA[
branch2180:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2179:0  %kernel_data_V_2_19_load_3 = load i16* @kernel_data_V_2_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_19_load_3"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0">
<![CDATA[
branch2179:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2178:0  %kernel_data_V_2_18_load_3 = load i16* @kernel_data_V_2_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_18_load_3"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
branch2178:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2195:0  %kernel_data_V_2_35_load_3 = load i16* @kernel_data_V_2_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_35_load_3"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
branch2195:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2140:0  %kernel_data_V_2_52_load_2 = load i16* @kernel_data_V_2_52, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_52_load_2"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="0">
<![CDATA[
branch2140:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2139:0  %kernel_data_V_2_51_load_2 = load i16* @kernel_data_V_2_51, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_51_load_2"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0">
<![CDATA[
branch2139:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2138:0  %kernel_data_V_2_50_load_2 = load i16* @kernel_data_V_2_50, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_50_load_2"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0">
<![CDATA[
branch2138:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2137:0  %kernel_data_V_2_49_load_2 = load i16* @kernel_data_V_2_49, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_49_load_2"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0">
<![CDATA[
branch2137:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2136:0  %kernel_data_V_2_48_load_2 = load i16* @kernel_data_V_2_48, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_48_load_2"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0">
<![CDATA[
branch2136:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2135:0  %kernel_data_V_2_47_load_3 = load i16* @kernel_data_V_2_47, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_47_load_3"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0">
<![CDATA[
branch2135:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2134:0  %kernel_data_V_2_46_load_3 = load i16* @kernel_data_V_2_46, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_46_load_3"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0">
<![CDATA[
branch2134:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2133:0  %kernel_data_V_2_45_load_3 = load i16* @kernel_data_V_2_45, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_45_load_3"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="0">
<![CDATA[
branch2133:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2132:0  %kernel_data_V_2_44_load_3 = load i16* @kernel_data_V_2_44, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_44_load_3"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0">
<![CDATA[
branch2132:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2131:0  %kernel_data_V_2_43_load_3 = load i16* @kernel_data_V_2_43, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_43_load_3"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0">
<![CDATA[
branch2131:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2130:0  %kernel_data_V_2_42_load_3 = load i16* @kernel_data_V_2_42, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_42_load_3"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0">
<![CDATA[
branch2130:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2129:0  %kernel_data_V_2_41_load_3 = load i16* @kernel_data_V_2_41, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_41_load_3"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0">
<![CDATA[
branch2129:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2128:0  %kernel_data_V_2_40_load_3 = load i16* @kernel_data_V_2_40, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_40_load_3"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0">
<![CDATA[
branch2128:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2127:0  %kernel_data_V_2_39_load_3 = load i16* @kernel_data_V_2_39, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_39_load_3"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0">
<![CDATA[
branch2127:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2126:0  %kernel_data_V_2_38_load_3 = load i16* @kernel_data_V_2_38, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_38_load_3"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0">
<![CDATA[
branch2126:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2125:0  %kernel_data_V_2_37_load_3 = load i16* @kernel_data_V_2_37, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_37_load_3"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0">
<![CDATA[
branch2125:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2124:0  %kernel_data_V_2_36_load_3 = load i16* @kernel_data_V_2_36, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_36_load_3"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0">
<![CDATA[
branch2124:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2141:0  %kernel_data_V_2_53_load_2 = load i16* @kernel_data_V_2_53, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_53_load_2"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0">
<![CDATA[
branch2141:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2086:0  %kernel_data_V_2_70_load_3 = load i16* @kernel_data_V_2_70, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_70_load_3"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0">
<![CDATA[
branch2086:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2085:0  %kernel_data_V_2_69_load_3 = load i16* @kernel_data_V_2_69, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_69_load_3"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0">
<![CDATA[
branch2085:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2084:0  %kernel_data_V_2_68_load_3 = load i16* @kernel_data_V_2_68, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_68_load_3"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
branch2084:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2083:0  %kernel_data_V_2_67_load_3 = load i16* @kernel_data_V_2_67, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_67_load_3"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0">
<![CDATA[
branch2083:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2082:0  %kernel_data_V_2_66_load_3 = load i16* @kernel_data_V_2_66, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_66_load_3"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0">
<![CDATA[
branch2082:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2081:0  %kernel_data_V_2_65_load_3 = load i16* @kernel_data_V_2_65, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_65_load_3"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0">
<![CDATA[
branch2081:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2080:0  %kernel_data_V_2_64_load_3 = load i16* @kernel_data_V_2_64, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_64_load_3"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0">
<![CDATA[
branch2080:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2079:0  %kernel_data_V_2_63_load_3 = load i16* @kernel_data_V_2_63, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_63_load_3"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0">
<![CDATA[
branch2079:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2078:0  %kernel_data_V_2_62_load_3 = load i16* @kernel_data_V_2_62, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_62_load_3"/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0">
<![CDATA[
branch2078:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2077:0  %kernel_data_V_2_61_load_3 = load i16* @kernel_data_V_2_61, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_61_load_3"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0">
<![CDATA[
branch2077:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2076:0  %kernel_data_V_2_60_load_3 = load i16* @kernel_data_V_2_60, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_60_load_3"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0">
<![CDATA[
branch2076:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2075:0  %kernel_data_V_2_59_load_3 = load i16* @kernel_data_V_2_59, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_59_load_3"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0">
<![CDATA[
branch2075:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2074:0  %kernel_data_V_2_58_load_3 = load i16* @kernel_data_V_2_58, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_58_load_3"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0">
<![CDATA[
branch2074:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2073:0  %kernel_data_V_2_57_load_3 = load i16* @kernel_data_V_2_57, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_57_load_3"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0">
<![CDATA[
branch2073:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2072:0  %kernel_data_V_2_56_load_3 = load i16* @kernel_data_V_2_56, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_56_load_3"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0">
<![CDATA[
branch2072:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2071:0  %kernel_data_V_2_55_load_2 = load i16* @kernel_data_V_2_55, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_55_load_2"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0">
<![CDATA[
branch2071:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2070:0  %kernel_data_V_2_54_load_2 = load i16* @kernel_data_V_2_54, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_54_load_2"/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0">
<![CDATA[
branch2070:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch2087:0  %kernel_data_V_2_71_load_3 = load i16* @kernel_data_V_2_71, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_71_load_3"/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0">
<![CDATA[
branch2087:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1960:0  %kernel_data_V_2_16_load_4 = load i16* @kernel_data_V_2_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_16_load_4"/></StgValue>
</operation>

<operation id="700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0">
<![CDATA[
branch1960:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1959:0  %kernel_data_V_2_15_load_4 = load i16* @kernel_data_V_2_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_15_load_4"/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="0">
<![CDATA[
branch1959:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1958:0  %kernel_data_V_2_14_load_4 = load i16* @kernel_data_V_2_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_14_load_4"/></StgValue>
</operation>

<operation id="704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="0">
<![CDATA[
branch1958:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1957:0  %kernel_data_V_2_13_load_4 = load i16* @kernel_data_V_2_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_13_load_4"/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="0">
<![CDATA[
branch1957:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1956:0  %kernel_data_V_2_12_load_4 = load i16* @kernel_data_V_2_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_12_load_4"/></StgValue>
</operation>

<operation id="708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0">
<![CDATA[
branch1956:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1955:0  %kernel_data_V_2_11_load_4 = load i16* @kernel_data_V_2_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_11_load_4"/></StgValue>
</operation>

<operation id="710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0">
<![CDATA[
branch1955:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1954:0  %kernel_data_V_2_10_load_4 = load i16* @kernel_data_V_2_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_10_load_4"/></StgValue>
</operation>

<operation id="712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0">
<![CDATA[
branch1954:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1953:0  %kernel_data_V_2_9_load_4 = load i16* @kernel_data_V_2_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_9_load_4"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0">
<![CDATA[
branch1953:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1952:0  %kernel_data_V_2_8_load_4 = load i16* @kernel_data_V_2_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_8_load_4"/></StgValue>
</operation>

<operation id="716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0">
<![CDATA[
branch1952:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1951:0  %kernel_data_V_2_7_load_3 = load i16* @kernel_data_V_2_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_7_load_3"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0">
<![CDATA[
branch1951:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1950:0  %kernel_data_V_2_6_load_3 = load i16* @kernel_data_V_2_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_6_load_3"/></StgValue>
</operation>

<operation id="720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
branch1950:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1949:0  %kernel_data_V_2_5_load_3 = load i16* @kernel_data_V_2_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_5_load_3"/></StgValue>
</operation>

<operation id="722" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0">
<![CDATA[
branch1949:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1948:0  %kernel_data_V_2_4_load_3 = load i16* @kernel_data_V_2_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_4_load_3"/></StgValue>
</operation>

<operation id="724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0">
<![CDATA[
branch1948:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="725" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1947:0  %kernel_data_V_2_3_load_3 = load i16* @kernel_data_V_2_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_3_load_3"/></StgValue>
</operation>

<operation id="726" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0">
<![CDATA[
branch1947:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1946:0  %kernel_data_V_2_2_load_3 = load i16* @kernel_data_V_2_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_2_load_3"/></StgValue>
</operation>

<operation id="728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0">
<![CDATA[
branch1946:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="729" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1945:0  %kernel_data_V_2_1_load_3 = load i16* @kernel_data_V_2_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_1_load_3"/></StgValue>
</operation>

<operation id="730" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="0">
<![CDATA[
branch1945:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1944:0  %kernel_data_V_2_0_load_3 = load i16* @kernel_data_V_2_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_0_load_3"/></StgValue>
</operation>

<operation id="732" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0">
<![CDATA[
branch1944:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="733" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1961:0  %kernel_data_V_2_17_load_4 = load i16* @kernel_data_V_2_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_17_load_4"/></StgValue>
</operation>

<operation id="734" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0">
<![CDATA[
branch1961:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1906:0  %kernel_data_V_2_34_load_4 = load i16* @kernel_data_V_2_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_34_load_4"/></StgValue>
</operation>

<operation id="736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0">
<![CDATA[
branch1906:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="737" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1905:0  %kernel_data_V_2_33_load_4 = load i16* @kernel_data_V_2_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_33_load_4"/></StgValue>
</operation>

<operation id="738" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0">
<![CDATA[
branch1905:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1904:0  %kernel_data_V_2_32_load_4 = load i16* @kernel_data_V_2_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_32_load_4"/></StgValue>
</operation>

<operation id="740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0">
<![CDATA[
branch1904:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="741" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1903:0  %kernel_data_V_2_31_load_3 = load i16* @kernel_data_V_2_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_31_load_3"/></StgValue>
</operation>

<operation id="742" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="0">
<![CDATA[
branch1903:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1902:0  %kernel_data_V_2_30_load_3 = load i16* @kernel_data_V_2_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_30_load_3"/></StgValue>
</operation>

<operation id="744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0">
<![CDATA[
branch1902:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="745" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1901:0  %kernel_data_V_2_29_load_3 = load i16* @kernel_data_V_2_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_29_load_3"/></StgValue>
</operation>

<operation id="746" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0">
<![CDATA[
branch1901:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1900:0  %kernel_data_V_2_28_load_3 = load i16* @kernel_data_V_2_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_28_load_3"/></StgValue>
</operation>

<operation id="748" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0">
<![CDATA[
branch1900:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="749" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1899:0  %kernel_data_V_2_27_load_3 = load i16* @kernel_data_V_2_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_27_load_3"/></StgValue>
</operation>

<operation id="750" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0">
<![CDATA[
branch1899:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1898:0  %kernel_data_V_2_26_load_3 = load i16* @kernel_data_V_2_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_26_load_3"/></StgValue>
</operation>

<operation id="752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0">
<![CDATA[
branch1898:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="753" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1897:0  %kernel_data_V_2_25_load_3 = load i16* @kernel_data_V_2_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_25_load_3"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0">
<![CDATA[
branch1897:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1896:0  %kernel_data_V_2_24_load_3 = load i16* @kernel_data_V_2_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_24_load_3"/></StgValue>
</operation>

<operation id="756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0">
<![CDATA[
branch1896:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1895:0  %kernel_data_V_2_23_load_4 = load i16* @kernel_data_V_2_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_23_load_4"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0">
<![CDATA[
branch1895:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1894:0  %kernel_data_V_2_22_load_4 = load i16* @kernel_data_V_2_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_22_load_4"/></StgValue>
</operation>

<operation id="760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0">
<![CDATA[
branch1894:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="761" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1893:0  %kernel_data_V_2_21_load_4 = load i16* @kernel_data_V_2_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_21_load_4"/></StgValue>
</operation>

<operation id="762" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0">
<![CDATA[
branch1893:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1892:0  %kernel_data_V_2_20_load_4 = load i16* @kernel_data_V_2_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_20_load_4"/></StgValue>
</operation>

<operation id="764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0">
<![CDATA[
branch1892:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="765" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1891:0  %kernel_data_V_2_19_load_4 = load i16* @kernel_data_V_2_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_19_load_4"/></StgValue>
</operation>

<operation id="766" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0">
<![CDATA[
branch1891:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1890:0  %kernel_data_V_2_18_load_4 = load i16* @kernel_data_V_2_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_18_load_4"/></StgValue>
</operation>

<operation id="768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0">
<![CDATA[
branch1890:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1907:0  %kernel_data_V_2_35_load_4 = load i16* @kernel_data_V_2_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_35_load_4"/></StgValue>
</operation>

<operation id="770" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0">
<![CDATA[
branch1907:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1852:0  %kernel_data_V_2_52_load_3 = load i16* @kernel_data_V_2_52, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_52_load_3"/></StgValue>
</operation>

<operation id="772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="0">
<![CDATA[
branch1852:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="773" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1851:0  %kernel_data_V_2_51_load_3 = load i16* @kernel_data_V_2_51, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_51_load_3"/></StgValue>
</operation>

<operation id="774" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0">
<![CDATA[
branch1851:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1850:0  %kernel_data_V_2_50_load_3 = load i16* @kernel_data_V_2_50, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_50_load_3"/></StgValue>
</operation>

<operation id="776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0">
<![CDATA[
branch1850:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1849:0  %kernel_data_V_2_49_load_3 = load i16* @kernel_data_V_2_49, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_49_load_3"/></StgValue>
</operation>

<operation id="778" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0">
<![CDATA[
branch1849:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1848:0  %kernel_data_V_2_48_load_3 = load i16* @kernel_data_V_2_48, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_48_load_3"/></StgValue>
</operation>

<operation id="780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0">
<![CDATA[
branch1848:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1847:0  %kernel_data_V_2_47_load_4 = load i16* @kernel_data_V_2_47, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_47_load_4"/></StgValue>
</operation>

<operation id="782" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0">
<![CDATA[
branch1847:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1846:0  %kernel_data_V_2_46_load_4 = load i16* @kernel_data_V_2_46, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_46_load_4"/></StgValue>
</operation>

<operation id="784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0">
<![CDATA[
branch1846:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="785" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1845:0  %kernel_data_V_2_45_load_4 = load i16* @kernel_data_V_2_45, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_45_load_4"/></StgValue>
</operation>

<operation id="786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0">
<![CDATA[
branch1845:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1844:0  %kernel_data_V_2_44_load_4 = load i16* @kernel_data_V_2_44, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_44_load_4"/></StgValue>
</operation>

<operation id="788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0">
<![CDATA[
branch1844:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1843:0  %kernel_data_V_2_43_load_4 = load i16* @kernel_data_V_2_43, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_43_load_4"/></StgValue>
</operation>

<operation id="790" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0">
<![CDATA[
branch1843:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1842:0  %kernel_data_V_2_42_load_4 = load i16* @kernel_data_V_2_42, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_42_load_4"/></StgValue>
</operation>

<operation id="792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0">
<![CDATA[
branch1842:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="793" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1841:0  %kernel_data_V_2_41_load_4 = load i16* @kernel_data_V_2_41, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_41_load_4"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0">
<![CDATA[
branch1841:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1840:0  %kernel_data_V_2_40_load_4 = load i16* @kernel_data_V_2_40, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_40_load_4"/></StgValue>
</operation>

<operation id="796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0">
<![CDATA[
branch1840:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1839:0  %kernel_data_V_2_39_load_4 = load i16* @kernel_data_V_2_39, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_39_load_4"/></StgValue>
</operation>

<operation id="798" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0">
<![CDATA[
branch1839:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1838:0  %kernel_data_V_2_38_load_4 = load i16* @kernel_data_V_2_38, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_38_load_4"/></StgValue>
</operation>

<operation id="800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0">
<![CDATA[
branch1838:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="801" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1837:0  %kernel_data_V_2_37_load_4 = load i16* @kernel_data_V_2_37, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_37_load_4"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0">
<![CDATA[
branch1837:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1836:0  %kernel_data_V_2_36_load_4 = load i16* @kernel_data_V_2_36, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_36_load_4"/></StgValue>
</operation>

<operation id="804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0">
<![CDATA[
branch1836:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1853:0  %kernel_data_V_2_53_load_3 = load i16* @kernel_data_V_2_53, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_53_load_3"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0">
<![CDATA[
branch1853:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1798:0  %kernel_data_V_2_70_load_4 = load i16* @kernel_data_V_2_70, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_70_load_4"/></StgValue>
</operation>

<operation id="808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0">
<![CDATA[
branch1798:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1797:0  %kernel_data_V_2_69_load_4 = load i16* @kernel_data_V_2_69, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_69_load_4"/></StgValue>
</operation>

<operation id="810" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0">
<![CDATA[
branch1797:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1796:0  %kernel_data_V_2_68_load_4 = load i16* @kernel_data_V_2_68, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_68_load_4"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0">
<![CDATA[
branch1796:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1795:0  %kernel_data_V_2_67_load_4 = load i16* @kernel_data_V_2_67, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_67_load_4"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0">
<![CDATA[
branch1795:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1794:0  %kernel_data_V_2_66_load_4 = load i16* @kernel_data_V_2_66, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_66_load_4"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0">
<![CDATA[
branch1794:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1793:0  %kernel_data_V_2_65_load_4 = load i16* @kernel_data_V_2_65, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_65_load_4"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0">
<![CDATA[
branch1793:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1792:0  %kernel_data_V_2_64_load_4 = load i16* @kernel_data_V_2_64, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_64_load_4"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0">
<![CDATA[
branch1792:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1791:0  %kernel_data_V_2_63_load_4 = load i16* @kernel_data_V_2_63, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_63_load_4"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0">
<![CDATA[
branch1791:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1790:0  %kernel_data_V_2_62_load_4 = load i16* @kernel_data_V_2_62, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_62_load_4"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0">
<![CDATA[
branch1790:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1789:0  %kernel_data_V_2_61_load_4 = load i16* @kernel_data_V_2_61, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_61_load_4"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0">
<![CDATA[
branch1789:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="827" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1788:0  %kernel_data_V_2_60_load_4 = load i16* @kernel_data_V_2_60, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_60_load_4"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
branch1788:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="829" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1787:0  %kernel_data_V_2_59_load_4 = load i16* @kernel_data_V_2_59, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_59_load_4"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0">
<![CDATA[
branch1787:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="831" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1786:0  %kernel_data_V_2_58_load_4 = load i16* @kernel_data_V_2_58, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_58_load_4"/></StgValue>
</operation>

<operation id="832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0">
<![CDATA[
branch1786:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1785:0  %kernel_data_V_2_57_load_4 = load i16* @kernel_data_V_2_57, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_57_load_4"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0">
<![CDATA[
branch1785:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1784:0  %kernel_data_V_2_56_load_4 = load i16* @kernel_data_V_2_56, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_56_load_4"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0">
<![CDATA[
branch1784:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1783:0  %kernel_data_V_2_55_load_3 = load i16* @kernel_data_V_2_55, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_55_load_3"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0">
<![CDATA[
branch1783:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1782:0  %kernel_data_V_2_54_load_3 = load i16* @kernel_data_V_2_54, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_54_load_3"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0">
<![CDATA[
branch1782:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1799:0  %kernel_data_V_2_71_load_4 = load i16* @kernel_data_V_2_71, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_71_load_4"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0">
<![CDATA[
branch1799:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1672:0  %kernel_data_V_2_16_load_5 = load i16* @kernel_data_V_2_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_16_load_5"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="0">
<![CDATA[
branch1672:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1671:0  %kernel_data_V_2_15_load_5 = load i16* @kernel_data_V_2_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_15_load_5"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0">
<![CDATA[
branch1671:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="847" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1670:0  %kernel_data_V_2_14_load_5 = load i16* @kernel_data_V_2_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_14_load_5"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0">
<![CDATA[
branch1670:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1669:0  %kernel_data_V_2_13_load_5 = load i16* @kernel_data_V_2_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_13_load_5"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0">
<![CDATA[
branch1669:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="851" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1668:0  %kernel_data_V_2_12_load_5 = load i16* @kernel_data_V_2_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_12_load_5"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0">
<![CDATA[
branch1668:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1667:0  %kernel_data_V_2_11_load_5 = load i16* @kernel_data_V_2_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_11_load_5"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0">
<![CDATA[
branch1667:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1666:0  %kernel_data_V_2_10_load_5 = load i16* @kernel_data_V_2_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_10_load_5"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="0">
<![CDATA[
branch1666:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1665:0  %kernel_data_V_2_9_load_5 = load i16* @kernel_data_V_2_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_9_load_5"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="0">
<![CDATA[
branch1665:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1664:0  %kernel_data_V_2_8_load_5 = load i16* @kernel_data_V_2_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_8_load_5"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="0">
<![CDATA[
branch1664:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1663:0  %kernel_data_V_2_7_load_4 = load i16* @kernel_data_V_2_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_7_load_4"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0">
<![CDATA[
branch1663:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1662:0  %kernel_data_V_2_6_load_4 = load i16* @kernel_data_V_2_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_6_load_4"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="0">
<![CDATA[
branch1662:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1661:0  %kernel_data_V_2_5_load_4 = load i16* @kernel_data_V_2_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_5_load_4"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="0">
<![CDATA[
branch1661:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1660:0  %kernel_data_V_2_4_load_4 = load i16* @kernel_data_V_2_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_4_load_4"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0">
<![CDATA[
branch1660:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1659:0  %kernel_data_V_2_3_load_4 = load i16* @kernel_data_V_2_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_3_load_4"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="0">
<![CDATA[
branch1659:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1658:0  %kernel_data_V_2_2_load_4 = load i16* @kernel_data_V_2_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_2_load_4"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="0">
<![CDATA[
branch1658:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1657:0  %kernel_data_V_2_1_load_4 = load i16* @kernel_data_V_2_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_1_load_4"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="0">
<![CDATA[
branch1657:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1656:0  %kernel_data_V_2_0_load_4 = load i16* @kernel_data_V_2_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_0_load_4"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0">
<![CDATA[
branch1656:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1673:0  %kernel_data_V_2_17_load_5 = load i16* @kernel_data_V_2_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_17_load_5"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="0">
<![CDATA[
branch1673:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1618:0  %kernel_data_V_2_34_load_5 = load i16* @kernel_data_V_2_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_34_load_5"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="0">
<![CDATA[
branch1618:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1617:0  %kernel_data_V_2_33_load_5 = load i16* @kernel_data_V_2_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_33_load_5"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="0">
<![CDATA[
branch1617:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1616:0  %kernel_data_V_2_32_load_5 = load i16* @kernel_data_V_2_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_32_load_5"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="0">
<![CDATA[
branch1616:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="885" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1615:0  %kernel_data_V_2_31_load_4 = load i16* @kernel_data_V_2_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_31_load_4"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0">
<![CDATA[
branch1615:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1614:0  %kernel_data_V_2_30_load_4 = load i16* @kernel_data_V_2_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_30_load_4"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0">
<![CDATA[
branch1614:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1613:0  %kernel_data_V_2_29_load_4 = load i16* @kernel_data_V_2_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_29_load_4"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="0">
<![CDATA[
branch1613:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1612:0  %kernel_data_V_2_28_load_4 = load i16* @kernel_data_V_2_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_28_load_4"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0">
<![CDATA[
branch1612:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1611:0  %kernel_data_V_2_27_load_4 = load i16* @kernel_data_V_2_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_27_load_4"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0">
<![CDATA[
branch1611:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1610:0  %kernel_data_V_2_26_load_4 = load i16* @kernel_data_V_2_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_26_load_4"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="0">
<![CDATA[
branch1610:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1609:0  %kernel_data_V_2_25_load_4 = load i16* @kernel_data_V_2_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_25_load_4"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0">
<![CDATA[
branch1609:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1608:0  %kernel_data_V_2_24_load_4 = load i16* @kernel_data_V_2_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_24_load_4"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="0">
<![CDATA[
branch1608:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1607:0  %kernel_data_V_2_23_load_5 = load i16* @kernel_data_V_2_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_23_load_5"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="0">
<![CDATA[
branch1607:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1606:0  %kernel_data_V_2_22_load_5 = load i16* @kernel_data_V_2_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_22_load_5"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="0">
<![CDATA[
branch1606:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1605:0  %kernel_data_V_2_21_load_5 = load i16* @kernel_data_V_2_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_21_load_5"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="0">
<![CDATA[
branch1605:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1604:0  %kernel_data_V_2_20_load_5 = load i16* @kernel_data_V_2_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_20_load_5"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="0">
<![CDATA[
branch1604:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1603:0  %kernel_data_V_2_19_load_5 = load i16* @kernel_data_V_2_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_19_load_5"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0">
<![CDATA[
branch1603:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1602:0  %kernel_data_V_2_18_load_5 = load i16* @kernel_data_V_2_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_18_load_5"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="0">
<![CDATA[
branch1602:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1619:0  %kernel_data_V_2_35_load_5 = load i16* @kernel_data_V_2_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_35_load_5"/></StgValue>
</operation>

<operation id="914" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="0">
<![CDATA[
branch1619:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1564:0  %kernel_data_V_2_52_load_4 = load i16* @kernel_data_V_2_52, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_52_load_4"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="0">
<![CDATA[
branch1564:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1563:0  %kernel_data_V_2_51_load_4 = load i16* @kernel_data_V_2_51, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_51_load_4"/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0">
<![CDATA[
branch1563:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1562:0  %kernel_data_V_2_50_load_4 = load i16* @kernel_data_V_2_50, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_50_load_4"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0">
<![CDATA[
branch1562:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1561:0  %kernel_data_V_2_49_load_4 = load i16* @kernel_data_V_2_49, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_49_load_4"/></StgValue>
</operation>

<operation id="922" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0">
<![CDATA[
branch1561:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="923" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1560:0  %kernel_data_V_2_48_load_4 = load i16* @kernel_data_V_2_48, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_48_load_4"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="0">
<![CDATA[
branch1560:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="925" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1559:0  %kernel_data_V_2_47_load_5 = load i16* @kernel_data_V_2_47, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_47_load_5"/></StgValue>
</operation>

<operation id="926" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0">
<![CDATA[
branch1559:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1558:0  %kernel_data_V_2_46_load_5 = load i16* @kernel_data_V_2_46, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_46_load_5"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="0">
<![CDATA[
branch1558:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="929" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1557:0  %kernel_data_V_2_45_load_5 = load i16* @kernel_data_V_2_45, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_45_load_5"/></StgValue>
</operation>

<operation id="930" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="0">
<![CDATA[
branch1557:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1556:0  %kernel_data_V_2_44_load_5 = load i16* @kernel_data_V_2_44, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_44_load_5"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="0">
<![CDATA[
branch1556:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="933" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1555:0  %kernel_data_V_2_43_load_5 = load i16* @kernel_data_V_2_43, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_43_load_5"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0">
<![CDATA[
branch1555:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1554:0  %kernel_data_V_2_42_load_5 = load i16* @kernel_data_V_2_42, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_42_load_5"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0">
<![CDATA[
branch1554:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="937" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1553:0  %kernel_data_V_2_41_load_5 = load i16* @kernel_data_V_2_41, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_41_load_5"/></StgValue>
</operation>

<operation id="938" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="0">
<![CDATA[
branch1553:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="939" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1552:0  %kernel_data_V_2_40_load_5 = load i16* @kernel_data_V_2_40, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_40_load_5"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="0">
<![CDATA[
branch1552:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="941" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1551:0  %kernel_data_V_2_39_load_5 = load i16* @kernel_data_V_2_39, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_39_load_5"/></StgValue>
</operation>

<operation id="942" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0">
<![CDATA[
branch1551:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="943" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1550:0  %kernel_data_V_2_38_load_5 = load i16* @kernel_data_V_2_38, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_38_load_5"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="0">
<![CDATA[
branch1550:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="945" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1549:0  %kernel_data_V_2_37_load_5 = load i16* @kernel_data_V_2_37, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_37_load_5"/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="0">
<![CDATA[
branch1549:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1548:0  %kernel_data_V_2_36_load_5 = load i16* @kernel_data_V_2_36, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_36_load_5"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="0" op_0_bw="0">
<![CDATA[
branch1548:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1565:0  %kernel_data_V_2_53_load_4 = load i16* @kernel_data_V_2_53, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_53_load_4"/></StgValue>
</operation>

<operation id="950" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="0">
<![CDATA[
branch1565:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="951" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1510:0  %kernel_data_V_2_70_load_5 = load i16* @kernel_data_V_2_70, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_70_load_5"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="0">
<![CDATA[
branch1510:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1509:0  %kernel_data_V_2_69_load_5 = load i16* @kernel_data_V_2_69, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_69_load_5"/></StgValue>
</operation>

<operation id="954" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="0">
<![CDATA[
branch1509:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1508:0  %kernel_data_V_2_68_load_5 = load i16* @kernel_data_V_2_68, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_68_load_5"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="0">
<![CDATA[
branch1508:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1507:0  %kernel_data_V_2_67_load_5 = load i16* @kernel_data_V_2_67, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_67_load_5"/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="0">
<![CDATA[
branch1507:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1506:0  %kernel_data_V_2_66_load_5 = load i16* @kernel_data_V_2_66, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_66_load_5"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="0">
<![CDATA[
branch1506:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1505:0  %kernel_data_V_2_65_load_5 = load i16* @kernel_data_V_2_65, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_65_load_5"/></StgValue>
</operation>

<operation id="962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="0">
<![CDATA[
branch1505:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="963" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1504:0  %kernel_data_V_2_64_load_5 = load i16* @kernel_data_V_2_64, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_64_load_5"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="0">
<![CDATA[
branch1504:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="965" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1503:0  %kernel_data_V_2_63_load_5 = load i16* @kernel_data_V_2_63, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_63_load_5"/></StgValue>
</operation>

<operation id="966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="0">
<![CDATA[
branch1503:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="967" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1502:0  %kernel_data_V_2_62_load_5 = load i16* @kernel_data_V_2_62, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_62_load_5"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="0">
<![CDATA[
branch1502:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="969" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1501:0  %kernel_data_V_2_61_load_5 = load i16* @kernel_data_V_2_61, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_61_load_5"/></StgValue>
</operation>

<operation id="970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="0">
<![CDATA[
branch1501:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="971" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1500:0  %kernel_data_V_2_60_load_5 = load i16* @kernel_data_V_2_60, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_60_load_5"/></StgValue>
</operation>

<operation id="972" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="0">
<![CDATA[
branch1500:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="973" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1499:0  %kernel_data_V_2_59_load_5 = load i16* @kernel_data_V_2_59, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_59_load_5"/></StgValue>
</operation>

<operation id="974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0">
<![CDATA[
branch1499:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="975" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1498:0  %kernel_data_V_2_58_load_5 = load i16* @kernel_data_V_2_58, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_58_load_5"/></StgValue>
</operation>

<operation id="976" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="0">
<![CDATA[
branch1498:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="977" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1497:0  %kernel_data_V_2_57_load_5 = load i16* @kernel_data_V_2_57, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_57_load_5"/></StgValue>
</operation>

<operation id="978" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="0">
<![CDATA[
branch1497:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="979" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1496:0  %kernel_data_V_2_56_load_5 = load i16* @kernel_data_V_2_56, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_56_load_5"/></StgValue>
</operation>

<operation id="980" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="0">
<![CDATA[
branch1496:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="981" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1495:0  %kernel_data_V_2_55_load_4 = load i16* @kernel_data_V_2_55, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_55_load_4"/></StgValue>
</operation>

<operation id="982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0">
<![CDATA[
branch1495:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="983" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1494:0  %kernel_data_V_2_54_load_4 = load i16* @kernel_data_V_2_54, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_54_load_4"/></StgValue>
</operation>

<operation id="984" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="0">
<![CDATA[
branch1494:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1511:0  %kernel_data_V_2_71_load_5 = load i16* @kernel_data_V_2_71, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_71_load_5"/></StgValue>
</operation>

<operation id="986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="0">
<![CDATA[
branch1511:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="987" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1384:0  %kernel_data_V_2_16_load_6 = load i16* @kernel_data_V_2_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_16_load_6"/></StgValue>
</operation>

<operation id="988" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="0">
<![CDATA[
branch1384:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1383:0  %kernel_data_V_2_15_load_6 = load i16* @kernel_data_V_2_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_15_load_6"/></StgValue>
</operation>

<operation id="990" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="0">
<![CDATA[
branch1383:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="991" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1382:0  %kernel_data_V_2_14_load_6 = load i16* @kernel_data_V_2_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_14_load_6"/></StgValue>
</operation>

<operation id="992" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="0">
<![CDATA[
branch1382:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="993" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1381:0  %kernel_data_V_2_13_load_6 = load i16* @kernel_data_V_2_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_13_load_6"/></StgValue>
</operation>

<operation id="994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="0">
<![CDATA[
branch1381:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="995" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1380:0  %kernel_data_V_2_12_load_6 = load i16* @kernel_data_V_2_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_12_load_6"/></StgValue>
</operation>

<operation id="996" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="0">
<![CDATA[
branch1380:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="997" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1379:0  %kernel_data_V_2_11_load_6 = load i16* @kernel_data_V_2_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_11_load_6"/></StgValue>
</operation>

<operation id="998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="0">
<![CDATA[
branch1379:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="999" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1378:0  %kernel_data_V_2_10_load_6 = load i16* @kernel_data_V_2_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_10_load_6"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="0">
<![CDATA[
branch1378:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1377:0  %kernel_data_V_2_9_load_6 = load i16* @kernel_data_V_2_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_9_load_6"/></StgValue>
</operation>

<operation id="1002" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="0">
<![CDATA[
branch1377:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1003" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1376:0  %kernel_data_V_2_8_load_6 = load i16* @kernel_data_V_2_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_8_load_6"/></StgValue>
</operation>

<operation id="1004" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="0">
<![CDATA[
branch1376:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1005" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1375:0  %kernel_data_V_2_7_load_5 = load i16* @kernel_data_V_2_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_7_load_5"/></StgValue>
</operation>

<operation id="1006" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="0">
<![CDATA[
branch1375:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1007" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1374:0  %kernel_data_V_2_6_load_5 = load i16* @kernel_data_V_2_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_6_load_5"/></StgValue>
</operation>

<operation id="1008" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="0">
<![CDATA[
branch1374:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1009" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1373:0  %kernel_data_V_2_5_load_5 = load i16* @kernel_data_V_2_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_5_load_5"/></StgValue>
</operation>

<operation id="1010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="0">
<![CDATA[
branch1373:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1011" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1372:0  %kernel_data_V_2_4_load_5 = load i16* @kernel_data_V_2_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_4_load_5"/></StgValue>
</operation>

<operation id="1012" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="0">
<![CDATA[
branch1372:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1013" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1371:0  %kernel_data_V_2_3_load_5 = load i16* @kernel_data_V_2_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_3_load_5"/></StgValue>
</operation>

<operation id="1014" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="0">
<![CDATA[
branch1371:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1015" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1370:0  %kernel_data_V_2_2_load_5 = load i16* @kernel_data_V_2_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_2_load_5"/></StgValue>
</operation>

<operation id="1016" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="0">
<![CDATA[
branch1370:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1017" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1369:0  %kernel_data_V_2_1_load_5 = load i16* @kernel_data_V_2_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_1_load_5"/></StgValue>
</operation>

<operation id="1018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0">
<![CDATA[
branch1369:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1019" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1368:0  %kernel_data_V_2_0_load_5 = load i16* @kernel_data_V_2_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_0_load_5"/></StgValue>
</operation>

<operation id="1020" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="0">
<![CDATA[
branch1368:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1385:0  %kernel_data_V_2_17_load_6 = load i16* @kernel_data_V_2_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_17_load_6"/></StgValue>
</operation>

<operation id="1022" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0">
<![CDATA[
branch1385:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1023" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1330:0  %kernel_data_V_2_34_load_6 = load i16* @kernel_data_V_2_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_34_load_6"/></StgValue>
</operation>

<operation id="1024" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0">
<![CDATA[
branch1330:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1329:0  %kernel_data_V_2_33_load_6 = load i16* @kernel_data_V_2_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_33_load_6"/></StgValue>
</operation>

<operation id="1026" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="0">
<![CDATA[
branch1329:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1027" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1328:0  %kernel_data_V_2_32_load_6 = load i16* @kernel_data_V_2_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_32_load_6"/></StgValue>
</operation>

<operation id="1028" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="0">
<![CDATA[
branch1328:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1029" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1327:0  %kernel_data_V_2_31_load_5 = load i16* @kernel_data_V_2_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_31_load_5"/></StgValue>
</operation>

<operation id="1030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="0">
<![CDATA[
branch1327:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1031" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1326:0  %kernel_data_V_2_30_load_5 = load i16* @kernel_data_V_2_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_30_load_5"/></StgValue>
</operation>

<operation id="1032" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="0">
<![CDATA[
branch1326:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1033" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1325:0  %kernel_data_V_2_29_load_5 = load i16* @kernel_data_V_2_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_29_load_5"/></StgValue>
</operation>

<operation id="1034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="0">
<![CDATA[
branch1325:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1035" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1324:0  %kernel_data_V_2_28_load_5 = load i16* @kernel_data_V_2_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_28_load_5"/></StgValue>
</operation>

<operation id="1036" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="0" op_0_bw="0">
<![CDATA[
branch1324:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1037" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1323:0  %kernel_data_V_2_27_load_5 = load i16* @kernel_data_V_2_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_27_load_5"/></StgValue>
</operation>

<operation id="1038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="0">
<![CDATA[
branch1323:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1039" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1322:0  %kernel_data_V_2_26_load_5 = load i16* @kernel_data_V_2_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_26_load_5"/></StgValue>
</operation>

<operation id="1040" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="0">
<![CDATA[
branch1322:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1041" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1321:0  %kernel_data_V_2_25_load_5 = load i16* @kernel_data_V_2_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_25_load_5"/></StgValue>
</operation>

<operation id="1042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="0">
<![CDATA[
branch1321:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1043" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1320:0  %kernel_data_V_2_24_load_5 = load i16* @kernel_data_V_2_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_24_load_5"/></StgValue>
</operation>

<operation id="1044" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="0">
<![CDATA[
branch1320:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1045" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1319:0  %kernel_data_V_2_23_load_6 = load i16* @kernel_data_V_2_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_23_load_6"/></StgValue>
</operation>

<operation id="1046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="0">
<![CDATA[
branch1319:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1047" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1318:0  %kernel_data_V_2_22_load_6 = load i16* @kernel_data_V_2_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_22_load_6"/></StgValue>
</operation>

<operation id="1048" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="0">
<![CDATA[
branch1318:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1049" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1317:0  %kernel_data_V_2_21_load_6 = load i16* @kernel_data_V_2_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_21_load_6"/></StgValue>
</operation>

<operation id="1050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="0" op_0_bw="0">
<![CDATA[
branch1317:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1051" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1316:0  %kernel_data_V_2_20_load_6 = load i16* @kernel_data_V_2_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_20_load_6"/></StgValue>
</operation>

<operation id="1052" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="0">
<![CDATA[
branch1316:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1053" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1315:0  %kernel_data_V_2_19_load_6 = load i16* @kernel_data_V_2_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_19_load_6"/></StgValue>
</operation>

<operation id="1054" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="0" op_0_bw="0">
<![CDATA[
branch1315:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1055" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1314:0  %kernel_data_V_2_18_load_6 = load i16* @kernel_data_V_2_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_18_load_6"/></StgValue>
</operation>

<operation id="1056" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="0" op_0_bw="0">
<![CDATA[
branch1314:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1057" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1331:0  %kernel_data_V_2_35_load_6 = load i16* @kernel_data_V_2_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_35_load_6"/></StgValue>
</operation>

<operation id="1058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="0">
<![CDATA[
branch1331:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1059" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1276:0  %kernel_data_V_2_52_load_5 = load i16* @kernel_data_V_2_52, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_52_load_5"/></StgValue>
</operation>

<operation id="1060" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="0">
<![CDATA[
branch1276:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1061" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1275:0  %kernel_data_V_2_51_load_5 = load i16* @kernel_data_V_2_51, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_51_load_5"/></StgValue>
</operation>

<operation id="1062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="0">
<![CDATA[
branch1275:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1063" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1274:0  %kernel_data_V_2_50_load_5 = load i16* @kernel_data_V_2_50, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_50_load_5"/></StgValue>
</operation>

<operation id="1064" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="0">
<![CDATA[
branch1274:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1065" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1273:0  %kernel_data_V_2_49_load_5 = load i16* @kernel_data_V_2_49, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_49_load_5"/></StgValue>
</operation>

<operation id="1066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0">
<![CDATA[
branch1273:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1067" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1272:0  %kernel_data_V_2_48_load_5 = load i16* @kernel_data_V_2_48, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_48_load_5"/></StgValue>
</operation>

<operation id="1068" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="0" op_0_bw="0">
<![CDATA[
branch1272:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1069" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1271:0  %kernel_data_V_2_47_load_6 = load i16* @kernel_data_V_2_47, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_47_load_6"/></StgValue>
</operation>

<operation id="1070" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0">
<![CDATA[
branch1271:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1071" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1270:0  %kernel_data_V_2_46_load_6 = load i16* @kernel_data_V_2_46, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_46_load_6"/></StgValue>
</operation>

<operation id="1072" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="0">
<![CDATA[
branch1270:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1073" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1269:0  %kernel_data_V_2_45_load_6 = load i16* @kernel_data_V_2_45, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_45_load_6"/></StgValue>
</operation>

<operation id="1074" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="0">
<![CDATA[
branch1269:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1075" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1268:0  %kernel_data_V_2_44_load_6 = load i16* @kernel_data_V_2_44, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_44_load_6"/></StgValue>
</operation>

<operation id="1076" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="0">
<![CDATA[
branch1268:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1077" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1267:0  %kernel_data_V_2_43_load_6 = load i16* @kernel_data_V_2_43, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_43_load_6"/></StgValue>
</operation>

<operation id="1078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="0">
<![CDATA[
branch1267:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1079" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1266:0  %kernel_data_V_2_42_load_6 = load i16* @kernel_data_V_2_42, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_42_load_6"/></StgValue>
</operation>

<operation id="1080" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="0" op_0_bw="0">
<![CDATA[
branch1266:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1081" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1265:0  %kernel_data_V_2_41_load_6 = load i16* @kernel_data_V_2_41, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_41_load_6"/></StgValue>
</operation>

<operation id="1082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="0">
<![CDATA[
branch1265:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1083" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1264:0  %kernel_data_V_2_40_load_6 = load i16* @kernel_data_V_2_40, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_40_load_6"/></StgValue>
</operation>

<operation id="1084" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="0" op_0_bw="0">
<![CDATA[
branch1264:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1085" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1263:0  %kernel_data_V_2_39_load_6 = load i16* @kernel_data_V_2_39, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_39_load_6"/></StgValue>
</operation>

<operation id="1086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="0">
<![CDATA[
branch1263:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1087" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1262:0  %kernel_data_V_2_38_load_6 = load i16* @kernel_data_V_2_38, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_38_load_6"/></StgValue>
</operation>

<operation id="1088" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="0">
<![CDATA[
branch1262:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1089" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1261:0  %kernel_data_V_2_37_load_6 = load i16* @kernel_data_V_2_37, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_37_load_6"/></StgValue>
</operation>

<operation id="1090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="0">
<![CDATA[
branch1261:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1091" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1260:0  %kernel_data_V_2_36_load_6 = load i16* @kernel_data_V_2_36, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_36_load_6"/></StgValue>
</operation>

<operation id="1092" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="0">
<![CDATA[
branch1260:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1093" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1277:0  %kernel_data_V_2_53_load_5 = load i16* @kernel_data_V_2_53, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_53_load_5"/></StgValue>
</operation>

<operation id="1094" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="0">
<![CDATA[
branch1277:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1095" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1222:0  %kernel_data_V_2_70_load_6 = load i16* @kernel_data_V_2_70, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_70_load_6"/></StgValue>
</operation>

<operation id="1096" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="0">
<![CDATA[
branch1222:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1097" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1221:0  %kernel_data_V_2_69_load_6 = load i16* @kernel_data_V_2_69, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_69_load_6"/></StgValue>
</operation>

<operation id="1098" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="0">
<![CDATA[
branch1221:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1099" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1220:0  %kernel_data_V_2_68_load_6 = load i16* @kernel_data_V_2_68, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_68_load_6"/></StgValue>
</operation>

<operation id="1100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="0">
<![CDATA[
branch1220:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1219:0  %kernel_data_V_2_67_load_6 = load i16* @kernel_data_V_2_67, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_67_load_6"/></StgValue>
</operation>

<operation id="1102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="0">
<![CDATA[
branch1219:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1218:0  %kernel_data_V_2_66_load_6 = load i16* @kernel_data_V_2_66, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_66_load_6"/></StgValue>
</operation>

<operation id="1104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="0">
<![CDATA[
branch1218:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1217:0  %kernel_data_V_2_65_load_6 = load i16* @kernel_data_V_2_65, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_65_load_6"/></StgValue>
</operation>

<operation id="1106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="0">
<![CDATA[
branch1217:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1216:0  %kernel_data_V_2_64_load_6 = load i16* @kernel_data_V_2_64, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_64_load_6"/></StgValue>
</operation>

<operation id="1108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="0">
<![CDATA[
branch1216:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1215:0  %kernel_data_V_2_63_load_6 = load i16* @kernel_data_V_2_63, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_63_load_6"/></StgValue>
</operation>

<operation id="1110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="0">
<![CDATA[
branch1215:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1214:0  %kernel_data_V_2_62_load_6 = load i16* @kernel_data_V_2_62, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_62_load_6"/></StgValue>
</operation>

<operation id="1112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="0">
<![CDATA[
branch1214:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1213:0  %kernel_data_V_2_61_load_6 = load i16* @kernel_data_V_2_61, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_61_load_6"/></StgValue>
</operation>

<operation id="1114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="0">
<![CDATA[
branch1213:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1212:0  %kernel_data_V_2_60_load_6 = load i16* @kernel_data_V_2_60, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_60_load_6"/></StgValue>
</operation>

<operation id="1116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0">
<![CDATA[
branch1212:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1211:0  %kernel_data_V_2_59_load_6 = load i16* @kernel_data_V_2_59, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_59_load_6"/></StgValue>
</operation>

<operation id="1118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="0">
<![CDATA[
branch1211:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1210:0  %kernel_data_V_2_58_load_6 = load i16* @kernel_data_V_2_58, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_58_load_6"/></StgValue>
</operation>

<operation id="1120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="0">
<![CDATA[
branch1210:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1209:0  %kernel_data_V_2_57_load_6 = load i16* @kernel_data_V_2_57, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_57_load_6"/></StgValue>
</operation>

<operation id="1122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="0">
<![CDATA[
branch1209:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1208:0  %kernel_data_V_2_56_load_6 = load i16* @kernel_data_V_2_56, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_56_load_6"/></StgValue>
</operation>

<operation id="1124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="0">
<![CDATA[
branch1208:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1207:0  %kernel_data_V_2_55_load_5 = load i16* @kernel_data_V_2_55, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_55_load_5"/></StgValue>
</operation>

<operation id="1126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="0">
<![CDATA[
branch1207:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1206:0  %kernel_data_V_2_54_load_5 = load i16* @kernel_data_V_2_54, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_54_load_5"/></StgValue>
</operation>

<operation id="1128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="0">
<![CDATA[
branch1206:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1223:0  %kernel_data_V_2_71_load_6 = load i16* @kernel_data_V_2_71, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_71_load_6"/></StgValue>
</operation>

<operation id="1130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="0">
<![CDATA[
branch1223:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1096:0  %kernel_data_V_2_16_load_7 = load i16* @kernel_data_V_2_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_16_load_7"/></StgValue>
</operation>

<operation id="1132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="0">
<![CDATA[
branch1096:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1095:0  %kernel_data_V_2_15_load_7 = load i16* @kernel_data_V_2_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_15_load_7"/></StgValue>
</operation>

<operation id="1134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="0" op_0_bw="0">
<![CDATA[
branch1095:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1094:0  %kernel_data_V_2_14_load_7 = load i16* @kernel_data_V_2_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_14_load_7"/></StgValue>
</operation>

<operation id="1136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="0">
<![CDATA[
branch1094:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1093:0  %kernel_data_V_2_13_load_7 = load i16* @kernel_data_V_2_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_13_load_7"/></StgValue>
</operation>

<operation id="1138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="0">
<![CDATA[
branch1093:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1092:0  %kernel_data_V_2_12_load_7 = load i16* @kernel_data_V_2_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_12_load_7"/></StgValue>
</operation>

<operation id="1140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="0">
<![CDATA[
branch1092:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1091:0  %kernel_data_V_2_11_load_7 = load i16* @kernel_data_V_2_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_11_load_7"/></StgValue>
</operation>

<operation id="1142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="0">
<![CDATA[
branch1091:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1090:0  %kernel_data_V_2_10_load_7 = load i16* @kernel_data_V_2_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_10_load_7"/></StgValue>
</operation>

<operation id="1144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="0">
<![CDATA[
branch1090:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1089:0  %kernel_data_V_2_9_load_7 = load i16* @kernel_data_V_2_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_9_load_7"/></StgValue>
</operation>

<operation id="1146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="0">
<![CDATA[
branch1089:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1088:0  %kernel_data_V_2_8_load_7 = load i16* @kernel_data_V_2_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_8_load_7"/></StgValue>
</operation>

<operation id="1148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="0">
<![CDATA[
branch1088:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1087:0  %kernel_data_V_2_7_load_6 = load i16* @kernel_data_V_2_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_7_load_6"/></StgValue>
</operation>

<operation id="1150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="0">
<![CDATA[
branch1087:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1086:0  %kernel_data_V_2_6_load_6 = load i16* @kernel_data_V_2_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_6_load_6"/></StgValue>
</operation>

<operation id="1152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="0">
<![CDATA[
branch1086:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1085:0  %kernel_data_V_2_5_load_6 = load i16* @kernel_data_V_2_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_5_load_6"/></StgValue>
</operation>

<operation id="1154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="0">
<![CDATA[
branch1085:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1084:0  %kernel_data_V_2_4_load_6 = load i16* @kernel_data_V_2_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_4_load_6"/></StgValue>
</operation>

<operation id="1156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="0">
<![CDATA[
branch1084:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1083:0  %kernel_data_V_2_3_load_6 = load i16* @kernel_data_V_2_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_3_load_6"/></StgValue>
</operation>

<operation id="1158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="0">
<![CDATA[
branch1083:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1082:0  %kernel_data_V_2_2_load_6 = load i16* @kernel_data_V_2_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_2_load_6"/></StgValue>
</operation>

<operation id="1160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="0">
<![CDATA[
branch1082:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1081:0  %kernel_data_V_2_1_load_6 = load i16* @kernel_data_V_2_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_1_load_6"/></StgValue>
</operation>

<operation id="1162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="0">
<![CDATA[
branch1081:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1080:0  %kernel_data_V_2_0_load_6 = load i16* @kernel_data_V_2_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_0_load_6"/></StgValue>
</operation>

<operation id="1164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="0">
<![CDATA[
branch1080:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1097:0  %kernel_data_V_2_17_load_7 = load i16* @kernel_data_V_2_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_17_load_7"/></StgValue>
</operation>

<operation id="1166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="0">
<![CDATA[
branch1097:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1042:0  %kernel_data_V_2_34_load_7 = load i16* @kernel_data_V_2_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_34_load_7"/></StgValue>
</operation>

<operation id="1168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="0" op_0_bw="0">
<![CDATA[
branch1042:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1041:0  %kernel_data_V_2_33_load_7 = load i16* @kernel_data_V_2_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_33_load_7"/></StgValue>
</operation>

<operation id="1170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="0">
<![CDATA[
branch1041:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1040:0  %kernel_data_V_2_32_load_7 = load i16* @kernel_data_V_2_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_32_load_7"/></StgValue>
</operation>

<operation id="1172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="0" op_0_bw="0">
<![CDATA[
branch1040:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1039:0  %kernel_data_V_2_31_load_6 = load i16* @kernel_data_V_2_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_31_load_6"/></StgValue>
</operation>

<operation id="1174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="0" op_0_bw="0">
<![CDATA[
branch1039:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1038:0  %kernel_data_V_2_30_load_6 = load i16* @kernel_data_V_2_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_30_load_6"/></StgValue>
</operation>

<operation id="1176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="0" op_0_bw="0">
<![CDATA[
branch1038:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1037:0  %kernel_data_V_2_29_load_6 = load i16* @kernel_data_V_2_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_29_load_6"/></StgValue>
</operation>

<operation id="1178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="0" op_0_bw="0">
<![CDATA[
branch1037:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1036:0  %kernel_data_V_2_28_load_6 = load i16* @kernel_data_V_2_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_28_load_6"/></StgValue>
</operation>

<operation id="1180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="0" op_0_bw="0">
<![CDATA[
branch1036:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1035:0  %kernel_data_V_2_27_load_6 = load i16* @kernel_data_V_2_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_27_load_6"/></StgValue>
</operation>

<operation id="1182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="0" op_0_bw="0">
<![CDATA[
branch1035:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1034:0  %kernel_data_V_2_26_load_6 = load i16* @kernel_data_V_2_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_26_load_6"/></StgValue>
</operation>

<operation id="1184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="0">
<![CDATA[
branch1034:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1033:0  %kernel_data_V_2_25_load_6 = load i16* @kernel_data_V_2_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_25_load_6"/></StgValue>
</operation>

<operation id="1186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="0" op_0_bw="0">
<![CDATA[
branch1033:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1032:0  %kernel_data_V_2_24_load_6 = load i16* @kernel_data_V_2_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_24_load_6"/></StgValue>
</operation>

<operation id="1188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="0" op_0_bw="0">
<![CDATA[
branch1032:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1031:0  %kernel_data_V_2_23_load_7 = load i16* @kernel_data_V_2_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_23_load_7"/></StgValue>
</operation>

<operation id="1190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="0">
<![CDATA[
branch1031:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1030:0  %kernel_data_V_2_22_load_7 = load i16* @kernel_data_V_2_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_22_load_7"/></StgValue>
</operation>

<operation id="1192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="0">
<![CDATA[
branch1030:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1029:0  %kernel_data_V_2_21_load_7 = load i16* @kernel_data_V_2_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_21_load_7"/></StgValue>
</operation>

<operation id="1194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="0">
<![CDATA[
branch1029:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1028:0  %kernel_data_V_2_20_load_7 = load i16* @kernel_data_V_2_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_20_load_7"/></StgValue>
</operation>

<operation id="1196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="0" op_0_bw="0">
<![CDATA[
branch1028:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1027:0  %kernel_data_V_2_19_load_7 = load i16* @kernel_data_V_2_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_19_load_7"/></StgValue>
</operation>

<operation id="1198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="0">
<![CDATA[
branch1027:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1026:0  %kernel_data_V_2_18_load_7 = load i16* @kernel_data_V_2_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_18_load_7"/></StgValue>
</operation>

<operation id="1200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="0">
<![CDATA[
branch1026:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch1043:0  %kernel_data_V_2_35_load_7 = load i16* @kernel_data_V_2_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_35_load_7"/></StgValue>
</operation>

<operation id="1202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="0">
<![CDATA[
branch1043:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch988:0  %kernel_data_V_2_52_load_6 = load i16* @kernel_data_V_2_52, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_52_load_6"/></StgValue>
</operation>

<operation id="1204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="0" op_0_bw="0">
<![CDATA[
branch988:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch987:0  %kernel_data_V_2_51_load_6 = load i16* @kernel_data_V_2_51, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_51_load_6"/></StgValue>
</operation>

<operation id="1206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="0" op_0_bw="0">
<![CDATA[
branch987:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch986:0  %kernel_data_V_2_50_load_6 = load i16* @kernel_data_V_2_50, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_50_load_6"/></StgValue>
</operation>

<operation id="1208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="0">
<![CDATA[
branch986:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch985:0  %kernel_data_V_2_49_load_6 = load i16* @kernel_data_V_2_49, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_49_load_6"/></StgValue>
</operation>

<operation id="1210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="0" op_0_bw="0">
<![CDATA[
branch985:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch984:0  %kernel_data_V_2_48_load_6 = load i16* @kernel_data_V_2_48, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_48_load_6"/></StgValue>
</operation>

<operation id="1212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="0" op_0_bw="0">
<![CDATA[
branch984:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch983:0  %kernel_data_V_2_47_load_7 = load i16* @kernel_data_V_2_47, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_47_load_7"/></StgValue>
</operation>

<operation id="1214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="0" op_0_bw="0">
<![CDATA[
branch983:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch982:0  %kernel_data_V_2_46_load_7 = load i16* @kernel_data_V_2_46, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_46_load_7"/></StgValue>
</operation>

<operation id="1216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="0" op_0_bw="0">
<![CDATA[
branch982:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch981:0  %kernel_data_V_2_45_load_7 = load i16* @kernel_data_V_2_45, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_45_load_7"/></StgValue>
</operation>

<operation id="1218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="0" op_0_bw="0">
<![CDATA[
branch981:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch980:0  %kernel_data_V_2_44_load_7 = load i16* @kernel_data_V_2_44, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_44_load_7"/></StgValue>
</operation>

<operation id="1220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="0" op_0_bw="0">
<![CDATA[
branch980:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch979:0  %kernel_data_V_2_43_load_7 = load i16* @kernel_data_V_2_43, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_43_load_7"/></StgValue>
</operation>

<operation id="1222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="0" op_0_bw="0">
<![CDATA[
branch979:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch978:0  %kernel_data_V_2_42_load_7 = load i16* @kernel_data_V_2_42, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_42_load_7"/></StgValue>
</operation>

<operation id="1224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="0" op_0_bw="0">
<![CDATA[
branch978:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch977:0  %kernel_data_V_2_41_load_7 = load i16* @kernel_data_V_2_41, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_41_load_7"/></StgValue>
</operation>

<operation id="1226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="0" op_0_bw="0">
<![CDATA[
branch977:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch976:0  %kernel_data_V_2_40_load_7 = load i16* @kernel_data_V_2_40, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_40_load_7"/></StgValue>
</operation>

<operation id="1228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="0" op_0_bw="0">
<![CDATA[
branch976:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch975:0  %kernel_data_V_2_39_load_7 = load i16* @kernel_data_V_2_39, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_39_load_7"/></StgValue>
</operation>

<operation id="1230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="0" op_0_bw="0">
<![CDATA[
branch975:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch974:0  %kernel_data_V_2_38_load_7 = load i16* @kernel_data_V_2_38, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_38_load_7"/></StgValue>
</operation>

<operation id="1232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="0">
<![CDATA[
branch974:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch973:0  %kernel_data_V_2_37_load_7 = load i16* @kernel_data_V_2_37, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_37_load_7"/></StgValue>
</operation>

<operation id="1234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="0">
<![CDATA[
branch973:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch972:0  %kernel_data_V_2_36_load_7 = load i16* @kernel_data_V_2_36, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_36_load_7"/></StgValue>
</operation>

<operation id="1236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="0" op_0_bw="0">
<![CDATA[
branch972:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch989:0  %kernel_data_V_2_53_load_6 = load i16* @kernel_data_V_2_53, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_53_load_6"/></StgValue>
</operation>

<operation id="1238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="0">
<![CDATA[
branch989:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch934:0  %kernel_data_V_2_70_load_7 = load i16* @kernel_data_V_2_70, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_70_load_7"/></StgValue>
</operation>

<operation id="1240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="0">
<![CDATA[
branch934:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch933:0  %kernel_data_V_2_69_load_7 = load i16* @kernel_data_V_2_69, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_69_load_7"/></StgValue>
</operation>

<operation id="1242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="0">
<![CDATA[
branch933:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch932:0  %kernel_data_V_2_68_load_7 = load i16* @kernel_data_V_2_68, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_68_load_7"/></StgValue>
</operation>

<operation id="1244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="0" op_0_bw="0">
<![CDATA[
branch932:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch931:0  %kernel_data_V_2_67_load_7 = load i16* @kernel_data_V_2_67, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_67_load_7"/></StgValue>
</operation>

<operation id="1246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="0">
<![CDATA[
branch931:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch930:0  %kernel_data_V_2_66_load_7 = load i16* @kernel_data_V_2_66, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_66_load_7"/></StgValue>
</operation>

<operation id="1248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="0">
<![CDATA[
branch930:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch929:0  %kernel_data_V_2_65_load_7 = load i16* @kernel_data_V_2_65, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_65_load_7"/></StgValue>
</operation>

<operation id="1250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="0" op_0_bw="0">
<![CDATA[
branch929:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch928:0  %kernel_data_V_2_64_load_7 = load i16* @kernel_data_V_2_64, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_64_load_7"/></StgValue>
</operation>

<operation id="1252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="0" op_0_bw="0">
<![CDATA[
branch928:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch927:0  %kernel_data_V_2_63_load_7 = load i16* @kernel_data_V_2_63, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_63_load_7"/></StgValue>
</operation>

<operation id="1254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="0" op_0_bw="0">
<![CDATA[
branch927:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch926:0  %kernel_data_V_2_62_load_7 = load i16* @kernel_data_V_2_62, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_62_load_7"/></StgValue>
</operation>

<operation id="1256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="0">
<![CDATA[
branch926:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch925:0  %kernel_data_V_2_61_load_7 = load i16* @kernel_data_V_2_61, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_61_load_7"/></StgValue>
</operation>

<operation id="1258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="0">
<![CDATA[
branch925:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch924:0  %kernel_data_V_2_60_load_7 = load i16* @kernel_data_V_2_60, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_60_load_7"/></StgValue>
</operation>

<operation id="1260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="0">
<![CDATA[
branch924:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch923:0  %kernel_data_V_2_59_load_7 = load i16* @kernel_data_V_2_59, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_59_load_7"/></StgValue>
</operation>

<operation id="1262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="0">
<![CDATA[
branch923:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch922:0  %kernel_data_V_2_58_load_7 = load i16* @kernel_data_V_2_58, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_58_load_7"/></StgValue>
</operation>

<operation id="1264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="0">
<![CDATA[
branch922:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch921:0  %kernel_data_V_2_57_load_7 = load i16* @kernel_data_V_2_57, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_57_load_7"/></StgValue>
</operation>

<operation id="1266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="0">
<![CDATA[
branch921:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch920:0  %kernel_data_V_2_56_load_7 = load i16* @kernel_data_V_2_56, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_56_load_7"/></StgValue>
</operation>

<operation id="1268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="0">
<![CDATA[
branch920:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch919:0  %kernel_data_V_2_55_load_6 = load i16* @kernel_data_V_2_55, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_55_load_6"/></StgValue>
</operation>

<operation id="1270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="0">
<![CDATA[
branch919:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch918:0  %kernel_data_V_2_54_load_6 = load i16* @kernel_data_V_2_54, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_54_load_6"/></StgValue>
</operation>

<operation id="1272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="0">
<![CDATA[
branch918:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch935:0  %kernel_data_V_2_71_load_7 = load i16* @kernel_data_V_2_71, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_71_load_7"/></StgValue>
</operation>

<operation id="1274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="0">
<![CDATA[
branch935:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch808:0  %kernel_data_V_2_16_load_8 = load i16* @kernel_data_V_2_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_16_load_8"/></StgValue>
</operation>

<operation id="1276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="0" op_0_bw="0">
<![CDATA[
branch808:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch807:0  %kernel_data_V_2_15_load_8 = load i16* @kernel_data_V_2_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_15_load_8"/></StgValue>
</operation>

<operation id="1278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="0">
<![CDATA[
branch807:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch806:0  %kernel_data_V_2_14_load_8 = load i16* @kernel_data_V_2_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_14_load_8"/></StgValue>
</operation>

<operation id="1280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="0">
<![CDATA[
branch806:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch805:0  %kernel_data_V_2_13_load_8 = load i16* @kernel_data_V_2_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_13_load_8"/></StgValue>
</operation>

<operation id="1282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="0" op_0_bw="0">
<![CDATA[
branch805:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch804:0  %kernel_data_V_2_12_load_8 = load i16* @kernel_data_V_2_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_12_load_8"/></StgValue>
</operation>

<operation id="1284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="0" op_0_bw="0">
<![CDATA[
branch804:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch803:0  %kernel_data_V_2_11_load_8 = load i16* @kernel_data_V_2_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_11_load_8"/></StgValue>
</operation>

<operation id="1286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="0" op_0_bw="0">
<![CDATA[
branch803:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch802:0  %kernel_data_V_2_10_load_8 = load i16* @kernel_data_V_2_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_10_load_8"/></StgValue>
</operation>

<operation id="1288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="0">
<![CDATA[
branch802:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch801:0  %kernel_data_V_2_9_load_8 = load i16* @kernel_data_V_2_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_9_load_8"/></StgValue>
</operation>

<operation id="1290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="0" op_0_bw="0">
<![CDATA[
branch801:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch800:0  %kernel_data_V_2_8_load_8 = load i16* @kernel_data_V_2_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_8_load_8"/></StgValue>
</operation>

<operation id="1292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="0" op_0_bw="0">
<![CDATA[
branch800:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch799:0  %kernel_data_V_2_7_load_7 = load i16* @kernel_data_V_2_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_7_load_7"/></StgValue>
</operation>

<operation id="1294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="0">
<![CDATA[
branch799:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch798:0  %kernel_data_V_2_6_load_7 = load i16* @kernel_data_V_2_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_6_load_7"/></StgValue>
</operation>

<operation id="1296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="0" op_0_bw="0">
<![CDATA[
branch798:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch797:0  %kernel_data_V_2_5_load_7 = load i16* @kernel_data_V_2_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_5_load_7"/></StgValue>
</operation>

<operation id="1298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="0" op_0_bw="0">
<![CDATA[
branch797:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch796:0  %kernel_data_V_2_4_load_7 = load i16* @kernel_data_V_2_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_4_load_7"/></StgValue>
</operation>

<operation id="1300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="0" op_0_bw="0">
<![CDATA[
branch796:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch795:0  %kernel_data_V_2_3_load_7 = load i16* @kernel_data_V_2_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_3_load_7"/></StgValue>
</operation>

<operation id="1302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="0" op_0_bw="0">
<![CDATA[
branch795:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch794:0  %kernel_data_V_2_2_load_7 = load i16* @kernel_data_V_2_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_2_load_7"/></StgValue>
</operation>

<operation id="1304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="0" op_0_bw="0">
<![CDATA[
branch794:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch793:0  %kernel_data_V_2_1_load_7 = load i16* @kernel_data_V_2_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_1_load_7"/></StgValue>
</operation>

<operation id="1306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="0" op_0_bw="0">
<![CDATA[
branch793:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch792:0  %kernel_data_V_2_0_load_7 = load i16* @kernel_data_V_2_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_0_load_7"/></StgValue>
</operation>

<operation id="1308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="0" op_0_bw="0">
<![CDATA[
branch792:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch809:0  %kernel_data_V_2_17_load_8 = load i16* @kernel_data_V_2_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_17_load_8"/></StgValue>
</operation>

<operation id="1310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="0">
<![CDATA[
branch809:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch754:0  %kernel_data_V_2_34_load_8 = load i16* @kernel_data_V_2_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_34_load_8"/></StgValue>
</operation>

<operation id="1312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="0">
<![CDATA[
branch754:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch753:0  %kernel_data_V_2_33_load_8 = load i16* @kernel_data_V_2_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_33_load_8"/></StgValue>
</operation>

<operation id="1314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="0">
<![CDATA[
branch753:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch752:0  %kernel_data_V_2_32_load_8 = load i16* @kernel_data_V_2_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_32_load_8"/></StgValue>
</operation>

<operation id="1316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="0" op_0_bw="0">
<![CDATA[
branch752:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch751:0  %kernel_data_V_2_31_load_7 = load i16* @kernel_data_V_2_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_31_load_7"/></StgValue>
</operation>

<operation id="1318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="0" op_0_bw="0">
<![CDATA[
branch751:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch750:0  %kernel_data_V_2_30_load_7 = load i16* @kernel_data_V_2_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_30_load_7"/></StgValue>
</operation>

<operation id="1320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="0">
<![CDATA[
branch750:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch749:0  %kernel_data_V_2_29_load_7 = load i16* @kernel_data_V_2_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_29_load_7"/></StgValue>
</operation>

<operation id="1322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="0" op_0_bw="0">
<![CDATA[
branch749:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch748:0  %kernel_data_V_2_28_load_7 = load i16* @kernel_data_V_2_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_28_load_7"/></StgValue>
</operation>

<operation id="1324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="0" op_0_bw="0">
<![CDATA[
branch748:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch747:0  %kernel_data_V_2_27_load_7 = load i16* @kernel_data_V_2_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_27_load_7"/></StgValue>
</operation>

<operation id="1326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="0" op_0_bw="0">
<![CDATA[
branch747:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch746:0  %kernel_data_V_2_26_load_7 = load i16* @kernel_data_V_2_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_26_load_7"/></StgValue>
</operation>

<operation id="1328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="0" op_0_bw="0">
<![CDATA[
branch746:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch745:0  %kernel_data_V_2_25_load_7 = load i16* @kernel_data_V_2_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_25_load_7"/></StgValue>
</operation>

<operation id="1330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="0">
<![CDATA[
branch745:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch744:0  %kernel_data_V_2_24_load_7 = load i16* @kernel_data_V_2_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_24_load_7"/></StgValue>
</operation>

<operation id="1332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="0" op_0_bw="0">
<![CDATA[
branch744:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch743:0  %kernel_data_V_2_23_load_8 = load i16* @kernel_data_V_2_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_23_load_8"/></StgValue>
</operation>

<operation id="1334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="0" op_0_bw="0">
<![CDATA[
branch743:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch742:0  %kernel_data_V_2_22_load_8 = load i16* @kernel_data_V_2_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_22_load_8"/></StgValue>
</operation>

<operation id="1336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="0" op_0_bw="0">
<![CDATA[
branch742:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch741:0  %kernel_data_V_2_21_load_8 = load i16* @kernel_data_V_2_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_21_load_8"/></StgValue>
</operation>

<operation id="1338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="0" op_0_bw="0">
<![CDATA[
branch741:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch740:0  %kernel_data_V_2_20_load_8 = load i16* @kernel_data_V_2_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_20_load_8"/></StgValue>
</operation>

<operation id="1340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="0" op_0_bw="0">
<![CDATA[
branch740:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch739:0  %kernel_data_V_2_19_load_8 = load i16* @kernel_data_V_2_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_19_load_8"/></StgValue>
</operation>

<operation id="1342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="0" op_0_bw="0">
<![CDATA[
branch739:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch738:0  %kernel_data_V_2_18_load_8 = load i16* @kernel_data_V_2_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_18_load_8"/></StgValue>
</operation>

<operation id="1344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="0" op_0_bw="0">
<![CDATA[
branch738:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch755:0  %kernel_data_V_2_35_load_8 = load i16* @kernel_data_V_2_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_35_load_8"/></StgValue>
</operation>

<operation id="1346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="0">
<![CDATA[
branch755:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch700:0  %kernel_data_V_2_52_load_7 = load i16* @kernel_data_V_2_52, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_52_load_7"/></StgValue>
</operation>

<operation id="1348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="0" op_0_bw="0">
<![CDATA[
branch700:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch699:0  %kernel_data_V_2_51_load_7 = load i16* @kernel_data_V_2_51, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_51_load_7"/></StgValue>
</operation>

<operation id="1350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="0" op_0_bw="0">
<![CDATA[
branch699:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch698:0  %kernel_data_V_2_50_load_7 = load i16* @kernel_data_V_2_50, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_50_load_7"/></StgValue>
</operation>

<operation id="1352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="0" op_0_bw="0">
<![CDATA[
branch698:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch697:0  %kernel_data_V_2_49_load_7 = load i16* @kernel_data_V_2_49, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_49_load_7"/></StgValue>
</operation>

<operation id="1354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="0">
<![CDATA[
branch697:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch696:0  %kernel_data_V_2_48_load_7 = load i16* @kernel_data_V_2_48, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_48_load_7"/></StgValue>
</operation>

<operation id="1356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="0" op_0_bw="0">
<![CDATA[
branch696:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch695:0  %kernel_data_V_2_47_load_8 = load i16* @kernel_data_V_2_47, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_47_load_8"/></StgValue>
</operation>

<operation id="1358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="0" op_0_bw="0">
<![CDATA[
branch695:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch694:0  %kernel_data_V_2_46_load_8 = load i16* @kernel_data_V_2_46, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_46_load_8"/></StgValue>
</operation>

<operation id="1360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="0" op_0_bw="0">
<![CDATA[
branch694:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch693:0  %kernel_data_V_2_45_load_8 = load i16* @kernel_data_V_2_45, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_45_load_8"/></StgValue>
</operation>

<operation id="1362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="0" op_0_bw="0">
<![CDATA[
branch693:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch692:0  %kernel_data_V_2_44_load_8 = load i16* @kernel_data_V_2_44, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_44_load_8"/></StgValue>
</operation>

<operation id="1364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="0" op_0_bw="0">
<![CDATA[
branch692:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch691:0  %kernel_data_V_2_43_load_8 = load i16* @kernel_data_V_2_43, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_43_load_8"/></StgValue>
</operation>

<operation id="1366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="0" op_0_bw="0">
<![CDATA[
branch691:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch690:0  %kernel_data_V_2_42_load_8 = load i16* @kernel_data_V_2_42, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_42_load_8"/></StgValue>
</operation>

<operation id="1368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="0" op_0_bw="0">
<![CDATA[
branch690:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch689:0  %kernel_data_V_2_41_load_8 = load i16* @kernel_data_V_2_41, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_41_load_8"/></StgValue>
</operation>

<operation id="1370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="0" op_0_bw="0">
<![CDATA[
branch689:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch688:0  %kernel_data_V_2_40_load_8 = load i16* @kernel_data_V_2_40, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_40_load_8"/></StgValue>
</operation>

<operation id="1372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="0" op_0_bw="0">
<![CDATA[
branch688:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch687:0  %kernel_data_V_2_39_load_8 = load i16* @kernel_data_V_2_39, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_39_load_8"/></StgValue>
</operation>

<operation id="1374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="0" op_0_bw="0">
<![CDATA[
branch687:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch686:0  %kernel_data_V_2_38_load_8 = load i16* @kernel_data_V_2_38, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_38_load_8"/></StgValue>
</operation>

<operation id="1376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="0" op_0_bw="0">
<![CDATA[
branch686:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch685:0  %kernel_data_V_2_37_load_8 = load i16* @kernel_data_V_2_37, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_37_load_8"/></StgValue>
</operation>

<operation id="1378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="0" op_0_bw="0">
<![CDATA[
branch685:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch684:0  %kernel_data_V_2_36_load_8 = load i16* @kernel_data_V_2_36, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_36_load_8"/></StgValue>
</operation>

<operation id="1380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="0" op_0_bw="0">
<![CDATA[
branch684:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch701:0  %kernel_data_V_2_53_load_7 = load i16* @kernel_data_V_2_53, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_53_load_7"/></StgValue>
</operation>

<operation id="1382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="0" op_0_bw="0">
<![CDATA[
branch701:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch646:0  %kernel_data_V_2_70_load_8 = load i16* @kernel_data_V_2_70, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_70_load_8"/></StgValue>
</operation>

<operation id="1384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="0" op_0_bw="0">
<![CDATA[
branch646:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch645:0  %kernel_data_V_2_69_load_8 = load i16* @kernel_data_V_2_69, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_69_load_8"/></StgValue>
</operation>

<operation id="1386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="0" op_0_bw="0">
<![CDATA[
branch645:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch644:0  %kernel_data_V_2_68_load_8 = load i16* @kernel_data_V_2_68, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_68_load_8"/></StgValue>
</operation>

<operation id="1388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="0" op_0_bw="0">
<![CDATA[
branch644:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch643:0  %kernel_data_V_2_67_load_8 = load i16* @kernel_data_V_2_67, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_67_load_8"/></StgValue>
</operation>

<operation id="1390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="0" op_0_bw="0">
<![CDATA[
branch643:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch642:0  %kernel_data_V_2_66_load_8 = load i16* @kernel_data_V_2_66, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_66_load_8"/></StgValue>
</operation>

<operation id="1392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="0" op_0_bw="0">
<![CDATA[
branch642:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch641:0  %kernel_data_V_2_65_load_8 = load i16* @kernel_data_V_2_65, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_65_load_8"/></StgValue>
</operation>

<operation id="1394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="0" op_0_bw="0">
<![CDATA[
branch641:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch640:0  %kernel_data_V_2_64_load_8 = load i16* @kernel_data_V_2_64, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_64_load_8"/></StgValue>
</operation>

<operation id="1396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="0" op_0_bw="0">
<![CDATA[
branch640:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch639:0  %kernel_data_V_2_63_load_8 = load i16* @kernel_data_V_2_63, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_63_load_8"/></StgValue>
</operation>

<operation id="1398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="0" op_0_bw="0">
<![CDATA[
branch639:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch638:0  %kernel_data_V_2_62_load_8 = load i16* @kernel_data_V_2_62, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_62_load_8"/></StgValue>
</operation>

<operation id="1400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="0" op_0_bw="0">
<![CDATA[
branch638:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch637:0  %kernel_data_V_2_61_load_8 = load i16* @kernel_data_V_2_61, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_61_load_8"/></StgValue>
</operation>

<operation id="1402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="0" op_0_bw="0">
<![CDATA[
branch637:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch636:0  %kernel_data_V_2_60_load_8 = load i16* @kernel_data_V_2_60, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_60_load_8"/></StgValue>
</operation>

<operation id="1404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="0" op_0_bw="0">
<![CDATA[
branch636:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch635:0  %kernel_data_V_2_59_load_8 = load i16* @kernel_data_V_2_59, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_59_load_8"/></StgValue>
</operation>

<operation id="1406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="0" op_0_bw="0">
<![CDATA[
branch635:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch634:0  %kernel_data_V_2_58_load_8 = load i16* @kernel_data_V_2_58, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_58_load_8"/></StgValue>
</operation>

<operation id="1408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="0" op_0_bw="0">
<![CDATA[
branch634:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch633:0  %kernel_data_V_2_57_load_8 = load i16* @kernel_data_V_2_57, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_57_load_8"/></StgValue>
</operation>

<operation id="1410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="0" op_0_bw="0">
<![CDATA[
branch633:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch632:0  %kernel_data_V_2_56_load_8 = load i16* @kernel_data_V_2_56, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_56_load_8"/></StgValue>
</operation>

<operation id="1412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="0" op_0_bw="0">
<![CDATA[
branch632:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch631:0  %kernel_data_V_2_55_load_7 = load i16* @kernel_data_V_2_55, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_55_load_7"/></StgValue>
</operation>

<operation id="1414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="0" op_0_bw="0">
<![CDATA[
branch631:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch630:0  %kernel_data_V_2_54_load_7 = load i16* @kernel_data_V_2_54, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_54_load_7"/></StgValue>
</operation>

<operation id="1416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="0" op_0_bw="0">
<![CDATA[
branch630:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch647:0  %kernel_data_V_2_71_load_8 = load i16* @kernel_data_V_2_71, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_71_load_8"/></StgValue>
</operation>

<operation id="1418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="0" op_0_bw="0">
<![CDATA[
branch647:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch520:0  %kernel_data_V_2_16_load_9 = load i16* @kernel_data_V_2_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_16_load_9"/></StgValue>
</operation>

<operation id="1420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="0" op_0_bw="0">
<![CDATA[
branch520:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch519:0  %kernel_data_V_2_15_load_9 = load i16* @kernel_data_V_2_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_15_load_9"/></StgValue>
</operation>

<operation id="1422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="0" op_0_bw="0">
<![CDATA[
branch519:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch518:0  %kernel_data_V_2_14_load_9 = load i16* @kernel_data_V_2_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_14_load_9"/></StgValue>
</operation>

<operation id="1424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="0" op_0_bw="0">
<![CDATA[
branch518:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch517:0  %kernel_data_V_2_13_load_9 = load i16* @kernel_data_V_2_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_13_load_9"/></StgValue>
</operation>

<operation id="1426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="0" op_0_bw="0">
<![CDATA[
branch517:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch516:0  %kernel_data_V_2_12_load_9 = load i16* @kernel_data_V_2_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_12_load_9"/></StgValue>
</operation>

<operation id="1428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="0" op_0_bw="0">
<![CDATA[
branch516:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch515:0  %kernel_data_V_2_11_load_9 = load i16* @kernel_data_V_2_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_11_load_9"/></StgValue>
</operation>

<operation id="1430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="0" op_0_bw="0">
<![CDATA[
branch515:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch514:0  %kernel_data_V_2_10_load_9 = load i16* @kernel_data_V_2_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_10_load_9"/></StgValue>
</operation>

<operation id="1432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="0" op_0_bw="0">
<![CDATA[
branch514:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch513:0  %kernel_data_V_2_9_load_9 = load i16* @kernel_data_V_2_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_9_load_9"/></StgValue>
</operation>

<operation id="1434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="0" op_0_bw="0">
<![CDATA[
branch513:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch512:0  %kernel_data_V_2_8_load_9 = load i16* @kernel_data_V_2_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_8_load_9"/></StgValue>
</operation>

<operation id="1436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="0" op_0_bw="0">
<![CDATA[
branch512:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch511:0  %kernel_data_V_2_7_load_8 = load i16* @kernel_data_V_2_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_7_load_8"/></StgValue>
</operation>

<operation id="1438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="0" op_0_bw="0">
<![CDATA[
branch511:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch510:0  %kernel_data_V_2_6_load_8 = load i16* @kernel_data_V_2_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_6_load_8"/></StgValue>
</operation>

<operation id="1440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="0" op_0_bw="0">
<![CDATA[
branch510:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch509:0  %kernel_data_V_2_5_load_8 = load i16* @kernel_data_V_2_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_5_load_8"/></StgValue>
</operation>

<operation id="1442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="0" op_0_bw="0">
<![CDATA[
branch509:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch508:0  %kernel_data_V_2_4_load_8 = load i16* @kernel_data_V_2_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_4_load_8"/></StgValue>
</operation>

<operation id="1444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="0" op_0_bw="0">
<![CDATA[
branch508:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch507:0  %kernel_data_V_2_3_load_8 = load i16* @kernel_data_V_2_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_3_load_8"/></StgValue>
</operation>

<operation id="1446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="0" op_0_bw="0">
<![CDATA[
branch507:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch506:0  %kernel_data_V_2_2_load_8 = load i16* @kernel_data_V_2_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_2_load_8"/></StgValue>
</operation>

<operation id="1448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="0" op_0_bw="0">
<![CDATA[
branch506:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch505:0  %kernel_data_V_2_1_load_8 = load i16* @kernel_data_V_2_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_1_load_8"/></StgValue>
</operation>

<operation id="1450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="0" op_0_bw="0">
<![CDATA[
branch505:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch504:0  %kernel_data_V_2_0_load_8 = load i16* @kernel_data_V_2_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_0_load_8"/></StgValue>
</operation>

<operation id="1452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="0" op_0_bw="0">
<![CDATA[
branch504:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch521:0  %kernel_data_V_2_17_load_9 = load i16* @kernel_data_V_2_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_17_load_9"/></StgValue>
</operation>

<operation id="1454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="0" op_0_bw="0">
<![CDATA[
branch521:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch466:0  %kernel_data_V_2_34_load_9 = load i16* @kernel_data_V_2_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_34_load_9"/></StgValue>
</operation>

<operation id="1456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="0" op_0_bw="0">
<![CDATA[
branch466:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch465:0  %kernel_data_V_2_33_load_9 = load i16* @kernel_data_V_2_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_33_load_9"/></StgValue>
</operation>

<operation id="1458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="0" op_0_bw="0">
<![CDATA[
branch465:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch464:0  %kernel_data_V_2_32_load_9 = load i16* @kernel_data_V_2_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_32_load_9"/></StgValue>
</operation>

<operation id="1460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="0" op_0_bw="0">
<![CDATA[
branch464:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch463:0  %kernel_data_V_2_31_load_8 = load i16* @kernel_data_V_2_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_31_load_8"/></StgValue>
</operation>

<operation id="1462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="0" op_0_bw="0">
<![CDATA[
branch463:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch462:0  %kernel_data_V_2_30_load_8 = load i16* @kernel_data_V_2_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_30_load_8"/></StgValue>
</operation>

<operation id="1464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="0" op_0_bw="0">
<![CDATA[
branch462:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch461:0  %kernel_data_V_2_29_load_8 = load i16* @kernel_data_V_2_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_29_load_8"/></StgValue>
</operation>

<operation id="1466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="0" op_0_bw="0">
<![CDATA[
branch461:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch460:0  %kernel_data_V_2_28_load_8 = load i16* @kernel_data_V_2_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_28_load_8"/></StgValue>
</operation>

<operation id="1468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="0" op_0_bw="0">
<![CDATA[
branch460:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch459:0  %kernel_data_V_2_27_load_8 = load i16* @kernel_data_V_2_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_27_load_8"/></StgValue>
</operation>

<operation id="1470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="0" op_0_bw="0">
<![CDATA[
branch459:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch458:0  %kernel_data_V_2_26_load_8 = load i16* @kernel_data_V_2_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_26_load_8"/></StgValue>
</operation>

<operation id="1472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="0" op_0_bw="0">
<![CDATA[
branch458:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch457:0  %kernel_data_V_2_25_load_8 = load i16* @kernel_data_V_2_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_25_load_8"/></StgValue>
</operation>

<operation id="1474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="0" op_0_bw="0">
<![CDATA[
branch457:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch456:0  %kernel_data_V_2_24_load_8 = load i16* @kernel_data_V_2_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_24_load_8"/></StgValue>
</operation>

<operation id="1476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="0" op_0_bw="0">
<![CDATA[
branch456:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch455:0  %kernel_data_V_2_23_load_9 = load i16* @kernel_data_V_2_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_23_load_9"/></StgValue>
</operation>

<operation id="1478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="0" op_0_bw="0">
<![CDATA[
branch455:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch454:0  %kernel_data_V_2_22_load_9 = load i16* @kernel_data_V_2_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_22_load_9"/></StgValue>
</operation>

<operation id="1480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="0" op_0_bw="0">
<![CDATA[
branch454:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch453:0  %kernel_data_V_2_21_load_9 = load i16* @kernel_data_V_2_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_21_load_9"/></StgValue>
</operation>

<operation id="1482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="0" op_0_bw="0">
<![CDATA[
branch453:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch452:0  %kernel_data_V_2_20_load_9 = load i16* @kernel_data_V_2_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_20_load_9"/></StgValue>
</operation>

<operation id="1484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="0" op_0_bw="0">
<![CDATA[
branch452:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch451:0  %kernel_data_V_2_19_load_9 = load i16* @kernel_data_V_2_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_19_load_9"/></StgValue>
</operation>

<operation id="1486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="0" op_0_bw="0">
<![CDATA[
branch451:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1487" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch450:0  %kernel_data_V_2_18_load_9 = load i16* @kernel_data_V_2_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_18_load_9"/></StgValue>
</operation>

<operation id="1488" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="0" op_0_bw="0">
<![CDATA[
branch450:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch467:0  %kernel_data_V_2_35_load_9 = load i16* @kernel_data_V_2_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_35_load_9"/></StgValue>
</operation>

<operation id="1490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="0" op_0_bw="0">
<![CDATA[
branch467:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch412:0  %kernel_data_V_2_52_load_8 = load i16* @kernel_data_V_2_52, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_52_load_8"/></StgValue>
</operation>

<operation id="1492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="0" op_0_bw="0">
<![CDATA[
branch412:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch411:0  %kernel_data_V_2_51_load_8 = load i16* @kernel_data_V_2_51, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_51_load_8"/></StgValue>
</operation>

<operation id="1494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="0" op_0_bw="0">
<![CDATA[
branch411:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch410:0  %kernel_data_V_2_50_load_8 = load i16* @kernel_data_V_2_50, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_50_load_8"/></StgValue>
</operation>

<operation id="1496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="0" op_0_bw="0">
<![CDATA[
branch410:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch409:0  %kernel_data_V_2_49_load_8 = load i16* @kernel_data_V_2_49, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_49_load_8"/></StgValue>
</operation>

<operation id="1498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="0" op_0_bw="0">
<![CDATA[
branch409:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch408:0  %kernel_data_V_2_48_load_8 = load i16* @kernel_data_V_2_48, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_48_load_8"/></StgValue>
</operation>

<operation id="1500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="0" op_0_bw="0">
<![CDATA[
branch408:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch407:0  %kernel_data_V_2_47_load_9 = load i16* @kernel_data_V_2_47, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_47_load_9"/></StgValue>
</operation>

<operation id="1502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="0" op_0_bw="0">
<![CDATA[
branch407:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch406:0  %kernel_data_V_2_46_load_9 = load i16* @kernel_data_V_2_46, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_46_load_9"/></StgValue>
</operation>

<operation id="1504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="0" op_0_bw="0">
<![CDATA[
branch406:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch405:0  %kernel_data_V_2_45_load_9 = load i16* @kernel_data_V_2_45, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_45_load_9"/></StgValue>
</operation>

<operation id="1506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="0" op_0_bw="0">
<![CDATA[
branch405:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch404:0  %kernel_data_V_2_44_load_9 = load i16* @kernel_data_V_2_44, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_44_load_9"/></StgValue>
</operation>

<operation id="1508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="0" op_0_bw="0">
<![CDATA[
branch404:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch403:0  %kernel_data_V_2_43_load_9 = load i16* @kernel_data_V_2_43, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_43_load_9"/></StgValue>
</operation>

<operation id="1510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="0">
<![CDATA[
branch403:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch402:0  %kernel_data_V_2_42_load_9 = load i16* @kernel_data_V_2_42, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_42_load_9"/></StgValue>
</operation>

<operation id="1512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="0" op_0_bw="0">
<![CDATA[
branch402:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch401:0  %kernel_data_V_2_41_load_9 = load i16* @kernel_data_V_2_41, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_41_load_9"/></StgValue>
</operation>

<operation id="1514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="0" op_0_bw="0">
<![CDATA[
branch401:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch400:0  %kernel_data_V_2_40_load_9 = load i16* @kernel_data_V_2_40, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_40_load_9"/></StgValue>
</operation>

<operation id="1516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="0" op_0_bw="0">
<![CDATA[
branch400:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch399:0  %kernel_data_V_2_39_load_9 = load i16* @kernel_data_V_2_39, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_39_load_9"/></StgValue>
</operation>

<operation id="1518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="0" op_0_bw="0">
<![CDATA[
branch399:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch398:0  %kernel_data_V_2_38_load_9 = load i16* @kernel_data_V_2_38, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_38_load_9"/></StgValue>
</operation>

<operation id="1520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="0" op_0_bw="0">
<![CDATA[
branch398:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch397:0  %kernel_data_V_2_37_load_9 = load i16* @kernel_data_V_2_37, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_37_load_9"/></StgValue>
</operation>

<operation id="1522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="0" op_0_bw="0">
<![CDATA[
branch397:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch396:0  %kernel_data_V_2_36_load_9 = load i16* @kernel_data_V_2_36, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_36_load_9"/></StgValue>
</operation>

<operation id="1524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="0">
<![CDATA[
branch396:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch413:0  %kernel_data_V_2_53_load_8 = load i16* @kernel_data_V_2_53, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_53_load_8"/></StgValue>
</operation>

<operation id="1526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="0" op_0_bw="0">
<![CDATA[
branch413:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch358:0  %kernel_data_V_2_70_load_9 = load i16* @kernel_data_V_2_70, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_70_load_9"/></StgValue>
</operation>

<operation id="1528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="0" op_0_bw="0">
<![CDATA[
branch358:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch357:0  %kernel_data_V_2_69_load_9 = load i16* @kernel_data_V_2_69, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_69_load_9"/></StgValue>
</operation>

<operation id="1530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="0" op_0_bw="0">
<![CDATA[
branch357:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch356:0  %kernel_data_V_2_68_load_9 = load i16* @kernel_data_V_2_68, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_68_load_9"/></StgValue>
</operation>

<operation id="1532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="0" op_0_bw="0">
<![CDATA[
branch356:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch355:0  %kernel_data_V_2_67_load_9 = load i16* @kernel_data_V_2_67, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_67_load_9"/></StgValue>
</operation>

<operation id="1534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="0" op_0_bw="0">
<![CDATA[
branch355:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch354:0  %kernel_data_V_2_66_load_9 = load i16* @kernel_data_V_2_66, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_66_load_9"/></StgValue>
</operation>

<operation id="1536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="0" op_0_bw="0">
<![CDATA[
branch354:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch353:0  %kernel_data_V_2_65_load_9 = load i16* @kernel_data_V_2_65, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_65_load_9"/></StgValue>
</operation>

<operation id="1538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="0" op_0_bw="0">
<![CDATA[
branch353:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch352:0  %kernel_data_V_2_64_load_9 = load i16* @kernel_data_V_2_64, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_64_load_9"/></StgValue>
</operation>

<operation id="1540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="0" op_0_bw="0">
<![CDATA[
branch352:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch351:0  %kernel_data_V_2_63_load_9 = load i16* @kernel_data_V_2_63, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_63_load_9"/></StgValue>
</operation>

<operation id="1542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="0" op_0_bw="0">
<![CDATA[
branch351:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch350:0  %kernel_data_V_2_62_load_9 = load i16* @kernel_data_V_2_62, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_62_load_9"/></StgValue>
</operation>

<operation id="1544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="0" op_0_bw="0">
<![CDATA[
branch350:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch349:0  %kernel_data_V_2_61_load_9 = load i16* @kernel_data_V_2_61, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_61_load_9"/></StgValue>
</operation>

<operation id="1546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="0" op_0_bw="0">
<![CDATA[
branch349:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch348:0  %kernel_data_V_2_60_load_9 = load i16* @kernel_data_V_2_60, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_60_load_9"/></StgValue>
</operation>

<operation id="1548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="0" op_0_bw="0">
<![CDATA[
branch348:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch347:0  %kernel_data_V_2_59_load_9 = load i16* @kernel_data_V_2_59, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_59_load_9"/></StgValue>
</operation>

<operation id="1550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="0" op_0_bw="0">
<![CDATA[
branch347:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch346:0  %kernel_data_V_2_58_load_9 = load i16* @kernel_data_V_2_58, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_58_load_9"/></StgValue>
</operation>

<operation id="1552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="0" op_0_bw="0">
<![CDATA[
branch346:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch345:0  %kernel_data_V_2_57_load_9 = load i16* @kernel_data_V_2_57, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_57_load_9"/></StgValue>
</operation>

<operation id="1554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="0" op_0_bw="0">
<![CDATA[
branch345:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch344:0  %kernel_data_V_2_56_load_9 = load i16* @kernel_data_V_2_56, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_56_load_9"/></StgValue>
</operation>

<operation id="1556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="0" op_0_bw="0">
<![CDATA[
branch344:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch343:0  %kernel_data_V_2_55_load_8 = load i16* @kernel_data_V_2_55, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_55_load_8"/></StgValue>
</operation>

<operation id="1558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="0" op_0_bw="0">
<![CDATA[
branch343:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch342:0  %kernel_data_V_2_54_load_8 = load i16* @kernel_data_V_2_54, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_54_load_8"/></StgValue>
</operation>

<operation id="1560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="0" op_0_bw="0">
<![CDATA[
branch342:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch359:0  %kernel_data_V_2_71_load_9 = load i16* @kernel_data_V_2_71, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_71_load_9"/></StgValue>
</operation>

<operation id="1562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="0" op_0_bw="0">
<![CDATA[
branch359:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch232:0  %kernel_data_V_2_16_load_10 = load i16* @kernel_data_V_2_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_16_load_10"/></StgValue>
</operation>

<operation id="1564" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="0" op_0_bw="0">
<![CDATA[
branch232:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch231:0  %kernel_data_V_2_15_load_10 = load i16* @kernel_data_V_2_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_15_load_10"/></StgValue>
</operation>

<operation id="1566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="0" op_0_bw="0">
<![CDATA[
branch231:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch230:0  %kernel_data_V_2_14_load_10 = load i16* @kernel_data_V_2_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_14_load_10"/></StgValue>
</operation>

<operation id="1568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="0" op_0_bw="0">
<![CDATA[
branch230:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch229:0  %kernel_data_V_2_13_load_10 = load i16* @kernel_data_V_2_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_13_load_10"/></StgValue>
</operation>

<operation id="1570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="0" op_0_bw="0">
<![CDATA[
branch229:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch228:0  %kernel_data_V_2_12_load_10 = load i16* @kernel_data_V_2_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_12_load_10"/></StgValue>
</operation>

<operation id="1572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="0" op_0_bw="0">
<![CDATA[
branch228:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch227:0  %kernel_data_V_2_11_load_10 = load i16* @kernel_data_V_2_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_11_load_10"/></StgValue>
</operation>

<operation id="1574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="0" op_0_bw="0">
<![CDATA[
branch227:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch226:0  %kernel_data_V_2_10_load_10 = load i16* @kernel_data_V_2_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_10_load_10"/></StgValue>
</operation>

<operation id="1576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="0" op_0_bw="0">
<![CDATA[
branch226:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch225:0  %kernel_data_V_2_9_load_10 = load i16* @kernel_data_V_2_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_9_load_10"/></StgValue>
</operation>

<operation id="1578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="0" op_0_bw="0">
<![CDATA[
branch225:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch224:0  %kernel_data_V_2_8_load_10 = load i16* @kernel_data_V_2_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_8_load_10"/></StgValue>
</operation>

<operation id="1580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="0" op_0_bw="0">
<![CDATA[
branch224:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch223:0  %kernel_data_V_2_7_load_9 = load i16* @kernel_data_V_2_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_7_load_9"/></StgValue>
</operation>

<operation id="1582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="0" op_0_bw="0">
<![CDATA[
branch223:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch222:0  %kernel_data_V_2_6_load_9 = load i16* @kernel_data_V_2_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_6_load_9"/></StgValue>
</operation>

<operation id="1584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="0" op_0_bw="0">
<![CDATA[
branch222:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch221:0  %kernel_data_V_2_5_load_9 = load i16* @kernel_data_V_2_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_5_load_9"/></StgValue>
</operation>

<operation id="1586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="0" op_0_bw="0">
<![CDATA[
branch221:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch220:0  %kernel_data_V_2_4_load_9 = load i16* @kernel_data_V_2_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_4_load_9"/></StgValue>
</operation>

<operation id="1588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="0" op_0_bw="0">
<![CDATA[
branch220:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch219:0  %kernel_data_V_2_3_load_9 = load i16* @kernel_data_V_2_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_3_load_9"/></StgValue>
</operation>

<operation id="1590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="0" op_0_bw="0">
<![CDATA[
branch219:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch218:0  %kernel_data_V_2_2_load_9 = load i16* @kernel_data_V_2_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_2_load_9"/></StgValue>
</operation>

<operation id="1592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="0" op_0_bw="0">
<![CDATA[
branch218:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch217:0  %kernel_data_V_2_1_load_9 = load i16* @kernel_data_V_2_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_1_load_9"/></StgValue>
</operation>

<operation id="1594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="0" op_0_bw="0">
<![CDATA[
branch217:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch216:0  %kernel_data_V_2_0_load_9 = load i16* @kernel_data_V_2_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_0_load_9"/></StgValue>
</operation>

<operation id="1596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="0" op_0_bw="0">
<![CDATA[
branch216:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1597" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch233:0  %kernel_data_V_2_17_load_10 = load i16* @kernel_data_V_2_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_17_load_10"/></StgValue>
</operation>

<operation id="1598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="0" op_0_bw="0">
<![CDATA[
branch233:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch178:0  %kernel_data_V_2_34_load_10 = load i16* @kernel_data_V_2_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_34_load_10"/></StgValue>
</operation>

<operation id="1600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="0" op_0_bw="0">
<![CDATA[
branch178:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch177:0  %kernel_data_V_2_33_load_10 = load i16* @kernel_data_V_2_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_33_load_10"/></StgValue>
</operation>

<operation id="1602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="0" op_0_bw="0">
<![CDATA[
branch177:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch176:0  %kernel_data_V_2_32_load_10 = load i16* @kernel_data_V_2_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_32_load_10"/></StgValue>
</operation>

<operation id="1604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="0" op_0_bw="0">
<![CDATA[
branch176:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch175:0  %kernel_data_V_2_31_load_9 = load i16* @kernel_data_V_2_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_31_load_9"/></StgValue>
</operation>

<operation id="1606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="0" op_0_bw="0">
<![CDATA[
branch175:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch174:0  %kernel_data_V_2_30_load_9 = load i16* @kernel_data_V_2_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_30_load_9"/></StgValue>
</operation>

<operation id="1608" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="0" op_0_bw="0">
<![CDATA[
branch174:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch173:0  %kernel_data_V_2_29_load_9 = load i16* @kernel_data_V_2_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_29_load_9"/></StgValue>
</operation>

<operation id="1610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="0" op_0_bw="0">
<![CDATA[
branch173:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch172:0  %kernel_data_V_2_28_load_9 = load i16* @kernel_data_V_2_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_28_load_9"/></StgValue>
</operation>

<operation id="1612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="0" op_0_bw="0">
<![CDATA[
branch172:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch171:0  %kernel_data_V_2_27_load_9 = load i16* @kernel_data_V_2_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_27_load_9"/></StgValue>
</operation>

<operation id="1614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="0" op_0_bw="0">
<![CDATA[
branch171:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch170:0  %kernel_data_V_2_26_load_9 = load i16* @kernel_data_V_2_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_26_load_9"/></StgValue>
</operation>

<operation id="1616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="0" op_0_bw="0">
<![CDATA[
branch170:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch169:0  %kernel_data_V_2_25_load_9 = load i16* @kernel_data_V_2_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_25_load_9"/></StgValue>
</operation>

<operation id="1618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="0" op_0_bw="0">
<![CDATA[
branch169:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch168:0  %kernel_data_V_2_24_load_9 = load i16* @kernel_data_V_2_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_24_load_9"/></StgValue>
</operation>

<operation id="1620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="0" op_0_bw="0">
<![CDATA[
branch168:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch167:0  %kernel_data_V_2_23_load_10 = load i16* @kernel_data_V_2_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_23_load_10"/></StgValue>
</operation>

<operation id="1622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="0" op_0_bw="0">
<![CDATA[
branch167:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch166:0  %kernel_data_V_2_22_load_10 = load i16* @kernel_data_V_2_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_22_load_10"/></StgValue>
</operation>

<operation id="1624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="0" op_0_bw="0">
<![CDATA[
branch166:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch165:0  %kernel_data_V_2_21_load_10 = load i16* @kernel_data_V_2_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_21_load_10"/></StgValue>
</operation>

<operation id="1626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="0" op_0_bw="0">
<![CDATA[
branch165:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch164:0  %kernel_data_V_2_20_load_10 = load i16* @kernel_data_V_2_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_20_load_10"/></StgValue>
</operation>

<operation id="1628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="0" op_0_bw="0">
<![CDATA[
branch164:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1629" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch163:0  %kernel_data_V_2_19_load_10 = load i16* @kernel_data_V_2_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_19_load_10"/></StgValue>
</operation>

<operation id="1630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch162:0  %kernel_data_V_2_18_load_10 = load i16* @kernel_data_V_2_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_18_load_10"/></StgValue>
</operation>

<operation id="1632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="0" op_0_bw="0">
<![CDATA[
branch162:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch179:0  %kernel_data_V_2_35_load_10 = load i16* @kernel_data_V_2_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_35_load_10"/></StgValue>
</operation>

<operation id="1634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="0" op_0_bw="0">
<![CDATA[
branch179:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch124:0  %kernel_data_V_2_52_load_9 = load i16* @kernel_data_V_2_52, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_52_load_9"/></StgValue>
</operation>

<operation id="1636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch123:0  %kernel_data_V_2_51_load_9 = load i16* @kernel_data_V_2_51, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_51_load_9"/></StgValue>
</operation>

<operation id="1638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch122:0  %kernel_data_V_2_50_load_9 = load i16* @kernel_data_V_2_50, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_50_load_9"/></StgValue>
</operation>

<operation id="1640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch121:0  %kernel_data_V_2_49_load_9 = load i16* @kernel_data_V_2_49, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_49_load_9"/></StgValue>
</operation>

<operation id="1642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch120:0  %kernel_data_V_2_48_load_9 = load i16* @kernel_data_V_2_48, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_48_load_9"/></StgValue>
</operation>

<operation id="1644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch119:0  %kernel_data_V_2_47_load_10 = load i16* @kernel_data_V_2_47, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_47_load_10"/></StgValue>
</operation>

<operation id="1646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch118:0  %kernel_data_V_2_46_load_10 = load i16* @kernel_data_V_2_46, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_46_load_10"/></StgValue>
</operation>

<operation id="1648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch117:0  %kernel_data_V_2_45_load_10 = load i16* @kernel_data_V_2_45, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_45_load_10"/></StgValue>
</operation>

<operation id="1650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch116:0  %kernel_data_V_2_44_load_10 = load i16* @kernel_data_V_2_44, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_44_load_10"/></StgValue>
</operation>

<operation id="1652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch115:0  %kernel_data_V_2_43_load_10 = load i16* @kernel_data_V_2_43, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_43_load_10"/></StgValue>
</operation>

<operation id="1654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch114:0  %kernel_data_V_2_42_load_10 = load i16* @kernel_data_V_2_42, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_42_load_10"/></StgValue>
</operation>

<operation id="1656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch113:0  %kernel_data_V_2_41_load_10 = load i16* @kernel_data_V_2_41, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_41_load_10"/></StgValue>
</operation>

<operation id="1658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch112:0  %kernel_data_V_2_40_load_10 = load i16* @kernel_data_V_2_40, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_40_load_10"/></StgValue>
</operation>

<operation id="1660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch111:0  %kernel_data_V_2_39_load_10 = load i16* @kernel_data_V_2_39, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_39_load_10"/></StgValue>
</operation>

<operation id="1662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch110:0  %kernel_data_V_2_38_load_10 = load i16* @kernel_data_V_2_38, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_38_load_10"/></StgValue>
</operation>

<operation id="1664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch109:0  %kernel_data_V_2_37_load_10 = load i16* @kernel_data_V_2_37, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_37_load_10"/></StgValue>
</operation>

<operation id="1666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch108:0  %kernel_data_V_2_36_load_10 = load i16* @kernel_data_V_2_36, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_36_load_10"/></StgValue>
</operation>

<operation id="1668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch125:0  %kernel_data_V_2_53_load_9 = load i16* @kernel_data_V_2_53, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_53_load_9"/></StgValue>
</operation>

<operation id="1670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1671" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888:0  %phi_ln76 = phi i16 [ %kernel_data_V_2_0_load, %branch2808 ], [ %kernel_data_V_2_1_load, %branch2809 ], [ %kernel_data_V_2_2_load, %branch2810 ], [ %kernel_data_V_2_3_load, %branch2811 ], [ %kernel_data_V_2_4_load, %branch2812 ], [ %kernel_data_V_2_5_load, %branch2813 ], [ %kernel_data_V_2_6_load, %branch2814 ], [ %kernel_data_V_2_7_load, %branch2815 ], [ %kernel_data_V_2_8_load_1, %branch2816 ], [ %kernel_data_V_2_9_load_1, %branch2817 ], [ %kernel_data_V_2_10_load_1, %branch2818 ], [ %kernel_data_V_2_11_load_1, %branch2819 ], [ %kernel_data_V_2_12_load_1, %branch2820 ], [ %kernel_data_V_2_13_load_1, %branch2821 ], [ %kernel_data_V_2_14_load_1, %branch2822 ], [ %kernel_data_V_2_15_load_1, %branch2823 ], [ %kernel_data_V_2_16_load_1, %branch2824 ], [ %kernel_data_V_2_17_load_1, %branch2825 ]

]]></Node>
<StgValue><ssdm name="phi_ln76"/></StgValue>
</operation>

<operation id="1672" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888:5  %sext_ln1116_cast = sext i16 %phi_ln76 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_cast"/></StgValue>
</operation>

<operation id="1673" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888:6  %sext_ln1118 = sext i6 %trunc_ln76 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="1674" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888:7  %mul_ln1118 = mul i21 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="1675" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742:0  %phi_ln76_72 = phi i16 [ %kernel_data_V_2_18_load_1, %branch2754 ], [ %kernel_data_V_2_19_load_1, %branch2755 ], [ %kernel_data_V_2_20_load_1, %branch2756 ], [ %kernel_data_V_2_21_load_1, %branch2757 ], [ %kernel_data_V_2_22_load_1, %branch2758 ], [ %kernel_data_V_2_23_load_1, %branch2759 ], [ %kernel_data_V_2_24_load, %branch2760 ], [ %kernel_data_V_2_25_load, %branch2761 ], [ %kernel_data_V_2_26_load, %branch2762 ], [ %kernel_data_V_2_27_load, %branch2763 ], [ %kernel_data_V_2_28_load, %branch2764 ], [ %kernel_data_V_2_29_load, %branch2765 ], [ %kernel_data_V_2_30_load, %branch2766 ], [ %kernel_data_V_2_31_load, %branch2767 ], [ %kernel_data_V_2_32_load_1, %branch2768 ], [ %kernel_data_V_2_33_load_1, %branch2769 ], [ %kernel_data_V_2_34_load_1, %branch2770 ], [ %kernel_data_V_2_35_load_1, %branch2771 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_72"/></StgValue>
</operation>

<operation id="1676" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742:1  %tmp_193 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742:2  %sext_ln1116_214_cast = sext i16 %phi_ln76_72 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_214_cast"/></StgValue>
</operation>

<operation id="1678" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742:3  %sext_ln1118_141 = sext i6 %tmp_193 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_141"/></StgValue>
</operation>

<operation id="1679" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742:4  %mul_ln1118_217 = mul i21 %sext_ln1116_214_cast, %sext_ln1118_141

]]></Node>
<StgValue><ssdm name="mul_ln1118_217"/></StgValue>
</operation>

<operation id="1680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742:6  switch i5 %w_index26, label %branch2717 [
    i5 0, label %branch2700
    i5 1, label %branch2701
    i5 2, label %branch2702
    i5 3, label %branch2703
    i5 4, label %branch2704
    i5 5, label %branch2705
    i5 6, label %branch2706
    i5 7, label %branch2707
    i5 8, label %branch2708
    i5 9, label %branch2709
    i5 10, label %branch2710
    i5 11, label %branch2711
    i5 12, label %branch2712
    i5 13, label %branch2713
    i5 14, label %branch2714
    i5 15, label %branch2715
    i5 -16, label %branch2716
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597:0  %phi_ln76_73 = phi i16 [ %kernel_data_V_2_36_load_1, %branch2700 ], [ %kernel_data_V_2_37_load_1, %branch2701 ], [ %kernel_data_V_2_38_load_1, %branch2702 ], [ %kernel_data_V_2_39_load_1, %branch2703 ], [ %kernel_data_V_2_40_load_1, %branch2704 ], [ %kernel_data_V_2_41_load_1, %branch2705 ], [ %kernel_data_V_2_42_load_1, %branch2706 ], [ %kernel_data_V_2_43_load_1, %branch2707 ], [ %kernel_data_V_2_44_load_1, %branch2708 ], [ %kernel_data_V_2_45_load_1, %branch2709 ], [ %kernel_data_V_2_46_load_1, %branch2710 ], [ %kernel_data_V_2_47_load_1, %branch2711 ], [ %kernel_data_V_2_48_load, %branch2712 ], [ %kernel_data_V_2_49_load, %branch2713 ], [ %kernel_data_V_2_50_load, %branch2714 ], [ %kernel_data_V_2_51_load, %branch2715 ], [ %kernel_data_V_2_52_load, %branch2716 ], [ %kernel_data_V_2_53_load, %branch2717 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_73"/></StgValue>
</operation>

<operation id="1682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597:1  %tmp_194 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597:2  %sext_ln1116_215_cast = sext i16 %phi_ln76_73 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_215_cast"/></StgValue>
</operation>

<operation id="1684" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597:3  %sext_ln1118_142 = sext i6 %tmp_194 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_142"/></StgValue>
</operation>

<operation id="1685" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597:4  %mul_ln1118_218 = mul i21 %sext_ln1116_215_cast, %sext_ln1118_142

]]></Node>
<StgValue><ssdm name="mul_ln1118_218"/></StgValue>
</operation>

<operation id="1686" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597:6  switch i5 %w_index26, label %branch2663 [
    i5 0, label %branch2646
    i5 1, label %branch2647
    i5 2, label %branch2648
    i5 3, label %branch2649
    i5 4, label %branch2650
    i5 5, label %branch2651
    i5 6, label %branch2652
    i5 7, label %branch2653
    i5 8, label %branch2654
    i5 9, label %branch2655
    i5 10, label %branch2656
    i5 11, label %branch2657
    i5 12, label %branch2658
    i5 13, label %branch2659
    i5 14, label %branch2660
    i5 15, label %branch2661
    i5 -16, label %branch2662
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1687" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452:0  %phi_ln76_74 = phi i16 [ %kernel_data_V_2_54_load, %branch2646 ], [ %kernel_data_V_2_55_load, %branch2647 ], [ %kernel_data_V_2_56_load_1, %branch2648 ], [ %kernel_data_V_2_57_load_1, %branch2649 ], [ %kernel_data_V_2_58_load_1, %branch2650 ], [ %kernel_data_V_2_59_load_1, %branch2651 ], [ %kernel_data_V_2_60_load_1, %branch2652 ], [ %kernel_data_V_2_61_load_1, %branch2653 ], [ %kernel_data_V_2_62_load_1, %branch2654 ], [ %kernel_data_V_2_63_load_1, %branch2655 ], [ %kernel_data_V_2_64_load_1, %branch2656 ], [ %kernel_data_V_2_65_load_1, %branch2657 ], [ %kernel_data_V_2_66_load_1, %branch2658 ], [ %kernel_data_V_2_67_load_1, %branch2659 ], [ %kernel_data_V_2_68_load_1, %branch2660 ], [ %kernel_data_V_2_69_load_1, %branch2661 ], [ %kernel_data_V_2_70_load_1, %branch2662 ], [ %kernel_data_V_2_71_load_1, %branch2663 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_74"/></StgValue>
</operation>

<operation id="1688" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452:1  %tmp_195 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 18, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452:2  %sext_ln1116_216_cast = sext i16 %phi_ln76_74 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_216_cast"/></StgValue>
</operation>

<operation id="1690" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452:3  %sext_ln1118_143 = sext i6 %tmp_195 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_143"/></StgValue>
</operation>

<operation id="1691" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452:4  %mul_ln1118_219 = mul i21 %sext_ln1116_216_cast, %sext_ln1118_143

]]></Node>
<StgValue><ssdm name="mul_ln1118_219"/></StgValue>
</operation>

<operation id="1692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452:10  switch i5 %w_index26, label %branch2537 [
    i5 0, label %branch2520
    i5 1, label %branch2521
    i5 2, label %branch2522
    i5 3, label %branch2523
    i5 4, label %branch2524
    i5 5, label %branch2525
    i5 6, label %branch2526
    i5 7, label %branch2527
    i5 8, label %branch2528
    i5 9, label %branch2529
    i5 10, label %branch2530
    i5 11, label %branch2531
    i5 12, label %branch2532
    i5 13, label %branch2533
    i5 14, label %branch2534
    i5 15, label %branch2535
    i5 -16, label %branch2536
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307:0  %phi_ln76_75 = phi i16 [ %kernel_data_V_2_0_load_1, %branch2520 ], [ %kernel_data_V_2_1_load_1, %branch2521 ], [ %kernel_data_V_2_2_load_1, %branch2522 ], [ %kernel_data_V_2_3_load_1, %branch2523 ], [ %kernel_data_V_2_4_load_1, %branch2524 ], [ %kernel_data_V_2_5_load_1, %branch2525 ], [ %kernel_data_V_2_6_load_1, %branch2526 ], [ %kernel_data_V_2_7_load_1, %branch2527 ], [ %kernel_data_V_2_8_load_2, %branch2528 ], [ %kernel_data_V_2_9_load_2, %branch2529 ], [ %kernel_data_V_2_10_load_2, %branch2530 ], [ %kernel_data_V_2_11_load_2, %branch2531 ], [ %kernel_data_V_2_12_load_2, %branch2532 ], [ %kernel_data_V_2_13_load_2, %branch2533 ], [ %kernel_data_V_2_14_load_2, %branch2534 ], [ %kernel_data_V_2_15_load_2, %branch2535 ], [ %kernel_data_V_2_16_load_2, %branch2536 ], [ %kernel_data_V_2_17_load_2, %branch2537 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_75"/></StgValue>
</operation>

<operation id="1694" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307:1  %tmp_196 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 24, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307:2  %sext_ln1116_217_cast = sext i16 %phi_ln76_75 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_217_cast"/></StgValue>
</operation>

<operation id="1696" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307:3  %sext_ln1118_144 = sext i6 %tmp_196 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_144"/></StgValue>
</operation>

<operation id="1697" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307:4  %mul_ln1118_220 = mul i21 %sext_ln1116_217_cast, %sext_ln1118_144

]]></Node>
<StgValue><ssdm name="mul_ln1118_220"/></StgValue>
</operation>

<operation id="1698" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307:6  switch i5 %w_index26, label %branch2483 [
    i5 0, label %branch2466
    i5 1, label %branch2467
    i5 2, label %branch2468
    i5 3, label %branch2469
    i5 4, label %branch2470
    i5 5, label %branch2471
    i5 6, label %branch2472
    i5 7, label %branch2473
    i5 8, label %branch2474
    i5 9, label %branch2475
    i5 10, label %branch2476
    i5 11, label %branch2477
    i5 12, label %branch2478
    i5 13, label %branch2479
    i5 14, label %branch2480
    i5 15, label %branch2481
    i5 -16, label %branch2482
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161:0  %phi_ln76_76 = phi i16 [ %kernel_data_V_2_18_load_2, %branch2466 ], [ %kernel_data_V_2_19_load_2, %branch2467 ], [ %kernel_data_V_2_20_load_2, %branch2468 ], [ %kernel_data_V_2_21_load_2, %branch2469 ], [ %kernel_data_V_2_22_load_2, %branch2470 ], [ %kernel_data_V_2_23_load_2, %branch2471 ], [ %kernel_data_V_2_24_load_1, %branch2472 ], [ %kernel_data_V_2_25_load_1, %branch2473 ], [ %kernel_data_V_2_26_load_1, %branch2474 ], [ %kernel_data_V_2_27_load_1, %branch2475 ], [ %kernel_data_V_2_28_load_1, %branch2476 ], [ %kernel_data_V_2_29_load_1, %branch2477 ], [ %kernel_data_V_2_30_load_1, %branch2478 ], [ %kernel_data_V_2_31_load_1, %branch2479 ], [ %kernel_data_V_2_32_load_2, %branch2480 ], [ %kernel_data_V_2_33_load_2, %branch2481 ], [ %kernel_data_V_2_34_load_2, %branch2482 ], [ %kernel_data_V_2_35_load_2, %branch2483 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_76"/></StgValue>
</operation>

<operation id="1700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161:1  %tmp_197 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 30, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161:2  %sext_ln1116_218_cast = sext i16 %phi_ln76_76 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_218_cast"/></StgValue>
</operation>

<operation id="1702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161:3  %sext_ln1118_145 = sext i6 %tmp_197 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_145"/></StgValue>
</operation>

<operation id="1703" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161:4  %mul_ln1118_221 = mul i21 %sext_ln1116_218_cast, %sext_ln1118_145

]]></Node>
<StgValue><ssdm name="mul_ln1118_221"/></StgValue>
</operation>

<operation id="1704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161:6  switch i5 %w_index26, label %branch2429 [
    i5 0, label %branch2412
    i5 1, label %branch2413
    i5 2, label %branch2414
    i5 3, label %branch2415
    i5 4, label %branch2416
    i5 5, label %branch2417
    i5 6, label %branch2418
    i5 7, label %branch2419
    i5 8, label %branch2420
    i5 9, label %branch2421
    i5 10, label %branch2422
    i5 11, label %branch2423
    i5 12, label %branch2424
    i5 13, label %branch2425
    i5 14, label %branch2426
    i5 15, label %branch2427
    i5 -16, label %branch2428
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016:0  %phi_ln76_77 = phi i16 [ %kernel_data_V_2_36_load_2, %branch2412 ], [ %kernel_data_V_2_37_load_2, %branch2413 ], [ %kernel_data_V_2_38_load_2, %branch2414 ], [ %kernel_data_V_2_39_load_2, %branch2415 ], [ %kernel_data_V_2_40_load_2, %branch2416 ], [ %kernel_data_V_2_41_load_2, %branch2417 ], [ %kernel_data_V_2_42_load_2, %branch2418 ], [ %kernel_data_V_2_43_load_2, %branch2419 ], [ %kernel_data_V_2_44_load_2, %branch2420 ], [ %kernel_data_V_2_45_load_2, %branch2421 ], [ %kernel_data_V_2_46_load_2, %branch2422 ], [ %kernel_data_V_2_47_load_2, %branch2423 ], [ %kernel_data_V_2_48_load_1, %branch2424 ], [ %kernel_data_V_2_49_load_1, %branch2425 ], [ %kernel_data_V_2_50_load_1, %branch2426 ], [ %kernel_data_V_2_51_load_1, %branch2427 ], [ %kernel_data_V_2_52_load_1, %branch2428 ], [ %kernel_data_V_2_53_load_1, %branch2429 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_77"/></StgValue>
</operation>

<operation id="1706" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016:1  %tmp_198 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 36, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016:2  %sext_ln1116_219_cast = sext i16 %phi_ln76_77 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_219_cast"/></StgValue>
</operation>

<operation id="1708" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016:3  %sext_ln1118_146 = sext i6 %tmp_198 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_146"/></StgValue>
</operation>

<operation id="1709" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016:4  %mul_ln1118_222 = mul i21 %sext_ln1116_219_cast, %sext_ln1118_146

]]></Node>
<StgValue><ssdm name="mul_ln1118_222"/></StgValue>
</operation>

<operation id="1710" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016:6  switch i5 %w_index26, label %branch2375 [
    i5 0, label %branch2358
    i5 1, label %branch2359
    i5 2, label %branch2360
    i5 3, label %branch2361
    i5 4, label %branch2362
    i5 5, label %branch2363
    i5 6, label %branch2364
    i5 7, label %branch2365
    i5 8, label %branch2366
    i5 9, label %branch2367
    i5 10, label %branch2368
    i5 11, label %branch2369
    i5 12, label %branch2370
    i5 13, label %branch2371
    i5 14, label %branch2372
    i5 15, label %branch2373
    i5 -16, label %branch2374
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871:0  %phi_ln76_78 = phi i16 [ %kernel_data_V_2_54_load_1, %branch2358 ], [ %kernel_data_V_2_55_load_1, %branch2359 ], [ %kernel_data_V_2_56_load_2, %branch2360 ], [ %kernel_data_V_2_57_load_2, %branch2361 ], [ %kernel_data_V_2_58_load_2, %branch2362 ], [ %kernel_data_V_2_59_load_2, %branch2363 ], [ %kernel_data_V_2_60_load_2, %branch2364 ], [ %kernel_data_V_2_61_load_2, %branch2365 ], [ %kernel_data_V_2_62_load_2, %branch2366 ], [ %kernel_data_V_2_63_load_2, %branch2367 ], [ %kernel_data_V_2_64_load_2, %branch2368 ], [ %kernel_data_V_2_65_load_2, %branch2369 ], [ %kernel_data_V_2_66_load_2, %branch2370 ], [ %kernel_data_V_2_67_load_2, %branch2371 ], [ %kernel_data_V_2_68_load_2, %branch2372 ], [ %kernel_data_V_2_69_load_2, %branch2373 ], [ %kernel_data_V_2_70_load_2, %branch2374 ], [ %kernel_data_V_2_71_load_2, %branch2375 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_78"/></StgValue>
</operation>

<operation id="1712" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871:1  %tmp_199 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 42, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871:2  %sext_ln1116_220_cast = sext i16 %phi_ln76_78 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_220_cast"/></StgValue>
</operation>

<operation id="1714" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871:3  %sext_ln1118_147 = sext i6 %tmp_199 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_147"/></StgValue>
</operation>

<operation id="1715" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871:4  %mul_ln1118_223 = mul i21 %sext_ln1116_220_cast, %sext_ln1118_147

]]></Node>
<StgValue><ssdm name="mul_ln1118_223"/></StgValue>
</operation>

<operation id="1716" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871:10  switch i5 %w_index26, label %branch2249 [
    i5 0, label %branch2232
    i5 1, label %branch2233
    i5 2, label %branch2234
    i5 3, label %branch2235
    i5 4, label %branch2236
    i5 5, label %branch2237
    i5 6, label %branch2238
    i5 7, label %branch2239
    i5 8, label %branch2240
    i5 9, label %branch2241
    i5 10, label %branch2242
    i5 11, label %branch2243
    i5 12, label %branch2244
    i5 13, label %branch2245
    i5 14, label %branch2246
    i5 15, label %branch2247
    i5 -16, label %branch2248
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726:0  %phi_ln76_79 = phi i16 [ %kernel_data_V_2_0_load_2, %branch2232 ], [ %kernel_data_V_2_1_load_2, %branch2233 ], [ %kernel_data_V_2_2_load_2, %branch2234 ], [ %kernel_data_V_2_3_load_2, %branch2235 ], [ %kernel_data_V_2_4_load_2, %branch2236 ], [ %kernel_data_V_2_5_load_2, %branch2237 ], [ %kernel_data_V_2_6_load_2, %branch2238 ], [ %kernel_data_V_2_7_load_2, %branch2239 ], [ %kernel_data_V_2_8_load_3, %branch2240 ], [ %kernel_data_V_2_9_load_3, %branch2241 ], [ %kernel_data_V_2_10_load_3, %branch2242 ], [ %kernel_data_V_2_11_load_3, %branch2243 ], [ %kernel_data_V_2_12_load_3, %branch2244 ], [ %kernel_data_V_2_13_load_3, %branch2245 ], [ %kernel_data_V_2_14_load_3, %branch2246 ], [ %kernel_data_V_2_15_load_3, %branch2247 ], [ %kernel_data_V_2_16_load_3, %branch2248 ], [ %kernel_data_V_2_17_load_3, %branch2249 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_79"/></StgValue>
</operation>

<operation id="1718" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726:1  %tmp_200 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 48, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726:2  %sext_ln1116_221_cast = sext i16 %phi_ln76_79 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_221_cast"/></StgValue>
</operation>

<operation id="1720" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726:3  %sext_ln1118_148 = sext i6 %tmp_200 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_148"/></StgValue>
</operation>

<operation id="1721" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726:4  %mul_ln1118_224 = mul i21 %sext_ln1116_221_cast, %sext_ln1118_148

]]></Node>
<StgValue><ssdm name="mul_ln1118_224"/></StgValue>
</operation>

<operation id="1722" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726:6  switch i5 %w_index26, label %branch2195 [
    i5 0, label %branch2178
    i5 1, label %branch2179
    i5 2, label %branch2180
    i5 3, label %branch2181
    i5 4, label %branch2182
    i5 5, label %branch2183
    i5 6, label %branch2184
    i5 7, label %branch2185
    i5 8, label %branch2186
    i5 9, label %branch2187
    i5 10, label %branch2188
    i5 11, label %branch2189
    i5 12, label %branch2190
    i5 13, label %branch2191
    i5 14, label %branch2192
    i5 15, label %branch2193
    i5 -16, label %branch2194
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1723" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580:0  %phi_ln76_80 = phi i16 [ %kernel_data_V_2_18_load_3, %branch2178 ], [ %kernel_data_V_2_19_load_3, %branch2179 ], [ %kernel_data_V_2_20_load_3, %branch2180 ], [ %kernel_data_V_2_21_load_3, %branch2181 ], [ %kernel_data_V_2_22_load_3, %branch2182 ], [ %kernel_data_V_2_23_load_3, %branch2183 ], [ %kernel_data_V_2_24_load_2, %branch2184 ], [ %kernel_data_V_2_25_load_2, %branch2185 ], [ %kernel_data_V_2_26_load_2, %branch2186 ], [ %kernel_data_V_2_27_load_2, %branch2187 ], [ %kernel_data_V_2_28_load_2, %branch2188 ], [ %kernel_data_V_2_29_load_2, %branch2189 ], [ %kernel_data_V_2_30_load_2, %branch2190 ], [ %kernel_data_V_2_31_load_2, %branch2191 ], [ %kernel_data_V_2_32_load_3, %branch2192 ], [ %kernel_data_V_2_33_load_3, %branch2193 ], [ %kernel_data_V_2_34_load_3, %branch2194 ], [ %kernel_data_V_2_35_load_3, %branch2195 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_80"/></StgValue>
</operation>

<operation id="1724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580:1  %tmp_201 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 54, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580:2  %sext_ln1116_222_cast = sext i16 %phi_ln76_80 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_222_cast"/></StgValue>
</operation>

<operation id="1726" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580:3  %sext_ln1118_149 = sext i6 %tmp_201 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_149"/></StgValue>
</operation>

<operation id="1727" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580:4  %mul_ln1118_225 = mul i21 %sext_ln1116_222_cast, %sext_ln1118_149

]]></Node>
<StgValue><ssdm name="mul_ln1118_225"/></StgValue>
</operation>

<operation id="1728" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580:6  switch i5 %w_index26, label %branch2141 [
    i5 0, label %branch2124
    i5 1, label %branch2125
    i5 2, label %branch2126
    i5 3, label %branch2127
    i5 4, label %branch2128
    i5 5, label %branch2129
    i5 6, label %branch2130
    i5 7, label %branch2131
    i5 8, label %branch2132
    i5 9, label %branch2133
    i5 10, label %branch2134
    i5 11, label %branch2135
    i5 12, label %branch2136
    i5 13, label %branch2137
    i5 14, label %branch2138
    i5 15, label %branch2139
    i5 -16, label %branch2140
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435:0  %phi_ln76_81 = phi i16 [ %kernel_data_V_2_36_load_3, %branch2124 ], [ %kernel_data_V_2_37_load_3, %branch2125 ], [ %kernel_data_V_2_38_load_3, %branch2126 ], [ %kernel_data_V_2_39_load_3, %branch2127 ], [ %kernel_data_V_2_40_load_3, %branch2128 ], [ %kernel_data_V_2_41_load_3, %branch2129 ], [ %kernel_data_V_2_42_load_3, %branch2130 ], [ %kernel_data_V_2_43_load_3, %branch2131 ], [ %kernel_data_V_2_44_load_3, %branch2132 ], [ %kernel_data_V_2_45_load_3, %branch2133 ], [ %kernel_data_V_2_46_load_3, %branch2134 ], [ %kernel_data_V_2_47_load_3, %branch2135 ], [ %kernel_data_V_2_48_load_2, %branch2136 ], [ %kernel_data_V_2_49_load_2, %branch2137 ], [ %kernel_data_V_2_50_load_2, %branch2138 ], [ %kernel_data_V_2_51_load_2, %branch2139 ], [ %kernel_data_V_2_52_load_2, %branch2140 ], [ %kernel_data_V_2_53_load_2, %branch2141 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_81"/></StgValue>
</operation>

<operation id="1730" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435:1  %tmp_202 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 60, i32 65)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435:2  %sext_ln1116_223_cast = sext i16 %phi_ln76_81 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_223_cast"/></StgValue>
</operation>

<operation id="1732" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435:3  %sext_ln1118_150 = sext i6 %tmp_202 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_150"/></StgValue>
</operation>

<operation id="1733" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435:4  %mul_ln1118_226 = mul i21 %sext_ln1116_223_cast, %sext_ln1118_150

]]></Node>
<StgValue><ssdm name="mul_ln1118_226"/></StgValue>
</operation>

<operation id="1734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435:6  switch i5 %w_index26, label %branch2087 [
    i5 0, label %branch2070
    i5 1, label %branch2071
    i5 2, label %branch2072
    i5 3, label %branch2073
    i5 4, label %branch2074
    i5 5, label %branch2075
    i5 6, label %branch2076
    i5 7, label %branch2077
    i5 8, label %branch2078
    i5 9, label %branch2079
    i5 10, label %branch2080
    i5 11, label %branch2081
    i5 12, label %branch2082
    i5 13, label %branch2083
    i5 14, label %branch2084
    i5 15, label %branch2085
    i5 -16, label %branch2086
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1735" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290:0  %phi_ln76_82 = phi i16 [ %kernel_data_V_2_54_load_2, %branch2070 ], [ %kernel_data_V_2_55_load_2, %branch2071 ], [ %kernel_data_V_2_56_load_3, %branch2072 ], [ %kernel_data_V_2_57_load_3, %branch2073 ], [ %kernel_data_V_2_58_load_3, %branch2074 ], [ %kernel_data_V_2_59_load_3, %branch2075 ], [ %kernel_data_V_2_60_load_3, %branch2076 ], [ %kernel_data_V_2_61_load_3, %branch2077 ], [ %kernel_data_V_2_62_load_3, %branch2078 ], [ %kernel_data_V_2_63_load_3, %branch2079 ], [ %kernel_data_V_2_64_load_3, %branch2080 ], [ %kernel_data_V_2_65_load_3, %branch2081 ], [ %kernel_data_V_2_66_load_3, %branch2082 ], [ %kernel_data_V_2_67_load_3, %branch2083 ], [ %kernel_data_V_2_68_load_3, %branch2084 ], [ %kernel_data_V_2_69_load_3, %branch2085 ], [ %kernel_data_V_2_70_load_3, %branch2086 ], [ %kernel_data_V_2_71_load_3, %branch2087 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_82"/></StgValue>
</operation>

<operation id="1736" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290:1  %tmp_203 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 66, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290:2  %sext_ln1116_224_cast = sext i16 %phi_ln76_82 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_224_cast"/></StgValue>
</operation>

<operation id="1738" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290:3  %sext_ln1118_151 = sext i6 %tmp_203 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_151"/></StgValue>
</operation>

<operation id="1739" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290:4  %mul_ln1118_227 = mul i21 %sext_ln1116_224_cast, %sext_ln1118_151

]]></Node>
<StgValue><ssdm name="mul_ln1118_227"/></StgValue>
</operation>

<operation id="1740" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290:10  switch i5 %w_index26, label %branch1961 [
    i5 0, label %branch1944
    i5 1, label %branch1945
    i5 2, label %branch1946
    i5 3, label %branch1947
    i5 4, label %branch1948
    i5 5, label %branch1949
    i5 6, label %branch1950
    i5 7, label %branch1951
    i5 8, label %branch1952
    i5 9, label %branch1953
    i5 10, label %branch1954
    i5 11, label %branch1955
    i5 12, label %branch1956
    i5 13, label %branch1957
    i5 14, label %branch1958
    i5 15, label %branch1959
    i5 -16, label %branch1960
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1741" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145:0  %phi_ln76_83 = phi i16 [ %kernel_data_V_2_0_load_3, %branch1944 ], [ %kernel_data_V_2_1_load_3, %branch1945 ], [ %kernel_data_V_2_2_load_3, %branch1946 ], [ %kernel_data_V_2_3_load_3, %branch1947 ], [ %kernel_data_V_2_4_load_3, %branch1948 ], [ %kernel_data_V_2_5_load_3, %branch1949 ], [ %kernel_data_V_2_6_load_3, %branch1950 ], [ %kernel_data_V_2_7_load_3, %branch1951 ], [ %kernel_data_V_2_8_load_4, %branch1952 ], [ %kernel_data_V_2_9_load_4, %branch1953 ], [ %kernel_data_V_2_10_load_4, %branch1954 ], [ %kernel_data_V_2_11_load_4, %branch1955 ], [ %kernel_data_V_2_12_load_4, %branch1956 ], [ %kernel_data_V_2_13_load_4, %branch1957 ], [ %kernel_data_V_2_14_load_4, %branch1958 ], [ %kernel_data_V_2_15_load_4, %branch1959 ], [ %kernel_data_V_2_16_load_4, %branch1960 ], [ %kernel_data_V_2_17_load_4, %branch1961 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_83"/></StgValue>
</operation>

<operation id="1742" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145:1  %tmp_204 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 72, i32 77)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145:2  %sext_ln1116_225_cast = sext i16 %phi_ln76_83 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_225_cast"/></StgValue>
</operation>

<operation id="1744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145:3  %sext_ln1118_152 = sext i6 %tmp_204 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_152"/></StgValue>
</operation>

<operation id="1745" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145:4  %mul_ln1118_228 = mul i21 %sext_ln1116_225_cast, %sext_ln1118_152

]]></Node>
<StgValue><ssdm name="mul_ln1118_228"/></StgValue>
</operation>

<operation id="1746" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145:6  switch i5 %w_index26, label %branch1907 [
    i5 0, label %branch1890
    i5 1, label %branch1891
    i5 2, label %branch1892
    i5 3, label %branch1893
    i5 4, label %branch1894
    i5 5, label %branch1895
    i5 6, label %branch1896
    i5 7, label %branch1897
    i5 8, label %branch1898
    i5 9, label %branch1899
    i5 10, label %branch1900
    i5 11, label %branch1901
    i5 12, label %branch1902
    i5 13, label %branch1903
    i5 14, label %branch1904
    i5 15, label %branch1905
    i5 -16, label %branch1906
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999:0  %phi_ln76_84 = phi i16 [ %kernel_data_V_2_18_load_4, %branch1890 ], [ %kernel_data_V_2_19_load_4, %branch1891 ], [ %kernel_data_V_2_20_load_4, %branch1892 ], [ %kernel_data_V_2_21_load_4, %branch1893 ], [ %kernel_data_V_2_22_load_4, %branch1894 ], [ %kernel_data_V_2_23_load_4, %branch1895 ], [ %kernel_data_V_2_24_load_3, %branch1896 ], [ %kernel_data_V_2_25_load_3, %branch1897 ], [ %kernel_data_V_2_26_load_3, %branch1898 ], [ %kernel_data_V_2_27_load_3, %branch1899 ], [ %kernel_data_V_2_28_load_3, %branch1900 ], [ %kernel_data_V_2_29_load_3, %branch1901 ], [ %kernel_data_V_2_30_load_3, %branch1902 ], [ %kernel_data_V_2_31_load_3, %branch1903 ], [ %kernel_data_V_2_32_load_4, %branch1904 ], [ %kernel_data_V_2_33_load_4, %branch1905 ], [ %kernel_data_V_2_34_load_4, %branch1906 ], [ %kernel_data_V_2_35_load_4, %branch1907 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_84"/></StgValue>
</operation>

<operation id="1748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999:1  %tmp_205 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 78, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999:2  %sext_ln1116_226_cast = sext i16 %phi_ln76_84 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_226_cast"/></StgValue>
</operation>

<operation id="1750" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999:3  %sext_ln1118_153 = sext i6 %tmp_205 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_153"/></StgValue>
</operation>

<operation id="1751" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999:4  %mul_ln1118_229 = mul i21 %sext_ln1116_226_cast, %sext_ln1118_153

]]></Node>
<StgValue><ssdm name="mul_ln1118_229"/></StgValue>
</operation>

<operation id="1752" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999:6  switch i5 %w_index26, label %branch1853 [
    i5 0, label %branch1836
    i5 1, label %branch1837
    i5 2, label %branch1838
    i5 3, label %branch1839
    i5 4, label %branch1840
    i5 5, label %branch1841
    i5 6, label %branch1842
    i5 7, label %branch1843
    i5 8, label %branch1844
    i5 9, label %branch1845
    i5 10, label %branch1846
    i5 11, label %branch1847
    i5 12, label %branch1848
    i5 13, label %branch1849
    i5 14, label %branch1850
    i5 15, label %branch1851
    i5 -16, label %branch1852
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1753" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854:0  %phi_ln76_85 = phi i16 [ %kernel_data_V_2_36_load_4, %branch1836 ], [ %kernel_data_V_2_37_load_4, %branch1837 ], [ %kernel_data_V_2_38_load_4, %branch1838 ], [ %kernel_data_V_2_39_load_4, %branch1839 ], [ %kernel_data_V_2_40_load_4, %branch1840 ], [ %kernel_data_V_2_41_load_4, %branch1841 ], [ %kernel_data_V_2_42_load_4, %branch1842 ], [ %kernel_data_V_2_43_load_4, %branch1843 ], [ %kernel_data_V_2_44_load_4, %branch1844 ], [ %kernel_data_V_2_45_load_4, %branch1845 ], [ %kernel_data_V_2_46_load_4, %branch1846 ], [ %kernel_data_V_2_47_load_4, %branch1847 ], [ %kernel_data_V_2_48_load_3, %branch1848 ], [ %kernel_data_V_2_49_load_3, %branch1849 ], [ %kernel_data_V_2_50_load_3, %branch1850 ], [ %kernel_data_V_2_51_load_3, %branch1851 ], [ %kernel_data_V_2_52_load_3, %branch1852 ], [ %kernel_data_V_2_53_load_3, %branch1853 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_85"/></StgValue>
</operation>

<operation id="1754" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854:1  %tmp_206 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 84, i32 89)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854:2  %sext_ln1116_227_cast = sext i16 %phi_ln76_85 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_227_cast"/></StgValue>
</operation>

<operation id="1756" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854:3  %sext_ln1118_154 = sext i6 %tmp_206 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_154"/></StgValue>
</operation>

<operation id="1757" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854:4  %mul_ln1118_230 = mul i21 %sext_ln1116_227_cast, %sext_ln1118_154

]]></Node>
<StgValue><ssdm name="mul_ln1118_230"/></StgValue>
</operation>

<operation id="1758" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854:6  switch i5 %w_index26, label %branch1799 [
    i5 0, label %branch1782
    i5 1, label %branch1783
    i5 2, label %branch1784
    i5 3, label %branch1785
    i5 4, label %branch1786
    i5 5, label %branch1787
    i5 6, label %branch1788
    i5 7, label %branch1789
    i5 8, label %branch1790
    i5 9, label %branch1791
    i5 10, label %branch1792
    i5 11, label %branch1793
    i5 12, label %branch1794
    i5 13, label %branch1795
    i5 14, label %branch1796
    i5 15, label %branch1797
    i5 -16, label %branch1798
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1759" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709:0  %phi_ln76_86 = phi i16 [ %kernel_data_V_2_54_load_3, %branch1782 ], [ %kernel_data_V_2_55_load_3, %branch1783 ], [ %kernel_data_V_2_56_load_4, %branch1784 ], [ %kernel_data_V_2_57_load_4, %branch1785 ], [ %kernel_data_V_2_58_load_4, %branch1786 ], [ %kernel_data_V_2_59_load_4, %branch1787 ], [ %kernel_data_V_2_60_load_4, %branch1788 ], [ %kernel_data_V_2_61_load_4, %branch1789 ], [ %kernel_data_V_2_62_load_4, %branch1790 ], [ %kernel_data_V_2_63_load_4, %branch1791 ], [ %kernel_data_V_2_64_load_4, %branch1792 ], [ %kernel_data_V_2_65_load_4, %branch1793 ], [ %kernel_data_V_2_66_load_4, %branch1794 ], [ %kernel_data_V_2_67_load_4, %branch1795 ], [ %kernel_data_V_2_68_load_4, %branch1796 ], [ %kernel_data_V_2_69_load_4, %branch1797 ], [ %kernel_data_V_2_70_load_4, %branch1798 ], [ %kernel_data_V_2_71_load_4, %branch1799 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_86"/></StgValue>
</operation>

<operation id="1760" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709:1  %tmp_207 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 90, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1761" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709:2  %sext_ln1116_228_cast = sext i16 %phi_ln76_86 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_228_cast"/></StgValue>
</operation>

<operation id="1762" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709:3  %sext_ln1118_155 = sext i6 %tmp_207 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_155"/></StgValue>
</operation>

<operation id="1763" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709:4  %mul_ln1118_231 = mul i21 %sext_ln1116_228_cast, %sext_ln1118_155

]]></Node>
<StgValue><ssdm name="mul_ln1118_231"/></StgValue>
</operation>

<operation id="1764" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709:10  switch i5 %w_index26, label %branch1673 [
    i5 0, label %branch1656
    i5 1, label %branch1657
    i5 2, label %branch1658
    i5 3, label %branch1659
    i5 4, label %branch1660
    i5 5, label %branch1661
    i5 6, label %branch1662
    i5 7, label %branch1663
    i5 8, label %branch1664
    i5 9, label %branch1665
    i5 10, label %branch1666
    i5 11, label %branch1667
    i5 12, label %branch1668
    i5 13, label %branch1669
    i5 14, label %branch1670
    i5 15, label %branch1671
    i5 -16, label %branch1672
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1765" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564:0  %phi_ln76_87 = phi i16 [ %kernel_data_V_2_0_load_4, %branch1656 ], [ %kernel_data_V_2_1_load_4, %branch1657 ], [ %kernel_data_V_2_2_load_4, %branch1658 ], [ %kernel_data_V_2_3_load_4, %branch1659 ], [ %kernel_data_V_2_4_load_4, %branch1660 ], [ %kernel_data_V_2_5_load_4, %branch1661 ], [ %kernel_data_V_2_6_load_4, %branch1662 ], [ %kernel_data_V_2_7_load_4, %branch1663 ], [ %kernel_data_V_2_8_load_5, %branch1664 ], [ %kernel_data_V_2_9_load_5, %branch1665 ], [ %kernel_data_V_2_10_load_5, %branch1666 ], [ %kernel_data_V_2_11_load_5, %branch1667 ], [ %kernel_data_V_2_12_load_5, %branch1668 ], [ %kernel_data_V_2_13_load_5, %branch1669 ], [ %kernel_data_V_2_14_load_5, %branch1670 ], [ %kernel_data_V_2_15_load_5, %branch1671 ], [ %kernel_data_V_2_16_load_5, %branch1672 ], [ %kernel_data_V_2_17_load_5, %branch1673 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_87"/></StgValue>
</operation>

<operation id="1766" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564:1  %tmp_208 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 96, i32 101)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564:2  %sext_ln1116_229_cast = sext i16 %phi_ln76_87 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_229_cast"/></StgValue>
</operation>

<operation id="1768" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564:3  %sext_ln1118_156 = sext i6 %tmp_208 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_156"/></StgValue>
</operation>

<operation id="1769" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564:4  %mul_ln1118_232 = mul i21 %sext_ln1116_229_cast, %sext_ln1118_156

]]></Node>
<StgValue><ssdm name="mul_ln1118_232"/></StgValue>
</operation>

<operation id="1770" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564:6  switch i5 %w_index26, label %branch1619 [
    i5 0, label %branch1602
    i5 1, label %branch1603
    i5 2, label %branch1604
    i5 3, label %branch1605
    i5 4, label %branch1606
    i5 5, label %branch1607
    i5 6, label %branch1608
    i5 7, label %branch1609
    i5 8, label %branch1610
    i5 9, label %branch1611
    i5 10, label %branch1612
    i5 11, label %branch1613
    i5 12, label %branch1614
    i5 13, label %branch1615
    i5 14, label %branch1616
    i5 15, label %branch1617
    i5 -16, label %branch1618
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1771" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418:0  %phi_ln76_88 = phi i16 [ %kernel_data_V_2_18_load_5, %branch1602 ], [ %kernel_data_V_2_19_load_5, %branch1603 ], [ %kernel_data_V_2_20_load_5, %branch1604 ], [ %kernel_data_V_2_21_load_5, %branch1605 ], [ %kernel_data_V_2_22_load_5, %branch1606 ], [ %kernel_data_V_2_23_load_5, %branch1607 ], [ %kernel_data_V_2_24_load_4, %branch1608 ], [ %kernel_data_V_2_25_load_4, %branch1609 ], [ %kernel_data_V_2_26_load_4, %branch1610 ], [ %kernel_data_V_2_27_load_4, %branch1611 ], [ %kernel_data_V_2_28_load_4, %branch1612 ], [ %kernel_data_V_2_29_load_4, %branch1613 ], [ %kernel_data_V_2_30_load_4, %branch1614 ], [ %kernel_data_V_2_31_load_4, %branch1615 ], [ %kernel_data_V_2_32_load_5, %branch1616 ], [ %kernel_data_V_2_33_load_5, %branch1617 ], [ %kernel_data_V_2_34_load_5, %branch1618 ], [ %kernel_data_V_2_35_load_5, %branch1619 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_88"/></StgValue>
</operation>

<operation id="1772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418:1  %tmp_209 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 102, i32 107)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418:2  %sext_ln1116_230_cast = sext i16 %phi_ln76_88 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_230_cast"/></StgValue>
</operation>

<operation id="1774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418:3  %sext_ln1118_157 = sext i6 %tmp_209 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_157"/></StgValue>
</operation>

<operation id="1775" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418:4  %mul_ln1118_233 = mul i21 %sext_ln1116_230_cast, %sext_ln1118_157

]]></Node>
<StgValue><ssdm name="mul_ln1118_233"/></StgValue>
</operation>

<operation id="1776" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418:6  switch i5 %w_index26, label %branch1565 [
    i5 0, label %branch1548
    i5 1, label %branch1549
    i5 2, label %branch1550
    i5 3, label %branch1551
    i5 4, label %branch1552
    i5 5, label %branch1553
    i5 6, label %branch1554
    i5 7, label %branch1555
    i5 8, label %branch1556
    i5 9, label %branch1557
    i5 10, label %branch1558
    i5 11, label %branch1559
    i5 12, label %branch1560
    i5 13, label %branch1561
    i5 14, label %branch1562
    i5 15, label %branch1563
    i5 -16, label %branch1564
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273:0  %phi_ln76_89 = phi i16 [ %kernel_data_V_2_36_load_5, %branch1548 ], [ %kernel_data_V_2_37_load_5, %branch1549 ], [ %kernel_data_V_2_38_load_5, %branch1550 ], [ %kernel_data_V_2_39_load_5, %branch1551 ], [ %kernel_data_V_2_40_load_5, %branch1552 ], [ %kernel_data_V_2_41_load_5, %branch1553 ], [ %kernel_data_V_2_42_load_5, %branch1554 ], [ %kernel_data_V_2_43_load_5, %branch1555 ], [ %kernel_data_V_2_44_load_5, %branch1556 ], [ %kernel_data_V_2_45_load_5, %branch1557 ], [ %kernel_data_V_2_46_load_5, %branch1558 ], [ %kernel_data_V_2_47_load_5, %branch1559 ], [ %kernel_data_V_2_48_load_4, %branch1560 ], [ %kernel_data_V_2_49_load_4, %branch1561 ], [ %kernel_data_V_2_50_load_4, %branch1562 ], [ %kernel_data_V_2_51_load_4, %branch1563 ], [ %kernel_data_V_2_52_load_4, %branch1564 ], [ %kernel_data_V_2_53_load_4, %branch1565 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_89"/></StgValue>
</operation>

<operation id="1778" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273:1  %tmp_210 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 108, i32 113)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1779" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273:2  %sext_ln1116_231_cast = sext i16 %phi_ln76_89 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_231_cast"/></StgValue>
</operation>

<operation id="1780" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273:3  %sext_ln1118_158 = sext i6 %tmp_210 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_158"/></StgValue>
</operation>

<operation id="1781" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273:4  %mul_ln1118_234 = mul i21 %sext_ln1116_231_cast, %sext_ln1118_158

]]></Node>
<StgValue><ssdm name="mul_ln1118_234"/></StgValue>
</operation>

<operation id="1782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273:6  switch i5 %w_index26, label %branch1511 [
    i5 0, label %branch1494
    i5 1, label %branch1495
    i5 2, label %branch1496
    i5 3, label %branch1497
    i5 4, label %branch1498
    i5 5, label %branch1499
    i5 6, label %branch1500
    i5 7, label %branch1501
    i5 8, label %branch1502
    i5 9, label %branch1503
    i5 10, label %branch1504
    i5 11, label %branch1505
    i5 12, label %branch1506
    i5 13, label %branch1507
    i5 14, label %branch1508
    i5 15, label %branch1509
    i5 -16, label %branch1510
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1783" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128:0  %phi_ln76_90 = phi i16 [ %kernel_data_V_2_54_load_4, %branch1494 ], [ %kernel_data_V_2_55_load_4, %branch1495 ], [ %kernel_data_V_2_56_load_5, %branch1496 ], [ %kernel_data_V_2_57_load_5, %branch1497 ], [ %kernel_data_V_2_58_load_5, %branch1498 ], [ %kernel_data_V_2_59_load_5, %branch1499 ], [ %kernel_data_V_2_60_load_5, %branch1500 ], [ %kernel_data_V_2_61_load_5, %branch1501 ], [ %kernel_data_V_2_62_load_5, %branch1502 ], [ %kernel_data_V_2_63_load_5, %branch1503 ], [ %kernel_data_V_2_64_load_5, %branch1504 ], [ %kernel_data_V_2_65_load_5, %branch1505 ], [ %kernel_data_V_2_66_load_5, %branch1506 ], [ %kernel_data_V_2_67_load_5, %branch1507 ], [ %kernel_data_V_2_68_load_5, %branch1508 ], [ %kernel_data_V_2_69_load_5, %branch1509 ], [ %kernel_data_V_2_70_load_5, %branch1510 ], [ %kernel_data_V_2_71_load_5, %branch1511 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_90"/></StgValue>
</operation>

<operation id="1784" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128:1  %tmp_211 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 114, i32 119)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1785" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128:2  %sext_ln1116_232_cast = sext i16 %phi_ln76_90 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_232_cast"/></StgValue>
</operation>

<operation id="1786" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128:3  %sext_ln1118_159 = sext i6 %tmp_211 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_159"/></StgValue>
</operation>

<operation id="1787" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128:4  %mul_ln1118_235 = mul i21 %sext_ln1116_232_cast, %sext_ln1118_159

]]></Node>
<StgValue><ssdm name="mul_ln1118_235"/></StgValue>
</operation>

<operation id="1788" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128:10  switch i5 %w_index26, label %branch1385 [
    i5 0, label %branch1368
    i5 1, label %branch1369
    i5 2, label %branch1370
    i5 3, label %branch1371
    i5 4, label %branch1372
    i5 5, label %branch1373
    i5 6, label %branch1374
    i5 7, label %branch1375
    i5 8, label %branch1376
    i5 9, label %branch1377
    i5 10, label %branch1378
    i5 11, label %branch1379
    i5 12, label %branch1380
    i5 13, label %branch1381
    i5 14, label %branch1382
    i5 15, label %branch1383
    i5 -16, label %branch1384
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1789" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983:0  %phi_ln76_91 = phi i16 [ %kernel_data_V_2_0_load_5, %branch1368 ], [ %kernel_data_V_2_1_load_5, %branch1369 ], [ %kernel_data_V_2_2_load_5, %branch1370 ], [ %kernel_data_V_2_3_load_5, %branch1371 ], [ %kernel_data_V_2_4_load_5, %branch1372 ], [ %kernel_data_V_2_5_load_5, %branch1373 ], [ %kernel_data_V_2_6_load_5, %branch1374 ], [ %kernel_data_V_2_7_load_5, %branch1375 ], [ %kernel_data_V_2_8_load_6, %branch1376 ], [ %kernel_data_V_2_9_load_6, %branch1377 ], [ %kernel_data_V_2_10_load_6, %branch1378 ], [ %kernel_data_V_2_11_load_6, %branch1379 ], [ %kernel_data_V_2_12_load_6, %branch1380 ], [ %kernel_data_V_2_13_load_6, %branch1381 ], [ %kernel_data_V_2_14_load_6, %branch1382 ], [ %kernel_data_V_2_15_load_6, %branch1383 ], [ %kernel_data_V_2_16_load_6, %branch1384 ], [ %kernel_data_V_2_17_load_6, %branch1385 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_91"/></StgValue>
</operation>

<operation id="1790" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983:1  %tmp_212 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 120, i32 125)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1791" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983:2  %sext_ln1116_233_cast = sext i16 %phi_ln76_91 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_233_cast"/></StgValue>
</operation>

<operation id="1792" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983:3  %sext_ln1118_160 = sext i6 %tmp_212 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_160"/></StgValue>
</operation>

<operation id="1793" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983:4  %mul_ln1118_236 = mul i21 %sext_ln1116_233_cast, %sext_ln1118_160

]]></Node>
<StgValue><ssdm name="mul_ln1118_236"/></StgValue>
</operation>

<operation id="1794" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983:6  switch i5 %w_index26, label %branch1331 [
    i5 0, label %branch1314
    i5 1, label %branch1315
    i5 2, label %branch1316
    i5 3, label %branch1317
    i5 4, label %branch1318
    i5 5, label %branch1319
    i5 6, label %branch1320
    i5 7, label %branch1321
    i5 8, label %branch1322
    i5 9, label %branch1323
    i5 10, label %branch1324
    i5 11, label %branch1325
    i5 12, label %branch1326
    i5 13, label %branch1327
    i5 14, label %branch1328
    i5 15, label %branch1329
    i5 -16, label %branch1330
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1795" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837:0  %phi_ln76_92 = phi i16 [ %kernel_data_V_2_18_load_6, %branch1314 ], [ %kernel_data_V_2_19_load_6, %branch1315 ], [ %kernel_data_V_2_20_load_6, %branch1316 ], [ %kernel_data_V_2_21_load_6, %branch1317 ], [ %kernel_data_V_2_22_load_6, %branch1318 ], [ %kernel_data_V_2_23_load_6, %branch1319 ], [ %kernel_data_V_2_24_load_5, %branch1320 ], [ %kernel_data_V_2_25_load_5, %branch1321 ], [ %kernel_data_V_2_26_load_5, %branch1322 ], [ %kernel_data_V_2_27_load_5, %branch1323 ], [ %kernel_data_V_2_28_load_5, %branch1324 ], [ %kernel_data_V_2_29_load_5, %branch1325 ], [ %kernel_data_V_2_30_load_5, %branch1326 ], [ %kernel_data_V_2_31_load_5, %branch1327 ], [ %kernel_data_V_2_32_load_6, %branch1328 ], [ %kernel_data_V_2_33_load_6, %branch1329 ], [ %kernel_data_V_2_34_load_6, %branch1330 ], [ %kernel_data_V_2_35_load_6, %branch1331 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_92"/></StgValue>
</operation>

<operation id="1796" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837:1  %tmp_213 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 126, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837:2  %sext_ln1116_234_cast = sext i16 %phi_ln76_92 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_234_cast"/></StgValue>
</operation>

<operation id="1798" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837:3  %sext_ln1118_161 = sext i6 %tmp_213 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_161"/></StgValue>
</operation>

<operation id="1799" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837:4  %mul_ln1118_237 = mul i21 %sext_ln1116_234_cast, %sext_ln1118_161

]]></Node>
<StgValue><ssdm name="mul_ln1118_237"/></StgValue>
</operation>

<operation id="1800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837:6  switch i5 %w_index26, label %branch1277 [
    i5 0, label %branch1260
    i5 1, label %branch1261
    i5 2, label %branch1262
    i5 3, label %branch1263
    i5 4, label %branch1264
    i5 5, label %branch1265
    i5 6, label %branch1266
    i5 7, label %branch1267
    i5 8, label %branch1268
    i5 9, label %branch1269
    i5 10, label %branch1270
    i5 11, label %branch1271
    i5 12, label %branch1272
    i5 13, label %branch1273
    i5 14, label %branch1274
    i5 15, label %branch1275
    i5 -16, label %branch1276
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692:0  %phi_ln76_93 = phi i16 [ %kernel_data_V_2_36_load_6, %branch1260 ], [ %kernel_data_V_2_37_load_6, %branch1261 ], [ %kernel_data_V_2_38_load_6, %branch1262 ], [ %kernel_data_V_2_39_load_6, %branch1263 ], [ %kernel_data_V_2_40_load_6, %branch1264 ], [ %kernel_data_V_2_41_load_6, %branch1265 ], [ %kernel_data_V_2_42_load_6, %branch1266 ], [ %kernel_data_V_2_43_load_6, %branch1267 ], [ %kernel_data_V_2_44_load_6, %branch1268 ], [ %kernel_data_V_2_45_load_6, %branch1269 ], [ %kernel_data_V_2_46_load_6, %branch1270 ], [ %kernel_data_V_2_47_load_6, %branch1271 ], [ %kernel_data_V_2_48_load_5, %branch1272 ], [ %kernel_data_V_2_49_load_5, %branch1273 ], [ %kernel_data_V_2_50_load_5, %branch1274 ], [ %kernel_data_V_2_51_load_5, %branch1275 ], [ %kernel_data_V_2_52_load_5, %branch1276 ], [ %kernel_data_V_2_53_load_5, %branch1277 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_93"/></StgValue>
</operation>

<operation id="1802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692:1  %tmp_214 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 132, i32 137)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1803" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692:2  %sext_ln1116_235_cast = sext i16 %phi_ln76_93 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_235_cast"/></StgValue>
</operation>

<operation id="1804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692:3  %sext_ln1118_162 = sext i6 %tmp_214 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_162"/></StgValue>
</operation>

<operation id="1805" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692:4  %mul_ln1118_238 = mul i21 %sext_ln1116_235_cast, %sext_ln1118_162

]]></Node>
<StgValue><ssdm name="mul_ln1118_238"/></StgValue>
</operation>

<operation id="1806" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692:6  switch i5 %w_index26, label %branch1223 [
    i5 0, label %branch1206
    i5 1, label %branch1207
    i5 2, label %branch1208
    i5 3, label %branch1209
    i5 4, label %branch1210
    i5 5, label %branch1211
    i5 6, label %branch1212
    i5 7, label %branch1213
    i5 8, label %branch1214
    i5 9, label %branch1215
    i5 10, label %branch1216
    i5 11, label %branch1217
    i5 12, label %branch1218
    i5 13, label %branch1219
    i5 14, label %branch1220
    i5 15, label %branch1221
    i5 -16, label %branch1222
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547:0  %phi_ln76_94 = phi i16 [ %kernel_data_V_2_54_load_5, %branch1206 ], [ %kernel_data_V_2_55_load_5, %branch1207 ], [ %kernel_data_V_2_56_load_6, %branch1208 ], [ %kernel_data_V_2_57_load_6, %branch1209 ], [ %kernel_data_V_2_58_load_6, %branch1210 ], [ %kernel_data_V_2_59_load_6, %branch1211 ], [ %kernel_data_V_2_60_load_6, %branch1212 ], [ %kernel_data_V_2_61_load_6, %branch1213 ], [ %kernel_data_V_2_62_load_6, %branch1214 ], [ %kernel_data_V_2_63_load_6, %branch1215 ], [ %kernel_data_V_2_64_load_6, %branch1216 ], [ %kernel_data_V_2_65_load_6, %branch1217 ], [ %kernel_data_V_2_66_load_6, %branch1218 ], [ %kernel_data_V_2_67_load_6, %branch1219 ], [ %kernel_data_V_2_68_load_6, %branch1220 ], [ %kernel_data_V_2_69_load_6, %branch1221 ], [ %kernel_data_V_2_70_load_6, %branch1222 ], [ %kernel_data_V_2_71_load_6, %branch1223 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_94"/></StgValue>
</operation>

<operation id="1808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547:1  %tmp_215 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 138, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547:2  %sext_ln1116_236_cast = sext i16 %phi_ln76_94 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_236_cast"/></StgValue>
</operation>

<operation id="1810" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547:3  %sext_ln1118_163 = sext i6 %tmp_215 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_163"/></StgValue>
</operation>

<operation id="1811" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547:4  %mul_ln1118_239 = mul i21 %sext_ln1116_236_cast, %sext_ln1118_163

]]></Node>
<StgValue><ssdm name="mul_ln1118_239"/></StgValue>
</operation>

<operation id="1812" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547:10  switch i5 %w_index26, label %branch1097 [
    i5 0, label %branch1080
    i5 1, label %branch1081
    i5 2, label %branch1082
    i5 3, label %branch1083
    i5 4, label %branch1084
    i5 5, label %branch1085
    i5 6, label %branch1086
    i5 7, label %branch1087
    i5 8, label %branch1088
    i5 9, label %branch1089
    i5 10, label %branch1090
    i5 11, label %branch1091
    i5 12, label %branch1092
    i5 13, label %branch1093
    i5 14, label %branch1094
    i5 15, label %branch1095
    i5 -16, label %branch1096
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1813" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402:0  %phi_ln76_95 = phi i16 [ %kernel_data_V_2_0_load_6, %branch1080 ], [ %kernel_data_V_2_1_load_6, %branch1081 ], [ %kernel_data_V_2_2_load_6, %branch1082 ], [ %kernel_data_V_2_3_load_6, %branch1083 ], [ %kernel_data_V_2_4_load_6, %branch1084 ], [ %kernel_data_V_2_5_load_6, %branch1085 ], [ %kernel_data_V_2_6_load_6, %branch1086 ], [ %kernel_data_V_2_7_load_6, %branch1087 ], [ %kernel_data_V_2_8_load_7, %branch1088 ], [ %kernel_data_V_2_9_load_7, %branch1089 ], [ %kernel_data_V_2_10_load_7, %branch1090 ], [ %kernel_data_V_2_11_load_7, %branch1091 ], [ %kernel_data_V_2_12_load_7, %branch1092 ], [ %kernel_data_V_2_13_load_7, %branch1093 ], [ %kernel_data_V_2_14_load_7, %branch1094 ], [ %kernel_data_V_2_15_load_7, %branch1095 ], [ %kernel_data_V_2_16_load_7, %branch1096 ], [ %kernel_data_V_2_17_load_7, %branch1097 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_95"/></StgValue>
</operation>

<operation id="1814" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402:1  %tmp_216 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 144, i32 149)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1815" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402:2  %sext_ln1116_237_cast = sext i16 %phi_ln76_95 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_237_cast"/></StgValue>
</operation>

<operation id="1816" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402:3  %sext_ln1118_164 = sext i6 %tmp_216 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_164"/></StgValue>
</operation>

<operation id="1817" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402:4  %mul_ln1118_240 = mul i21 %sext_ln1116_237_cast, %sext_ln1118_164

]]></Node>
<StgValue><ssdm name="mul_ln1118_240"/></StgValue>
</operation>

<operation id="1818" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402:6  switch i5 %w_index26, label %branch1043 [
    i5 0, label %branch1026
    i5 1, label %branch1027
    i5 2, label %branch1028
    i5 3, label %branch1029
    i5 4, label %branch1030
    i5 5, label %branch1031
    i5 6, label %branch1032
    i5 7, label %branch1033
    i5 8, label %branch1034
    i5 9, label %branch1035
    i5 10, label %branch1036
    i5 11, label %branch1037
    i5 12, label %branch1038
    i5 13, label %branch1039
    i5 14, label %branch1040
    i5 15, label %branch1041
    i5 -16, label %branch1042
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1819" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256:0  %phi_ln76_96 = phi i16 [ %kernel_data_V_2_18_load_7, %branch1026 ], [ %kernel_data_V_2_19_load_7, %branch1027 ], [ %kernel_data_V_2_20_load_7, %branch1028 ], [ %kernel_data_V_2_21_load_7, %branch1029 ], [ %kernel_data_V_2_22_load_7, %branch1030 ], [ %kernel_data_V_2_23_load_7, %branch1031 ], [ %kernel_data_V_2_24_load_6, %branch1032 ], [ %kernel_data_V_2_25_load_6, %branch1033 ], [ %kernel_data_V_2_26_load_6, %branch1034 ], [ %kernel_data_V_2_27_load_6, %branch1035 ], [ %kernel_data_V_2_28_load_6, %branch1036 ], [ %kernel_data_V_2_29_load_6, %branch1037 ], [ %kernel_data_V_2_30_load_6, %branch1038 ], [ %kernel_data_V_2_31_load_6, %branch1039 ], [ %kernel_data_V_2_32_load_7, %branch1040 ], [ %kernel_data_V_2_33_load_7, %branch1041 ], [ %kernel_data_V_2_34_load_7, %branch1042 ], [ %kernel_data_V_2_35_load_7, %branch1043 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_96"/></StgValue>
</operation>

<operation id="1820" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256:1  %tmp_217 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 150, i32 155)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1821" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256:2  %sext_ln1116_238_cast = sext i16 %phi_ln76_96 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_238_cast"/></StgValue>
</operation>

<operation id="1822" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256:3  %sext_ln1118_165 = sext i6 %tmp_217 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_165"/></StgValue>
</operation>

<operation id="1823" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256:4  %mul_ln1118_241 = mul i21 %sext_ln1116_238_cast, %sext_ln1118_165

]]></Node>
<StgValue><ssdm name="mul_ln1118_241"/></StgValue>
</operation>

<operation id="1824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256:6  switch i5 %w_index26, label %branch989 [
    i5 0, label %branch972
    i5 1, label %branch973
    i5 2, label %branch974
    i5 3, label %branch975
    i5 4, label %branch976
    i5 5, label %branch977
    i5 6, label %branch978
    i5 7, label %branch979
    i5 8, label %branch980
    i5 9, label %branch981
    i5 10, label %branch982
    i5 11, label %branch983
    i5 12, label %branch984
    i5 13, label %branch985
    i5 14, label %branch986
    i5 15, label %branch987
    i5 -16, label %branch988
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111:0  %phi_ln76_97 = phi i16 [ %kernel_data_V_2_36_load_7, %branch972 ], [ %kernel_data_V_2_37_load_7, %branch973 ], [ %kernel_data_V_2_38_load_7, %branch974 ], [ %kernel_data_V_2_39_load_7, %branch975 ], [ %kernel_data_V_2_40_load_7, %branch976 ], [ %kernel_data_V_2_41_load_7, %branch977 ], [ %kernel_data_V_2_42_load_7, %branch978 ], [ %kernel_data_V_2_43_load_7, %branch979 ], [ %kernel_data_V_2_44_load_7, %branch980 ], [ %kernel_data_V_2_45_load_7, %branch981 ], [ %kernel_data_V_2_46_load_7, %branch982 ], [ %kernel_data_V_2_47_load_7, %branch983 ], [ %kernel_data_V_2_48_load_6, %branch984 ], [ %kernel_data_V_2_49_load_6, %branch985 ], [ %kernel_data_V_2_50_load_6, %branch986 ], [ %kernel_data_V_2_51_load_6, %branch987 ], [ %kernel_data_V_2_52_load_6, %branch988 ], [ %kernel_data_V_2_53_load_6, %branch989 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_97"/></StgValue>
</operation>

<operation id="1826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111:1  %tmp_218 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 156, i32 161)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1827" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111:2  %sext_ln1116_239_cast = sext i16 %phi_ln76_97 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_239_cast"/></StgValue>
</operation>

<operation id="1828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111:3  %sext_ln1118_166 = sext i6 %tmp_218 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_166"/></StgValue>
</operation>

<operation id="1829" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111:4  %mul_ln1118_242 = mul i21 %sext_ln1116_239_cast, %sext_ln1118_166

]]></Node>
<StgValue><ssdm name="mul_ln1118_242"/></StgValue>
</operation>

<operation id="1830" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111:6  switch i5 %w_index26, label %branch935 [
    i5 0, label %branch918
    i5 1, label %branch919
    i5 2, label %branch920
    i5 3, label %branch921
    i5 4, label %branch922
    i5 5, label %branch923
    i5 6, label %branch924
    i5 7, label %branch925
    i5 8, label %branch926
    i5 9, label %branch927
    i5 10, label %branch928
    i5 11, label %branch929
    i5 12, label %branch930
    i5 13, label %branch931
    i5 14, label %branch932
    i5 15, label %branch933
    i5 -16, label %branch934
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1831" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966:0  %phi_ln76_98 = phi i16 [ %kernel_data_V_2_54_load_6, %branch918 ], [ %kernel_data_V_2_55_load_6, %branch919 ], [ %kernel_data_V_2_56_load_7, %branch920 ], [ %kernel_data_V_2_57_load_7, %branch921 ], [ %kernel_data_V_2_58_load_7, %branch922 ], [ %kernel_data_V_2_59_load_7, %branch923 ], [ %kernel_data_V_2_60_load_7, %branch924 ], [ %kernel_data_V_2_61_load_7, %branch925 ], [ %kernel_data_V_2_62_load_7, %branch926 ], [ %kernel_data_V_2_63_load_7, %branch927 ], [ %kernel_data_V_2_64_load_7, %branch928 ], [ %kernel_data_V_2_65_load_7, %branch929 ], [ %kernel_data_V_2_66_load_7, %branch930 ], [ %kernel_data_V_2_67_load_7, %branch931 ], [ %kernel_data_V_2_68_load_7, %branch932 ], [ %kernel_data_V_2_69_load_7, %branch933 ], [ %kernel_data_V_2_70_load_7, %branch934 ], [ %kernel_data_V_2_71_load_7, %branch935 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_98"/></StgValue>
</operation>

<operation id="1832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966:1  %tmp_219 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 162, i32 167)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1833" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966:2  %sext_ln1116_240_cast = sext i16 %phi_ln76_98 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_240_cast"/></StgValue>
</operation>

<operation id="1834" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966:3  %sext_ln1118_167 = sext i6 %tmp_219 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_167"/></StgValue>
</operation>

<operation id="1835" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966:4  %mul_ln1118_243 = mul i21 %sext_ln1116_240_cast, %sext_ln1118_167

]]></Node>
<StgValue><ssdm name="mul_ln1118_243"/></StgValue>
</operation>

<operation id="1836" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966:10  switch i5 %w_index26, label %branch809 [
    i5 0, label %branch792
    i5 1, label %branch793
    i5 2, label %branch794
    i5 3, label %branch795
    i5 4, label %branch796
    i5 5, label %branch797
    i5 6, label %branch798
    i5 7, label %branch799
    i5 8, label %branch800
    i5 9, label %branch801
    i5 10, label %branch802
    i5 11, label %branch803
    i5 12, label %branch804
    i5 13, label %branch805
    i5 14, label %branch806
    i5 15, label %branch807
    i5 -16, label %branch808
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1837" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821:0  %phi_ln76_99 = phi i16 [ %kernel_data_V_2_0_load_7, %branch792 ], [ %kernel_data_V_2_1_load_7, %branch793 ], [ %kernel_data_V_2_2_load_7, %branch794 ], [ %kernel_data_V_2_3_load_7, %branch795 ], [ %kernel_data_V_2_4_load_7, %branch796 ], [ %kernel_data_V_2_5_load_7, %branch797 ], [ %kernel_data_V_2_6_load_7, %branch798 ], [ %kernel_data_V_2_7_load_7, %branch799 ], [ %kernel_data_V_2_8_load_8, %branch800 ], [ %kernel_data_V_2_9_load_8, %branch801 ], [ %kernel_data_V_2_10_load_8, %branch802 ], [ %kernel_data_V_2_11_load_8, %branch803 ], [ %kernel_data_V_2_12_load_8, %branch804 ], [ %kernel_data_V_2_13_load_8, %branch805 ], [ %kernel_data_V_2_14_load_8, %branch806 ], [ %kernel_data_V_2_15_load_8, %branch807 ], [ %kernel_data_V_2_16_load_8, %branch808 ], [ %kernel_data_V_2_17_load_8, %branch809 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_99"/></StgValue>
</operation>

<operation id="1838" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821:1  %tmp_220 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 168, i32 173)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1839" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821:2  %sext_ln1116_241_cast = sext i16 %phi_ln76_99 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_241_cast"/></StgValue>
</operation>

<operation id="1840" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821:3  %sext_ln1118_168 = sext i6 %tmp_220 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_168"/></StgValue>
</operation>

<operation id="1841" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821:4  %mul_ln1118_244 = mul i21 %sext_ln1116_241_cast, %sext_ln1118_168

]]></Node>
<StgValue><ssdm name="mul_ln1118_244"/></StgValue>
</operation>

<operation id="1842" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821:6  switch i5 %w_index26, label %branch755 [
    i5 0, label %branch738
    i5 1, label %branch739
    i5 2, label %branch740
    i5 3, label %branch741
    i5 4, label %branch742
    i5 5, label %branch743
    i5 6, label %branch744
    i5 7, label %branch745
    i5 8, label %branch746
    i5 9, label %branch747
    i5 10, label %branch748
    i5 11, label %branch749
    i5 12, label %branch750
    i5 13, label %branch751
    i5 14, label %branch752
    i5 15, label %branch753
    i5 -16, label %branch754
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1843" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675:0  %phi_ln76_100 = phi i16 [ %kernel_data_V_2_18_load_8, %branch738 ], [ %kernel_data_V_2_19_load_8, %branch739 ], [ %kernel_data_V_2_20_load_8, %branch740 ], [ %kernel_data_V_2_21_load_8, %branch741 ], [ %kernel_data_V_2_22_load_8, %branch742 ], [ %kernel_data_V_2_23_load_8, %branch743 ], [ %kernel_data_V_2_24_load_7, %branch744 ], [ %kernel_data_V_2_25_load_7, %branch745 ], [ %kernel_data_V_2_26_load_7, %branch746 ], [ %kernel_data_V_2_27_load_7, %branch747 ], [ %kernel_data_V_2_28_load_7, %branch748 ], [ %kernel_data_V_2_29_load_7, %branch749 ], [ %kernel_data_V_2_30_load_7, %branch750 ], [ %kernel_data_V_2_31_load_7, %branch751 ], [ %kernel_data_V_2_32_load_8, %branch752 ], [ %kernel_data_V_2_33_load_8, %branch753 ], [ %kernel_data_V_2_34_load_8, %branch754 ], [ %kernel_data_V_2_35_load_8, %branch755 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_100"/></StgValue>
</operation>

<operation id="1844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675:1  %tmp_221 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 174, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675:2  %sext_ln1116_242_cast = sext i16 %phi_ln76_100 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_242_cast"/></StgValue>
</operation>

<operation id="1846" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675:3  %sext_ln1118_169 = sext i6 %tmp_221 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_169"/></StgValue>
</operation>

<operation id="1847" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675:4  %mul_ln1118_245 = mul i21 %sext_ln1116_242_cast, %sext_ln1118_169

]]></Node>
<StgValue><ssdm name="mul_ln1118_245"/></StgValue>
</operation>

<operation id="1848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675:6  switch i5 %w_index26, label %branch701 [
    i5 0, label %branch684
    i5 1, label %branch685
    i5 2, label %branch686
    i5 3, label %branch687
    i5 4, label %branch688
    i5 5, label %branch689
    i5 6, label %branch690
    i5 7, label %branch691
    i5 8, label %branch692
    i5 9, label %branch693
    i5 10, label %branch694
    i5 11, label %branch695
    i5 12, label %branch696
    i5 13, label %branch697
    i5 14, label %branch698
    i5 15, label %branch699
    i5 -16, label %branch700
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530:0  %phi_ln76_101 = phi i16 [ %kernel_data_V_2_36_load_8, %branch684 ], [ %kernel_data_V_2_37_load_8, %branch685 ], [ %kernel_data_V_2_38_load_8, %branch686 ], [ %kernel_data_V_2_39_load_8, %branch687 ], [ %kernel_data_V_2_40_load_8, %branch688 ], [ %kernel_data_V_2_41_load_8, %branch689 ], [ %kernel_data_V_2_42_load_8, %branch690 ], [ %kernel_data_V_2_43_load_8, %branch691 ], [ %kernel_data_V_2_44_load_8, %branch692 ], [ %kernel_data_V_2_45_load_8, %branch693 ], [ %kernel_data_V_2_46_load_8, %branch694 ], [ %kernel_data_V_2_47_load_8, %branch695 ], [ %kernel_data_V_2_48_load_7, %branch696 ], [ %kernel_data_V_2_49_load_7, %branch697 ], [ %kernel_data_V_2_50_load_7, %branch698 ], [ %kernel_data_V_2_51_load_7, %branch699 ], [ %kernel_data_V_2_52_load_7, %branch700 ], [ %kernel_data_V_2_53_load_7, %branch701 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_101"/></StgValue>
</operation>

<operation id="1850" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530:1  %tmp_222 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 180, i32 185)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1851" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530:2  %sext_ln1116_243_cast = sext i16 %phi_ln76_101 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_243_cast"/></StgValue>
</operation>

<operation id="1852" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530:3  %sext_ln1118_170 = sext i6 %tmp_222 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_170"/></StgValue>
</operation>

<operation id="1853" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530:4  %mul_ln1118_246 = mul i21 %sext_ln1116_243_cast, %sext_ln1118_170

]]></Node>
<StgValue><ssdm name="mul_ln1118_246"/></StgValue>
</operation>

<operation id="1854" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530:6  switch i5 %w_index26, label %branch647 [
    i5 0, label %branch630
    i5 1, label %branch631
    i5 2, label %branch632
    i5 3, label %branch633
    i5 4, label %branch634
    i5 5, label %branch635
    i5 6, label %branch636
    i5 7, label %branch637
    i5 8, label %branch638
    i5 9, label %branch639
    i5 10, label %branch640
    i5 11, label %branch641
    i5 12, label %branch642
    i5 13, label %branch643
    i5 14, label %branch644
    i5 15, label %branch645
    i5 -16, label %branch646
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1855" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385:0  %phi_ln76_102 = phi i16 [ %kernel_data_V_2_54_load_7, %branch630 ], [ %kernel_data_V_2_55_load_7, %branch631 ], [ %kernel_data_V_2_56_load_8, %branch632 ], [ %kernel_data_V_2_57_load_8, %branch633 ], [ %kernel_data_V_2_58_load_8, %branch634 ], [ %kernel_data_V_2_59_load_8, %branch635 ], [ %kernel_data_V_2_60_load_8, %branch636 ], [ %kernel_data_V_2_61_load_8, %branch637 ], [ %kernel_data_V_2_62_load_8, %branch638 ], [ %kernel_data_V_2_63_load_8, %branch639 ], [ %kernel_data_V_2_64_load_8, %branch640 ], [ %kernel_data_V_2_65_load_8, %branch641 ], [ %kernel_data_V_2_66_load_8, %branch642 ], [ %kernel_data_V_2_67_load_8, %branch643 ], [ %kernel_data_V_2_68_load_8, %branch644 ], [ %kernel_data_V_2_69_load_8, %branch645 ], [ %kernel_data_V_2_70_load_8, %branch646 ], [ %kernel_data_V_2_71_load_8, %branch647 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_102"/></StgValue>
</operation>

<operation id="1856" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385:1  %tmp_223 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 186, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385:2  %sext_ln1116_244_cast = sext i16 %phi_ln76_102 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_244_cast"/></StgValue>
</operation>

<operation id="1858" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385:3  %sext_ln1118_171 = sext i6 %tmp_223 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_171"/></StgValue>
</operation>

<operation id="1859" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385:4  %mul_ln1118_247 = mul i21 %sext_ln1116_244_cast, %sext_ln1118_171

]]></Node>
<StgValue><ssdm name="mul_ln1118_247"/></StgValue>
</operation>

<operation id="1860" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385:10  switch i5 %w_index26, label %branch521 [
    i5 0, label %branch504
    i5 1, label %branch505
    i5 2, label %branch506
    i5 3, label %branch507
    i5 4, label %branch508
    i5 5, label %branch509
    i5 6, label %branch510
    i5 7, label %branch511
    i5 8, label %branch512
    i5 9, label %branch513
    i5 10, label %branch514
    i5 11, label %branch515
    i5 12, label %branch516
    i5 13, label %branch517
    i5 14, label %branch518
    i5 15, label %branch519
    i5 -16, label %branch520
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1861" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240:0  %phi_ln76_103 = phi i16 [ %kernel_data_V_2_0_load_8, %branch504 ], [ %kernel_data_V_2_1_load_8, %branch505 ], [ %kernel_data_V_2_2_load_8, %branch506 ], [ %kernel_data_V_2_3_load_8, %branch507 ], [ %kernel_data_V_2_4_load_8, %branch508 ], [ %kernel_data_V_2_5_load_8, %branch509 ], [ %kernel_data_V_2_6_load_8, %branch510 ], [ %kernel_data_V_2_7_load_8, %branch511 ], [ %kernel_data_V_2_8_load_9, %branch512 ], [ %kernel_data_V_2_9_load_9, %branch513 ], [ %kernel_data_V_2_10_load_9, %branch514 ], [ %kernel_data_V_2_11_load_9, %branch515 ], [ %kernel_data_V_2_12_load_9, %branch516 ], [ %kernel_data_V_2_13_load_9, %branch517 ], [ %kernel_data_V_2_14_load_9, %branch518 ], [ %kernel_data_V_2_15_load_9, %branch519 ], [ %kernel_data_V_2_16_load_9, %branch520 ], [ %kernel_data_V_2_17_load_9, %branch521 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_103"/></StgValue>
</operation>

<operation id="1862" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240:1  %tmp_224 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 192, i32 197)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1863" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240:2  %sext_ln1116_245_cast = sext i16 %phi_ln76_103 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_245_cast"/></StgValue>
</operation>

<operation id="1864" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240:3  %sext_ln1118_172 = sext i6 %tmp_224 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_172"/></StgValue>
</operation>

<operation id="1865" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240:4  %mul_ln1118_248 = mul i21 %sext_ln1116_245_cast, %sext_ln1118_172

]]></Node>
<StgValue><ssdm name="mul_ln1118_248"/></StgValue>
</operation>

<operation id="1866" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240:6  switch i5 %w_index26, label %branch467 [
    i5 0, label %branch450
    i5 1, label %branch451
    i5 2, label %branch452
    i5 3, label %branch453
    i5 4, label %branch454
    i5 5, label %branch455
    i5 6, label %branch456
    i5 7, label %branch457
    i5 8, label %branch458
    i5 9, label %branch459
    i5 10, label %branch460
    i5 11, label %branch461
    i5 12, label %branch462
    i5 13, label %branch463
    i5 14, label %branch464
    i5 15, label %branch465
    i5 -16, label %branch466
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1867" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094:0  %phi_ln76_104 = phi i16 [ %kernel_data_V_2_18_load_9, %branch450 ], [ %kernel_data_V_2_19_load_9, %branch451 ], [ %kernel_data_V_2_20_load_9, %branch452 ], [ %kernel_data_V_2_21_load_9, %branch453 ], [ %kernel_data_V_2_22_load_9, %branch454 ], [ %kernel_data_V_2_23_load_9, %branch455 ], [ %kernel_data_V_2_24_load_8, %branch456 ], [ %kernel_data_V_2_25_load_8, %branch457 ], [ %kernel_data_V_2_26_load_8, %branch458 ], [ %kernel_data_V_2_27_load_8, %branch459 ], [ %kernel_data_V_2_28_load_8, %branch460 ], [ %kernel_data_V_2_29_load_8, %branch461 ], [ %kernel_data_V_2_30_load_8, %branch462 ], [ %kernel_data_V_2_31_load_8, %branch463 ], [ %kernel_data_V_2_32_load_9, %branch464 ], [ %kernel_data_V_2_33_load_9, %branch465 ], [ %kernel_data_V_2_34_load_9, %branch466 ], [ %kernel_data_V_2_35_load_9, %branch467 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_104"/></StgValue>
</operation>

<operation id="1868" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094:1  %tmp_225 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 198, i32 203)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1869" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094:2  %sext_ln1116_246_cast = sext i16 %phi_ln76_104 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_246_cast"/></StgValue>
</operation>

<operation id="1870" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094:3  %sext_ln1118_173 = sext i6 %tmp_225 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_173"/></StgValue>
</operation>

<operation id="1871" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094:4  %mul_ln1118_249 = mul i21 %sext_ln1116_246_cast, %sext_ln1118_173

]]></Node>
<StgValue><ssdm name="mul_ln1118_249"/></StgValue>
</operation>

<operation id="1872" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094:6  switch i5 %w_index26, label %branch413 [
    i5 0, label %branch396
    i5 1, label %branch397
    i5 2, label %branch398
    i5 3, label %branch399
    i5 4, label %branch400
    i5 5, label %branch401
    i5 6, label %branch402
    i5 7, label %branch403
    i5 8, label %branch404
    i5 9, label %branch405
    i5 10, label %branch406
    i5 11, label %branch407
    i5 12, label %branch408
    i5 13, label %branch409
    i5 14, label %branch410
    i5 15, label %branch411
    i5 -16, label %branch412
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1873" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949:0  %phi_ln76_105 = phi i16 [ %kernel_data_V_2_36_load_9, %branch396 ], [ %kernel_data_V_2_37_load_9, %branch397 ], [ %kernel_data_V_2_38_load_9, %branch398 ], [ %kernel_data_V_2_39_load_9, %branch399 ], [ %kernel_data_V_2_40_load_9, %branch400 ], [ %kernel_data_V_2_41_load_9, %branch401 ], [ %kernel_data_V_2_42_load_9, %branch402 ], [ %kernel_data_V_2_43_load_9, %branch403 ], [ %kernel_data_V_2_44_load_9, %branch404 ], [ %kernel_data_V_2_45_load_9, %branch405 ], [ %kernel_data_V_2_46_load_9, %branch406 ], [ %kernel_data_V_2_47_load_9, %branch407 ], [ %kernel_data_V_2_48_load_8, %branch408 ], [ %kernel_data_V_2_49_load_8, %branch409 ], [ %kernel_data_V_2_50_load_8, %branch410 ], [ %kernel_data_V_2_51_load_8, %branch411 ], [ %kernel_data_V_2_52_load_8, %branch412 ], [ %kernel_data_V_2_53_load_8, %branch413 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_105"/></StgValue>
</operation>

<operation id="1874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949:1  %tmp_226 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 204, i32 209)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1875" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949:2  %sext_ln1116_247_cast = sext i16 %phi_ln76_105 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_247_cast"/></StgValue>
</operation>

<operation id="1876" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949:3  %sext_ln1118_174 = sext i6 %tmp_226 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_174"/></StgValue>
</operation>

<operation id="1877" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949:4  %mul_ln1118_250 = mul i21 %sext_ln1116_247_cast, %sext_ln1118_174

]]></Node>
<StgValue><ssdm name="mul_ln1118_250"/></StgValue>
</operation>

<operation id="1878" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949:6  switch i5 %w_index26, label %branch359 [
    i5 0, label %branch342
    i5 1, label %branch343
    i5 2, label %branch344
    i5 3, label %branch345
    i5 4, label %branch346
    i5 5, label %branch347
    i5 6, label %branch348
    i5 7, label %branch349
    i5 8, label %branch350
    i5 9, label %branch351
    i5 10, label %branch352
    i5 11, label %branch353
    i5 12, label %branch354
    i5 13, label %branch355
    i5 14, label %branch356
    i5 15, label %branch357
    i5 -16, label %branch358
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1879" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804:0  %phi_ln76_106 = phi i16 [ %kernel_data_V_2_54_load_8, %branch342 ], [ %kernel_data_V_2_55_load_8, %branch343 ], [ %kernel_data_V_2_56_load_9, %branch344 ], [ %kernel_data_V_2_57_load_9, %branch345 ], [ %kernel_data_V_2_58_load_9, %branch346 ], [ %kernel_data_V_2_59_load_9, %branch347 ], [ %kernel_data_V_2_60_load_9, %branch348 ], [ %kernel_data_V_2_61_load_9, %branch349 ], [ %kernel_data_V_2_62_load_9, %branch350 ], [ %kernel_data_V_2_63_load_9, %branch351 ], [ %kernel_data_V_2_64_load_9, %branch352 ], [ %kernel_data_V_2_65_load_9, %branch353 ], [ %kernel_data_V_2_66_load_9, %branch354 ], [ %kernel_data_V_2_67_load_9, %branch355 ], [ %kernel_data_V_2_68_load_9, %branch356 ], [ %kernel_data_V_2_69_load_9, %branch357 ], [ %kernel_data_V_2_70_load_9, %branch358 ], [ %kernel_data_V_2_71_load_9, %branch359 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_106"/></StgValue>
</operation>

<operation id="1880" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804:1  %tmp_227 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 210, i32 215)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804:2  %sext_ln1116_248_cast = sext i16 %phi_ln76_106 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_248_cast"/></StgValue>
</operation>

<operation id="1882" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804:3  %sext_ln1118_175 = sext i6 %tmp_227 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_175"/></StgValue>
</operation>

<operation id="1883" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804:4  %mul_ln1118_251 = mul i21 %sext_ln1116_248_cast, %sext_ln1118_175

]]></Node>
<StgValue><ssdm name="mul_ln1118_251"/></StgValue>
</operation>

<operation id="1884" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804:10  switch i5 %w_index26, label %branch233 [
    i5 0, label %branch216
    i5 1, label %branch217
    i5 2, label %branch218
    i5 3, label %branch219
    i5 4, label %branch220
    i5 5, label %branch221
    i5 6, label %branch222
    i5 7, label %branch223
    i5 8, label %branch224
    i5 9, label %branch225
    i5 10, label %branch226
    i5 11, label %branch227
    i5 12, label %branch228
    i5 13, label %branch229
    i5 14, label %branch230
    i5 15, label %branch231
    i5 -16, label %branch232
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1885" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659:0  %phi_ln76_107 = phi i16 [ %kernel_data_V_2_0_load_9, %branch216 ], [ %kernel_data_V_2_1_load_9, %branch217 ], [ %kernel_data_V_2_2_load_9, %branch218 ], [ %kernel_data_V_2_3_load_9, %branch219 ], [ %kernel_data_V_2_4_load_9, %branch220 ], [ %kernel_data_V_2_5_load_9, %branch221 ], [ %kernel_data_V_2_6_load_9, %branch222 ], [ %kernel_data_V_2_7_load_9, %branch223 ], [ %kernel_data_V_2_8_load_10, %branch224 ], [ %kernel_data_V_2_9_load_10, %branch225 ], [ %kernel_data_V_2_10_load_10, %branch226 ], [ %kernel_data_V_2_11_load_10, %branch227 ], [ %kernel_data_V_2_12_load_10, %branch228 ], [ %kernel_data_V_2_13_load_10, %branch229 ], [ %kernel_data_V_2_14_load_10, %branch230 ], [ %kernel_data_V_2_15_load_10, %branch231 ], [ %kernel_data_V_2_16_load_10, %branch232 ], [ %kernel_data_V_2_17_load_10, %branch233 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_107"/></StgValue>
</operation>

<operation id="1886" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659:1  %tmp_228 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 216, i32 221)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1887" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659:2  %sext_ln1116_249_cast = sext i16 %phi_ln76_107 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_249_cast"/></StgValue>
</operation>

<operation id="1888" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659:3  %sext_ln1118_176 = sext i6 %tmp_228 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_176"/></StgValue>
</operation>

<operation id="1889" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659:4  %mul_ln1118_252 = mul i21 %sext_ln1116_249_cast, %sext_ln1118_176

]]></Node>
<StgValue><ssdm name="mul_ln1118_252"/></StgValue>
</operation>

<operation id="1890" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659:6  switch i5 %w_index26, label %branch179 [
    i5 0, label %branch162
    i5 1, label %branch163
    i5 2, label %branch164
    i5 3, label %branch165
    i5 4, label %branch166
    i5 5, label %branch167
    i5 6, label %branch168
    i5 7, label %branch169
    i5 8, label %branch170
    i5 9, label %branch171
    i5 10, label %branch172
    i5 11, label %branch173
    i5 12, label %branch174
    i5 13, label %branch175
    i5 14, label %branch176
    i5 15, label %branch177
    i5 -16, label %branch178
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1891" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514:0  %phi_ln76_108 = phi i16 [ %kernel_data_V_2_18_load_10, %branch162 ], [ %kernel_data_V_2_19_load_10, %branch163 ], [ %kernel_data_V_2_20_load_10, %branch164 ], [ %kernel_data_V_2_21_load_10, %branch165 ], [ %kernel_data_V_2_22_load_10, %branch166 ], [ %kernel_data_V_2_23_load_10, %branch167 ], [ %kernel_data_V_2_24_load_9, %branch168 ], [ %kernel_data_V_2_25_load_9, %branch169 ], [ %kernel_data_V_2_26_load_9, %branch170 ], [ %kernel_data_V_2_27_load_9, %branch171 ], [ %kernel_data_V_2_28_load_9, %branch172 ], [ %kernel_data_V_2_29_load_9, %branch173 ], [ %kernel_data_V_2_30_load_9, %branch174 ], [ %kernel_data_V_2_31_load_9, %branch175 ], [ %kernel_data_V_2_32_load_10, %branch176 ], [ %kernel_data_V_2_33_load_10, %branch177 ], [ %kernel_data_V_2_34_load_10, %branch178 ], [ %kernel_data_V_2_35_load_10, %branch179 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_108"/></StgValue>
</operation>

<operation id="1892" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514:1  %tmp_229 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 222, i32 227)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1893" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514:2  %sext_ln1116_250_cast = sext i16 %phi_ln76_108 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_250_cast"/></StgValue>
</operation>

<operation id="1894" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514:3  %sext_ln1118_177 = sext i6 %tmp_229 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_177"/></StgValue>
</operation>

<operation id="1895" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514:4  %mul_ln1118_253 = mul i21 %sext_ln1116_250_cast, %sext_ln1118_177

]]></Node>
<StgValue><ssdm name="mul_ln1118_253"/></StgValue>
</operation>

<operation id="1896" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514:6  switch i5 %w_index26, label %branch125 [
    i5 0, label %branch108
    i5 1, label %branch109
    i5 2, label %branch110
    i5 3, label %branch111
    i5 4, label %branch112
    i5 5, label %branch113
    i5 6, label %branch114
    i5 7, label %branch115
    i5 8, label %branch116
    i5 9, label %branch117
    i5 10, label %branch118
    i5 11, label %branch119
    i5 12, label %branch120
    i5 13, label %branch121
    i5 14, label %branch122
    i5 15, label %branch123
    i5 -16, label %branch124
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1897" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369:0  %phi_ln76_109 = phi i16 [ %kernel_data_V_2_36_load_10, %branch108 ], [ %kernel_data_V_2_37_load_10, %branch109 ], [ %kernel_data_V_2_38_load_10, %branch110 ], [ %kernel_data_V_2_39_load_10, %branch111 ], [ %kernel_data_V_2_40_load_10, %branch112 ], [ %kernel_data_V_2_41_load_10, %branch113 ], [ %kernel_data_V_2_42_load_10, %branch114 ], [ %kernel_data_V_2_43_load_10, %branch115 ], [ %kernel_data_V_2_44_load_10, %branch116 ], [ %kernel_data_V_2_45_load_10, %branch117 ], [ %kernel_data_V_2_46_load_10, %branch118 ], [ %kernel_data_V_2_47_load_10, %branch119 ], [ %kernel_data_V_2_48_load_9, %branch120 ], [ %kernel_data_V_2_49_load_9, %branch121 ], [ %kernel_data_V_2_50_load_9, %branch122 ], [ %kernel_data_V_2_51_load_9, %branch123 ], [ %kernel_data_V_2_52_load_9, %branch124 ], [ %kernel_data_V_2_53_load_9, %branch125 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_109"/></StgValue>
</operation>

<operation id="1898" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="6" op_0_bw="6" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369:1  %tmp_230 = call i6 @_ssdm_op_PartSelect.i6.i239.i32.i32(i239 %w6_V_load, i32 228, i32 233)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1899" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="21" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369:2  %sext_ln1116_251_cast = sext i16 %phi_ln76_109 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_251_cast"/></StgValue>
</operation>

<operation id="1900" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="21" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369:3  %sext_ln1118_178 = sext i6 %tmp_230 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_178"/></StgValue>
</operation>

<operation id="1901" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369:4  %mul_ln1118_254 = mul i21 %sext_ln1116_251_cast, %sext_ln1118_178

]]></Node>
<StgValue><ssdm name="mul_ln1118_254"/></StgValue>
</operation>

<operation id="1902" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369:6  switch i5 %w_index26, label %branch71 [
    i5 0, label %branch54
    i5 1, label %branch55
    i5 2, label %branch56
    i5 3, label %branch57
    i5 4, label %branch58
    i5 5, label %branch59
    i5 6, label %branch60
    i5 7, label %branch61
    i5 8, label %branch62
    i5 9, label %branch63
    i5 10, label %branch64
    i5 11, label %branch65
    i5 12, label %branch66
    i5 13, label %branch67
    i5 14, label %branch68
    i5 15, label %branch69
    i5 -16, label %branch70
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="1903" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch70:0  %kernel_data_V_2_70_load_10 = load i16* @kernel_data_V_2_70, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_70_load_10"/></StgValue>
</operation>

<operation id="1904" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1905" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch69:0  %kernel_data_V_2_69_load_10 = load i16* @kernel_data_V_2_69, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_69_load_10"/></StgValue>
</operation>

<operation id="1906" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1907" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch68:0  %kernel_data_V_2_68_load_10 = load i16* @kernel_data_V_2_68, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_68_load_10"/></StgValue>
</operation>

<operation id="1908" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1909" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch67:0  %kernel_data_V_2_67_load_10 = load i16* @kernel_data_V_2_67, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_67_load_10"/></StgValue>
</operation>

<operation id="1910" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1911" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch66:0  %kernel_data_V_2_66_load_10 = load i16* @kernel_data_V_2_66, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_66_load_10"/></StgValue>
</operation>

<operation id="1912" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1913" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch65:0  %kernel_data_V_2_65_load_10 = load i16* @kernel_data_V_2_65, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_65_load_10"/></StgValue>
</operation>

<operation id="1914" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1915" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch64:0  %kernel_data_V_2_64_load_10 = load i16* @kernel_data_V_2_64, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_64_load_10"/></StgValue>
</operation>

<operation id="1916" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1917" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch63:0  %kernel_data_V_2_63_load_10 = load i16* @kernel_data_V_2_63, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_63_load_10"/></StgValue>
</operation>

<operation id="1918" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1919" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch62:0  %kernel_data_V_2_62_load_10 = load i16* @kernel_data_V_2_62, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_62_load_10"/></StgValue>
</operation>

<operation id="1920" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1921" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch61:0  %kernel_data_V_2_61_load_10 = load i16* @kernel_data_V_2_61, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_61_load_10"/></StgValue>
</operation>

<operation id="1922" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1923" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch60:0  %kernel_data_V_2_60_load_10 = load i16* @kernel_data_V_2_60, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_60_load_10"/></StgValue>
</operation>

<operation id="1924" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1925" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch59:0  %kernel_data_V_2_59_load_10 = load i16* @kernel_data_V_2_59, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_59_load_10"/></StgValue>
</operation>

<operation id="1926" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1927" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch58:0  %kernel_data_V_2_58_load_10 = load i16* @kernel_data_V_2_58, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_58_load_10"/></StgValue>
</operation>

<operation id="1928" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1929" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch57:0  %kernel_data_V_2_57_load_10 = load i16* @kernel_data_V_2_57, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_57_load_10"/></StgValue>
</operation>

<operation id="1930" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1931" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch56:0  %kernel_data_V_2_56_load_10 = load i16* @kernel_data_V_2_56, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_56_load_10"/></StgValue>
</operation>

<operation id="1932" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1933" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch55:0  %kernel_data_V_2_55_load_9 = load i16* @kernel_data_V_2_55, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_55_load_9"/></StgValue>
</operation>

<operation id="1934" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1935" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch54:0  %kernel_data_V_2_54_load_9 = load i16* @kernel_data_V_2_54, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_54_load_9"/></StgValue>
</operation>

<operation id="1936" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1937" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
branch71:0  %kernel_data_V_2_71_load_10 = load i16* @kernel_data_V_2_71, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_71_load_10"/></StgValue>
</operation>

<operation id="1938" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index26" val="-1"/>
</and_exp><and_exp><literal name="w_index26" val="-2"/>
</and_exp><and_exp><literal name="w_index26" val="-3"/>
</and_exp><and_exp><literal name="w_index26" val="-4"/>
</and_exp><and_exp><literal name="w_index26" val="-5"/>
</and_exp><and_exp><literal name="w_index26" val="-6"/>
</and_exp><and_exp><literal name="w_index26" val="-7"/>
</and_exp><and_exp><literal name="w_index26" val="-8"/>
</and_exp><and_exp><literal name="w_index26" val="-9"/>
</and_exp><and_exp><literal name="w_index26" val="-10"/>
</and_exp><and_exp><literal name="w_index26" val="-11"/>
</and_exp><and_exp><literal name="w_index26" val="-12"/>
</and_exp><and_exp><literal name="w_index26" val="-13"/>
</and_exp><and_exp><literal name="w_index26" val="-14"/>
</and_exp><and_exp><literal name="w_index26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1939" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="5" op_0_bw="5" op_1_bw="239" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop_end:1  %tmp_124 = call i5 @_ssdm_op_PartSelect.i5.i239.i32.i32(i239 %w6_V_load, i32 234, i32 238)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1940" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888:7  %mul_ln1118 = mul i21 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="1941" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742:4  %mul_ln1118_217 = mul i21 %sext_ln1116_214_cast, %sext_ln1118_141

]]></Node>
<StgValue><ssdm name="mul_ln1118_217"/></StgValue>
</operation>

<operation id="1942" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597:4  %mul_ln1118_218 = mul i21 %sext_ln1116_215_cast, %sext_ln1118_142

]]></Node>
<StgValue><ssdm name="mul_ln1118_218"/></StgValue>
</operation>

<operation id="1943" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452:4  %mul_ln1118_219 = mul i21 %sext_ln1116_216_cast, %sext_ln1118_143

]]></Node>
<StgValue><ssdm name="mul_ln1118_219"/></StgValue>
</operation>

<operation id="1944" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307:4  %mul_ln1118_220 = mul i21 %sext_ln1116_217_cast, %sext_ln1118_144

]]></Node>
<StgValue><ssdm name="mul_ln1118_220"/></StgValue>
</operation>

<operation id="1945" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161:4  %mul_ln1118_221 = mul i21 %sext_ln1116_218_cast, %sext_ln1118_145

]]></Node>
<StgValue><ssdm name="mul_ln1118_221"/></StgValue>
</operation>

<operation id="1946" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016:4  %mul_ln1118_222 = mul i21 %sext_ln1116_219_cast, %sext_ln1118_146

]]></Node>
<StgValue><ssdm name="mul_ln1118_222"/></StgValue>
</operation>

<operation id="1947" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871:4  %mul_ln1118_223 = mul i21 %sext_ln1116_220_cast, %sext_ln1118_147

]]></Node>
<StgValue><ssdm name="mul_ln1118_223"/></StgValue>
</operation>

<operation id="1948" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726:4  %mul_ln1118_224 = mul i21 %sext_ln1116_221_cast, %sext_ln1118_148

]]></Node>
<StgValue><ssdm name="mul_ln1118_224"/></StgValue>
</operation>

<operation id="1949" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580:4  %mul_ln1118_225 = mul i21 %sext_ln1116_222_cast, %sext_ln1118_149

]]></Node>
<StgValue><ssdm name="mul_ln1118_225"/></StgValue>
</operation>

<operation id="1950" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435:4  %mul_ln1118_226 = mul i21 %sext_ln1116_223_cast, %sext_ln1118_150

]]></Node>
<StgValue><ssdm name="mul_ln1118_226"/></StgValue>
</operation>

<operation id="1951" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290:4  %mul_ln1118_227 = mul i21 %sext_ln1116_224_cast, %sext_ln1118_151

]]></Node>
<StgValue><ssdm name="mul_ln1118_227"/></StgValue>
</operation>

<operation id="1952" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145:4  %mul_ln1118_228 = mul i21 %sext_ln1116_225_cast, %sext_ln1118_152

]]></Node>
<StgValue><ssdm name="mul_ln1118_228"/></StgValue>
</operation>

<operation id="1953" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999:4  %mul_ln1118_229 = mul i21 %sext_ln1116_226_cast, %sext_ln1118_153

]]></Node>
<StgValue><ssdm name="mul_ln1118_229"/></StgValue>
</operation>

<operation id="1954" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854:4  %mul_ln1118_230 = mul i21 %sext_ln1116_227_cast, %sext_ln1118_154

]]></Node>
<StgValue><ssdm name="mul_ln1118_230"/></StgValue>
</operation>

<operation id="1955" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709:4  %mul_ln1118_231 = mul i21 %sext_ln1116_228_cast, %sext_ln1118_155

]]></Node>
<StgValue><ssdm name="mul_ln1118_231"/></StgValue>
</operation>

<operation id="1956" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564:4  %mul_ln1118_232 = mul i21 %sext_ln1116_229_cast, %sext_ln1118_156

]]></Node>
<StgValue><ssdm name="mul_ln1118_232"/></StgValue>
</operation>

<operation id="1957" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418:4  %mul_ln1118_233 = mul i21 %sext_ln1116_230_cast, %sext_ln1118_157

]]></Node>
<StgValue><ssdm name="mul_ln1118_233"/></StgValue>
</operation>

<operation id="1958" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273:4  %mul_ln1118_234 = mul i21 %sext_ln1116_231_cast, %sext_ln1118_158

]]></Node>
<StgValue><ssdm name="mul_ln1118_234"/></StgValue>
</operation>

<operation id="1959" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128:4  %mul_ln1118_235 = mul i21 %sext_ln1116_232_cast, %sext_ln1118_159

]]></Node>
<StgValue><ssdm name="mul_ln1118_235"/></StgValue>
</operation>

<operation id="1960" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983:4  %mul_ln1118_236 = mul i21 %sext_ln1116_233_cast, %sext_ln1118_160

]]></Node>
<StgValue><ssdm name="mul_ln1118_236"/></StgValue>
</operation>

<operation id="1961" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837:4  %mul_ln1118_237 = mul i21 %sext_ln1116_234_cast, %sext_ln1118_161

]]></Node>
<StgValue><ssdm name="mul_ln1118_237"/></StgValue>
</operation>

<operation id="1962" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692:4  %mul_ln1118_238 = mul i21 %sext_ln1116_235_cast, %sext_ln1118_162

]]></Node>
<StgValue><ssdm name="mul_ln1118_238"/></StgValue>
</operation>

<operation id="1963" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547:4  %mul_ln1118_239 = mul i21 %sext_ln1116_236_cast, %sext_ln1118_163

]]></Node>
<StgValue><ssdm name="mul_ln1118_239"/></StgValue>
</operation>

<operation id="1964" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402:4  %mul_ln1118_240 = mul i21 %sext_ln1116_237_cast, %sext_ln1118_164

]]></Node>
<StgValue><ssdm name="mul_ln1118_240"/></StgValue>
</operation>

<operation id="1965" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256:4  %mul_ln1118_241 = mul i21 %sext_ln1116_238_cast, %sext_ln1118_165

]]></Node>
<StgValue><ssdm name="mul_ln1118_241"/></StgValue>
</operation>

<operation id="1966" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111:4  %mul_ln1118_242 = mul i21 %sext_ln1116_239_cast, %sext_ln1118_166

]]></Node>
<StgValue><ssdm name="mul_ln1118_242"/></StgValue>
</operation>

<operation id="1967" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966:4  %mul_ln1118_243 = mul i21 %sext_ln1116_240_cast, %sext_ln1118_167

]]></Node>
<StgValue><ssdm name="mul_ln1118_243"/></StgValue>
</operation>

<operation id="1968" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821:4  %mul_ln1118_244 = mul i21 %sext_ln1116_241_cast, %sext_ln1118_168

]]></Node>
<StgValue><ssdm name="mul_ln1118_244"/></StgValue>
</operation>

<operation id="1969" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675:4  %mul_ln1118_245 = mul i21 %sext_ln1116_242_cast, %sext_ln1118_169

]]></Node>
<StgValue><ssdm name="mul_ln1118_245"/></StgValue>
</operation>

<operation id="1970" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530:4  %mul_ln1118_246 = mul i21 %sext_ln1116_243_cast, %sext_ln1118_170

]]></Node>
<StgValue><ssdm name="mul_ln1118_246"/></StgValue>
</operation>

<operation id="1971" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385:4  %mul_ln1118_247 = mul i21 %sext_ln1116_244_cast, %sext_ln1118_171

]]></Node>
<StgValue><ssdm name="mul_ln1118_247"/></StgValue>
</operation>

<operation id="1972" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240:4  %mul_ln1118_248 = mul i21 %sext_ln1116_245_cast, %sext_ln1118_172

]]></Node>
<StgValue><ssdm name="mul_ln1118_248"/></StgValue>
</operation>

<operation id="1973" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094:4  %mul_ln1118_249 = mul i21 %sext_ln1116_246_cast, %sext_ln1118_173

]]></Node>
<StgValue><ssdm name="mul_ln1118_249"/></StgValue>
</operation>

<operation id="1974" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949:4  %mul_ln1118_250 = mul i21 %sext_ln1116_247_cast, %sext_ln1118_174

]]></Node>
<StgValue><ssdm name="mul_ln1118_250"/></StgValue>
</operation>

<operation id="1975" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804:4  %mul_ln1118_251 = mul i21 %sext_ln1116_248_cast, %sext_ln1118_175

]]></Node>
<StgValue><ssdm name="mul_ln1118_251"/></StgValue>
</operation>

<operation id="1976" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659:4  %mul_ln1118_252 = mul i21 %sext_ln1116_249_cast, %sext_ln1118_176

]]></Node>
<StgValue><ssdm name="mul_ln1118_252"/></StgValue>
</operation>

<operation id="1977" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514:4  %mul_ln1118_253 = mul i21 %sext_ln1116_250_cast, %sext_ln1118_177

]]></Node>
<StgValue><ssdm name="mul_ln1118_253"/></StgValue>
</operation>

<operation id="1978" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369:4  %mul_ln1118_254 = mul i21 %sext_ln1116_251_cast, %sext_ln1118_178

]]></Node>
<StgValue><ssdm name="mul_ln1118_254"/></StgValue>
</operation>

<operation id="1979" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
ReuseLoop_end:0  %phi_ln76_110 = phi i16 [ %kernel_data_V_2_54_load_9, %branch54 ], [ %kernel_data_V_2_55_load_9, %branch55 ], [ %kernel_data_V_2_56_load_10, %branch56 ], [ %kernel_data_V_2_57_load_10, %branch57 ], [ %kernel_data_V_2_58_load_10, %branch58 ], [ %kernel_data_V_2_59_load_10, %branch59 ], [ %kernel_data_V_2_60_load_10, %branch60 ], [ %kernel_data_V_2_61_load_10, %branch61 ], [ %kernel_data_V_2_62_load_10, %branch62 ], [ %kernel_data_V_2_63_load_10, %branch63 ], [ %kernel_data_V_2_64_load_10, %branch64 ], [ %kernel_data_V_2_65_load_10, %branch65 ], [ %kernel_data_V_2_66_load_10, %branch66 ], [ %kernel_data_V_2_67_load_10, %branch67 ], [ %kernel_data_V_2_68_load_10, %branch68 ], [ %kernel_data_V_2_69_load_10, %branch69 ], [ %kernel_data_V_2_70_load_10, %branch70 ], [ %kernel_data_V_2_71_load_10, %branch71 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_110"/></StgValue>
</operation>

<operation id="1980" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="21" op_0_bw="16">
<![CDATA[
ReuseLoop_end:2  %sext_ln1116_252_cast = sext i16 %phi_ln76_110 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_252_cast"/></StgValue>
</operation>

<operation id="1981" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="21" op_0_bw="5">
<![CDATA[
ReuseLoop_end:3  %sext_ln1118_179 = sext i5 %tmp_124 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_179"/></StgValue>
</operation>

<operation id="1982" st_id="7" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
ReuseLoop_end:4  %mul_ln1118_255 = mul i21 %sext_ln1116_252_cast, %sext_ln1118_179

]]></Node>
<StgValue><ssdm name="mul_ln1118_255"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1983" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888:7  %mul_ln1118 = mul i21 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="1984" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742:4  %mul_ln1118_217 = mul i21 %sext_ln1116_214_cast, %sext_ln1118_141

]]></Node>
<StgValue><ssdm name="mul_ln1118_217"/></StgValue>
</operation>

<operation id="1985" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597:4  %mul_ln1118_218 = mul i21 %sext_ln1116_215_cast, %sext_ln1118_142

]]></Node>
<StgValue><ssdm name="mul_ln1118_218"/></StgValue>
</operation>

<operation id="1986" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452:4  %mul_ln1118_219 = mul i21 %sext_ln1116_216_cast, %sext_ln1118_143

]]></Node>
<StgValue><ssdm name="mul_ln1118_219"/></StgValue>
</operation>

<operation id="1987" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307:4  %mul_ln1118_220 = mul i21 %sext_ln1116_217_cast, %sext_ln1118_144

]]></Node>
<StgValue><ssdm name="mul_ln1118_220"/></StgValue>
</operation>

<operation id="1988" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161:4  %mul_ln1118_221 = mul i21 %sext_ln1116_218_cast, %sext_ln1118_145

]]></Node>
<StgValue><ssdm name="mul_ln1118_221"/></StgValue>
</operation>

<operation id="1989" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016:4  %mul_ln1118_222 = mul i21 %sext_ln1116_219_cast, %sext_ln1118_146

]]></Node>
<StgValue><ssdm name="mul_ln1118_222"/></StgValue>
</operation>

<operation id="1990" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871:4  %mul_ln1118_223 = mul i21 %sext_ln1116_220_cast, %sext_ln1118_147

]]></Node>
<StgValue><ssdm name="mul_ln1118_223"/></StgValue>
</operation>

<operation id="1991" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726:4  %mul_ln1118_224 = mul i21 %sext_ln1116_221_cast, %sext_ln1118_148

]]></Node>
<StgValue><ssdm name="mul_ln1118_224"/></StgValue>
</operation>

<operation id="1992" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580:4  %mul_ln1118_225 = mul i21 %sext_ln1116_222_cast, %sext_ln1118_149

]]></Node>
<StgValue><ssdm name="mul_ln1118_225"/></StgValue>
</operation>

<operation id="1993" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435:4  %mul_ln1118_226 = mul i21 %sext_ln1116_223_cast, %sext_ln1118_150

]]></Node>
<StgValue><ssdm name="mul_ln1118_226"/></StgValue>
</operation>

<operation id="1994" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290:4  %mul_ln1118_227 = mul i21 %sext_ln1116_224_cast, %sext_ln1118_151

]]></Node>
<StgValue><ssdm name="mul_ln1118_227"/></StgValue>
</operation>

<operation id="1995" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145:4  %mul_ln1118_228 = mul i21 %sext_ln1116_225_cast, %sext_ln1118_152

]]></Node>
<StgValue><ssdm name="mul_ln1118_228"/></StgValue>
</operation>

<operation id="1996" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999:4  %mul_ln1118_229 = mul i21 %sext_ln1116_226_cast, %sext_ln1118_153

]]></Node>
<StgValue><ssdm name="mul_ln1118_229"/></StgValue>
</operation>

<operation id="1997" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854:4  %mul_ln1118_230 = mul i21 %sext_ln1116_227_cast, %sext_ln1118_154

]]></Node>
<StgValue><ssdm name="mul_ln1118_230"/></StgValue>
</operation>

<operation id="1998" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709:4  %mul_ln1118_231 = mul i21 %sext_ln1116_228_cast, %sext_ln1118_155

]]></Node>
<StgValue><ssdm name="mul_ln1118_231"/></StgValue>
</operation>

<operation id="1999" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564:4  %mul_ln1118_232 = mul i21 %sext_ln1116_229_cast, %sext_ln1118_156

]]></Node>
<StgValue><ssdm name="mul_ln1118_232"/></StgValue>
</operation>

<operation id="2000" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418:4  %mul_ln1118_233 = mul i21 %sext_ln1116_230_cast, %sext_ln1118_157

]]></Node>
<StgValue><ssdm name="mul_ln1118_233"/></StgValue>
</operation>

<operation id="2001" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273:4  %mul_ln1118_234 = mul i21 %sext_ln1116_231_cast, %sext_ln1118_158

]]></Node>
<StgValue><ssdm name="mul_ln1118_234"/></StgValue>
</operation>

<operation id="2002" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128:4  %mul_ln1118_235 = mul i21 %sext_ln1116_232_cast, %sext_ln1118_159

]]></Node>
<StgValue><ssdm name="mul_ln1118_235"/></StgValue>
</operation>

<operation id="2003" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983:4  %mul_ln1118_236 = mul i21 %sext_ln1116_233_cast, %sext_ln1118_160

]]></Node>
<StgValue><ssdm name="mul_ln1118_236"/></StgValue>
</operation>

<operation id="2004" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837:4  %mul_ln1118_237 = mul i21 %sext_ln1116_234_cast, %sext_ln1118_161

]]></Node>
<StgValue><ssdm name="mul_ln1118_237"/></StgValue>
</operation>

<operation id="2005" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692:4  %mul_ln1118_238 = mul i21 %sext_ln1116_235_cast, %sext_ln1118_162

]]></Node>
<StgValue><ssdm name="mul_ln1118_238"/></StgValue>
</operation>

<operation id="2006" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547:4  %mul_ln1118_239 = mul i21 %sext_ln1116_236_cast, %sext_ln1118_163

]]></Node>
<StgValue><ssdm name="mul_ln1118_239"/></StgValue>
</operation>

<operation id="2007" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402:4  %mul_ln1118_240 = mul i21 %sext_ln1116_237_cast, %sext_ln1118_164

]]></Node>
<StgValue><ssdm name="mul_ln1118_240"/></StgValue>
</operation>

<operation id="2008" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256:4  %mul_ln1118_241 = mul i21 %sext_ln1116_238_cast, %sext_ln1118_165

]]></Node>
<StgValue><ssdm name="mul_ln1118_241"/></StgValue>
</operation>

<operation id="2009" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111:4  %mul_ln1118_242 = mul i21 %sext_ln1116_239_cast, %sext_ln1118_166

]]></Node>
<StgValue><ssdm name="mul_ln1118_242"/></StgValue>
</operation>

<operation id="2010" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966:4  %mul_ln1118_243 = mul i21 %sext_ln1116_240_cast, %sext_ln1118_167

]]></Node>
<StgValue><ssdm name="mul_ln1118_243"/></StgValue>
</operation>

<operation id="2011" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821:4  %mul_ln1118_244 = mul i21 %sext_ln1116_241_cast, %sext_ln1118_168

]]></Node>
<StgValue><ssdm name="mul_ln1118_244"/></StgValue>
</operation>

<operation id="2012" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675:4  %mul_ln1118_245 = mul i21 %sext_ln1116_242_cast, %sext_ln1118_169

]]></Node>
<StgValue><ssdm name="mul_ln1118_245"/></StgValue>
</operation>

<operation id="2013" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530:4  %mul_ln1118_246 = mul i21 %sext_ln1116_243_cast, %sext_ln1118_170

]]></Node>
<StgValue><ssdm name="mul_ln1118_246"/></StgValue>
</operation>

<operation id="2014" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385:4  %mul_ln1118_247 = mul i21 %sext_ln1116_244_cast, %sext_ln1118_171

]]></Node>
<StgValue><ssdm name="mul_ln1118_247"/></StgValue>
</operation>

<operation id="2015" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240:4  %mul_ln1118_248 = mul i21 %sext_ln1116_245_cast, %sext_ln1118_172

]]></Node>
<StgValue><ssdm name="mul_ln1118_248"/></StgValue>
</operation>

<operation id="2016" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094:4  %mul_ln1118_249 = mul i21 %sext_ln1116_246_cast, %sext_ln1118_173

]]></Node>
<StgValue><ssdm name="mul_ln1118_249"/></StgValue>
</operation>

<operation id="2017" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949:4  %mul_ln1118_250 = mul i21 %sext_ln1116_247_cast, %sext_ln1118_174

]]></Node>
<StgValue><ssdm name="mul_ln1118_250"/></StgValue>
</operation>

<operation id="2018" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804:4  %mul_ln1118_251 = mul i21 %sext_ln1116_248_cast, %sext_ln1118_175

]]></Node>
<StgValue><ssdm name="mul_ln1118_251"/></StgValue>
</operation>

<operation id="2019" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659:4  %mul_ln1118_252 = mul i21 %sext_ln1116_249_cast, %sext_ln1118_176

]]></Node>
<StgValue><ssdm name="mul_ln1118_252"/></StgValue>
</operation>

<operation id="2020" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514:4  %mul_ln1118_253 = mul i21 %sext_ln1116_250_cast, %sext_ln1118_177

]]></Node>
<StgValue><ssdm name="mul_ln1118_253"/></StgValue>
</operation>

<operation id="2021" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369:4  %mul_ln1118_254 = mul i21 %sext_ln1116_251_cast, %sext_ln1118_178

]]></Node>
<StgValue><ssdm name="mul_ln1118_254"/></StgValue>
</operation>

<operation id="2022" st_id="8" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
ReuseLoop_end:4  %mul_ln1118_255 = mul i21 %sext_ln1116_252_cast, %sext_ln1118_179

]]></Node>
<StgValue><ssdm name="mul_ln1118_255"/></StgValue>
</operation>

<operation id="2023" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop_end:5  %trunc_ln708_290 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_255, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_290"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="2024" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05888:8  %trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="2025" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05742:5  %trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_217, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="2026" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05597:5  %trunc_ln708_253 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_218, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_253"/></StgValue>
</operation>

<operation id="2027" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452:5  %trunc_ln708_254 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_219, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_254"/></StgValue>
</operation>

<operation id="2028" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452:6  %add_ln703 = add i14 %trunc_ln, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="2029" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452:7  %add_ln703_191 = add i14 %trunc_ln708_253, %trunc_ln708_254

]]></Node>
<StgValue><ssdm name="add_ln703_191"/></StgValue>
</operation>

<operation id="2030" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05307:5  %trunc_ln708_255 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_220, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_255"/></StgValue>
</operation>

<operation id="2031" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05161:5  %trunc_ln708_256 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_221, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_256"/></StgValue>
</operation>

<operation id="2032" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05016:5  %trunc_ln708_257 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_222, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_257"/></StgValue>
</operation>

<operation id="2033" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871:5  %trunc_ln708_258 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_223, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_258"/></StgValue>
</operation>

<operation id="2034" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871:6  %add_ln703_194 = add i14 %trunc_ln708_255, %trunc_ln708_256

]]></Node>
<StgValue><ssdm name="add_ln703_194"/></StgValue>
</operation>

<operation id="2035" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871:7  %add_ln703_195 = add i14 %trunc_ln708_257, %trunc_ln708_258

]]></Node>
<StgValue><ssdm name="add_ln703_195"/></StgValue>
</operation>

<operation id="2036" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04726:5  %trunc_ln708_259 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_224, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_259"/></StgValue>
</operation>

<operation id="2037" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04580:5  %trunc_ln708_260 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_225, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_260"/></StgValue>
</operation>

<operation id="2038" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04435:5  %trunc_ln708_261 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_226, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_261"/></StgValue>
</operation>

<operation id="2039" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290:5  %trunc_ln708_262 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_227, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_262"/></StgValue>
</operation>

<operation id="2040" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290:6  %add_ln703_198 = add i14 %trunc_ln708_259, %trunc_ln708_260

]]></Node>
<StgValue><ssdm name="add_ln703_198"/></StgValue>
</operation>

<operation id="2041" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290:7  %add_ln703_199 = add i14 %trunc_ln708_261, %trunc_ln708_262

]]></Node>
<StgValue><ssdm name="add_ln703_199"/></StgValue>
</operation>

<operation id="2042" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04145:5  %trunc_ln708_263 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_228, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_263"/></StgValue>
</operation>

<operation id="2043" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03999:5  %trunc_ln708_264 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_229, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_264"/></StgValue>
</operation>

<operation id="2044" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03854:5  %trunc_ln708_265 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_230, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_265"/></StgValue>
</operation>

<operation id="2045" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709:5  %trunc_ln708_266 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_231, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_266"/></StgValue>
</operation>

<operation id="2046" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709:6  %add_ln703_202 = add i14 %trunc_ln708_263, %trunc_ln708_264

]]></Node>
<StgValue><ssdm name="add_ln703_202"/></StgValue>
</operation>

<operation id="2047" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709:7  %add_ln703_203 = add i14 %trunc_ln708_265, %trunc_ln708_266

]]></Node>
<StgValue><ssdm name="add_ln703_203"/></StgValue>
</operation>

<operation id="2048" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03564:5  %trunc_ln708_267 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_232, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_267"/></StgValue>
</operation>

<operation id="2049" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03418:5  %trunc_ln708_268 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_233, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_268"/></StgValue>
</operation>

<operation id="2050" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03273:5  %trunc_ln708_269 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_234, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_269"/></StgValue>
</operation>

<operation id="2051" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128:5  %trunc_ln708_270 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_235, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_270"/></StgValue>
</operation>

<operation id="2052" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128:6  %add_ln703_206 = add i14 %trunc_ln708_267, %trunc_ln708_268

]]></Node>
<StgValue><ssdm name="add_ln703_206"/></StgValue>
</operation>

<operation id="2053" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128:7  %add_ln703_207 = add i14 %trunc_ln708_269, %trunc_ln708_270

]]></Node>
<StgValue><ssdm name="add_ln703_207"/></StgValue>
</operation>

<operation id="2054" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02983:5  %trunc_ln708_271 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_236, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_271"/></StgValue>
</operation>

<operation id="2055" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02837:5  %trunc_ln708_272 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_237, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_272"/></StgValue>
</operation>

<operation id="2056" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02692:5  %trunc_ln708_273 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_238, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_273"/></StgValue>
</operation>

<operation id="2057" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547:5  %trunc_ln708_274 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_239, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_274"/></StgValue>
</operation>

<operation id="2058" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547:6  %add_ln703_210 = add i14 %trunc_ln708_271, %trunc_ln708_272

]]></Node>
<StgValue><ssdm name="add_ln703_210"/></StgValue>
</operation>

<operation id="2059" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547:7  %add_ln703_211 = add i14 %trunc_ln708_273, %trunc_ln708_274

]]></Node>
<StgValue><ssdm name="add_ln703_211"/></StgValue>
</operation>

<operation id="2060" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02402:5  %trunc_ln708_275 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_240, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_275"/></StgValue>
</operation>

<operation id="2061" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02256:5  %trunc_ln708_276 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_241, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_276"/></StgValue>
</operation>

<operation id="2062" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02111:5  %trunc_ln708_277 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_242, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_277"/></StgValue>
</operation>

<operation id="2063" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966:5  %trunc_ln708_278 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_243, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_278"/></StgValue>
</operation>

<operation id="2064" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966:6  %add_ln703_214 = add i14 %trunc_ln708_275, %trunc_ln708_276

]]></Node>
<StgValue><ssdm name="add_ln703_214"/></StgValue>
</operation>

<operation id="2065" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966:7  %add_ln703_215 = add i14 %trunc_ln708_277, %trunc_ln708_278

]]></Node>
<StgValue><ssdm name="add_ln703_215"/></StgValue>
</operation>

<operation id="2066" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01821:5  %trunc_ln708_279 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_244, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_279"/></StgValue>
</operation>

<operation id="2067" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01675:5  %trunc_ln708_280 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_245, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_280"/></StgValue>
</operation>

<operation id="2068" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01530:5  %trunc_ln708_281 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_246, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_281"/></StgValue>
</operation>

<operation id="2069" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385:5  %trunc_ln708_282 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_247, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_282"/></StgValue>
</operation>

<operation id="2070" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385:6  %add_ln703_218 = add i14 %trunc_ln708_279, %trunc_ln708_280

]]></Node>
<StgValue><ssdm name="add_ln703_218"/></StgValue>
</operation>

<operation id="2071" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385:7  %add_ln703_219 = add i14 %trunc_ln708_281, %trunc_ln708_282

]]></Node>
<StgValue><ssdm name="add_ln703_219"/></StgValue>
</operation>

<operation id="2072" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01240:5  %trunc_ln708_283 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_248, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_283"/></StgValue>
</operation>

<operation id="2073" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01094:5  %trunc_ln708_284 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_249, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_284"/></StgValue>
</operation>

<operation id="2074" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0949:5  %trunc_ln708_285 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_250, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_285"/></StgValue>
</operation>

<operation id="2075" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804:5  %trunc_ln708_286 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_251, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_286"/></StgValue>
</operation>

<operation id="2076" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804:6  %add_ln703_222 = add i14 %trunc_ln708_283, %trunc_ln708_284

]]></Node>
<StgValue><ssdm name="add_ln703_222"/></StgValue>
</operation>

<operation id="2077" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804:7  %add_ln703_223 = add i14 %trunc_ln708_285, %trunc_ln708_286

]]></Node>
<StgValue><ssdm name="add_ln703_223"/></StgValue>
</operation>

<operation id="2078" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0659:5  %trunc_ln708_287 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_252, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_287"/></StgValue>
</operation>

<operation id="2079" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0514:5  %trunc_ln708_288 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_253, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_288"/></StgValue>
</operation>

<operation id="2080" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0369:5  %trunc_ln708_289 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_254, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_289"/></StgValue>
</operation>

<operation id="2081" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReuseLoop_end:6  %add_ln703_226 = add i14 %trunc_ln708_287, %trunc_ln708_288

]]></Node>
<StgValue><ssdm name="add_ln703_226"/></StgValue>
</operation>

<operation id="2082" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReuseLoop_end:7  %add_ln703_227 = add i14 %trunc_ln708_289, %trunc_ln708_290

]]></Node>
<StgValue><ssdm name="add_ln703_227"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="2083" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:1  %tmp_data_0_V_3924 = phi i14 [ 248, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_0_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_3924"/></StgValue>
</operation>

<operation id="2084" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:2  %tmp_data_1_V_3422 = phi i14 [ 208, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_1_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_3422"/></StgValue>
</operation>

<operation id="2085" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:3  %tmp_data_2_V_3420 = phi i14 [ -256, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_2_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_3420"/></StgValue>
</operation>

<operation id="2086" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:4  %tmp_data_3_V_3118 = phi i14 [ -176, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_3_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_3118"/></StgValue>
</operation>

<operation id="2087" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:5  %tmp_data_4_V_3116 = phi i14 [ 16, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_4_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_4_V_3116"/></StgValue>
</operation>

<operation id="2088" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:6  %tmp_data_5_V_2814 = phi i14 [ -256, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_5_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_5_V_2814"/></StgValue>
</operation>

<operation id="2089" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:7  %tmp_data_6_V_2812 = phi i14 [ 32, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_6_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_6_V_2812"/></StgValue>
</operation>

<operation id="2090" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:8  %tmp_data_7_V_2810 = phi i14 [ -48, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_7_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_7_V_2810"/></StgValue>
</operation>

<operation id="2091" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:9  %tmp_data_8_V_228 = phi i14 [ -256, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_8_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_8_V_228"/></StgValue>
</operation>

<operation id="2092" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:10  %tmp_data_9_V_226 = phi i14 [ -64, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_9_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_9_V_226"/></StgValue>
</operation>

<operation id="2093" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:11  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str64) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="2094" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop_begin:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln65"/></StgValue>
</operation>

<operation id="2095" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452:8  %add_ln703_192 = add i14 %add_ln703_191, %add_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_192"/></StgValue>
</operation>

<operation id="2096" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05452:9  %acc_0_V = add i14 %tmp_data_0_V_3924, %add_ln703_192

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="2097" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871:8  %add_ln703_196 = add i14 %add_ln703_195, %add_ln703_194

]]></Node>
<StgValue><ssdm name="add_ln703_196"/></StgValue>
</operation>

<operation id="2098" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04871:9  %acc_1_V = add i14 %tmp_data_1_V_3422, %add_ln703_196

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="2099" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290:8  %add_ln703_200 = add i14 %add_ln703_199, %add_ln703_198

]]></Node>
<StgValue><ssdm name="add_ln703_200"/></StgValue>
</operation>

<operation id="2100" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04290:9  %acc_2_V = add i14 %tmp_data_2_V_3420, %add_ln703_200

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="2101" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709:8  %add_ln703_204 = add i14 %add_ln703_203, %add_ln703_202

]]></Node>
<StgValue><ssdm name="add_ln703_204"/></StgValue>
</operation>

<operation id="2102" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03709:9  %acc_3_V = add i14 %tmp_data_3_V_3118, %add_ln703_204

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="2103" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128:8  %add_ln703_208 = add i14 %add_ln703_207, %add_ln703_206

]]></Node>
<StgValue><ssdm name="add_ln703_208"/></StgValue>
</operation>

<operation id="2104" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03128:9  %acc_4_V = add i14 %tmp_data_4_V_3116, %add_ln703_208

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="2105" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547:8  %add_ln703_212 = add i14 %add_ln703_211, %add_ln703_210

]]></Node>
<StgValue><ssdm name="add_ln703_212"/></StgValue>
</operation>

<operation id="2106" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02547:9  %acc_5_V = add i14 %tmp_data_5_V_2814, %add_ln703_212

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="2107" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966:8  %add_ln703_216 = add i14 %add_ln703_215, %add_ln703_214

]]></Node>
<StgValue><ssdm name="add_ln703_216"/></StgValue>
</operation>

<operation id="2108" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01966:9  %acc_6_V = add i14 %tmp_data_6_V_2812, %add_ln703_216

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="2109" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385:8  %add_ln703_220 = add i14 %add_ln703_219, %add_ln703_218

]]></Node>
<StgValue><ssdm name="add_ln703_220"/></StgValue>
</operation>

<operation id="2110" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01385:9  %acc_7_V = add i14 %tmp_data_7_V_2810, %add_ln703_220

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="2111" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804:8  %add_ln703_224 = add i14 %add_ln703_223, %add_ln703_222

]]></Node>
<StgValue><ssdm name="add_ln703_224"/></StgValue>
</operation>

<operation id="2112" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0804:9  %acc_8_V = add i14 %tmp_data_8_V_228, %add_ln703_224

]]></Node>
<StgValue><ssdm name="acc_8_V"/></StgValue>
</operation>

<operation id="2113" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReuseLoop_end:8  %add_ln703_228 = add i14 %add_ln703_227, %add_ln703_226

]]></Node>
<StgValue><ssdm name="add_ln703_228"/></StgValue>
</operation>

<operation id="2114" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReuseLoop_end:9  %acc_9_V = add i14 %tmp_data_9_V_226, %add_ln703_228

]]></Node>
<StgValue><ssdm name="acc_9_V"/></StgValue>
</operation>

<operation id="2115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop_end:10  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str64, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="2116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop_end:12  %empty_696 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

]]></Node>
<StgValue><ssdm name="empty_696"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="2117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_end:0  %rend26_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC, i32 %rbegin25_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend26_i_i"/></StgValue>
</operation>

<operation id="2118" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_end:1  call void @_ssdm_op_Write.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P(i14* %res_V_data_0_V, i14* %res_V_data_1_V, i14* %res_V_data_2_V, i14* %res_V_data_3_V, i14* %res_V_data_4_V, i14* %res_V_data_5_V, i14* %res_V_data_6_V, i14* %res_V_data_7_V, i14* %res_V_data_8_V, i14* %res_V_data_9_V, i14 %acc_0_V, i14 %acc_1_V, i14 %acc_2_V, i14 %acc_3_V, i14 %acc_4_V, i14 %acc_5_V, i14 %acc_6_V, i14 %acc_7_V, i14 %acc_8_V, i14 %acc_9_V)

]]></Node>
<StgValue><ssdm name="write_ln288"/></StgValue>
</operation>

<operation id="2119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_end:2  br label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="2120" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.i.i:0  %icmp_ln292 = icmp eq i32 %pX_4_load, 9

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="2121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.i.i:1  br i1 %icmp_ln292, label %0, label %4

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="2122" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln305 = add nsw i32 %pX_4_load, 1

]]></Node>
<StgValue><ssdm name="add_ln305"/></StgValue>
</operation>

<operation id="2123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln305, i32* @pX_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="2124" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln307 = add i32 %sX_4_load, 1

]]></Node>
<StgValue><ssdm name="add_ln307"/></StgValue>
</operation>

<operation id="2125" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln307 = select i1 %icmp_ln271, i32 2, i32 %add_ln307

]]></Node>
<StgValue><ssdm name="select_ln307"/></StgValue>
</operation>

<operation id="2126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="2127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="2128" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln296 = icmp eq i32 %pY_4_load, 257

]]></Node>
<StgValue><ssdm name="icmp_ln296"/></StgValue>
</operation>

<operation id="2129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln296, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="2130" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln300 = add nsw i32 %pY_4_load, 1

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="2131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln300, i32* @pY_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="2132" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="0"/>
<literal name="icmp_ln271_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln302 = add i32 %sY_4_load, 1

]]></Node>
<StgValue><ssdm name="add_ln302"/></StgValue>
</operation>

<operation id="2133" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln302 = select i1 %icmp_ln271_4, i32 2, i32 %add_ln302

]]></Node>
<StgValue><ssdm name="select_ln302"/></StgValue>
</operation>

<operation id="2134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="2135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="2136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln307, i32* @sX_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln307"/></StgValue>
</operation>

<operation id="2137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, array<ap_fixed<14, 6, 5, 3, 0>, 10u>, config6>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge_i_i = phi i32 [ %select_ln302, %2 ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="2140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge_i_i, i32* @sY_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="2141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, array<ap_fixed<14, 6, 5, 3, 0>, 10u>, config6>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="2142" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, array<ap_fixed<14, 6, 5, 3, 0>, 10u>, config6>.exit.i:0  %icmp_ln78 = icmp eq i12 %indvar_flatten27, -1517

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="2143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, array<ap_fixed<14, 6, 5, 3, 0>, 10u>, config6>.exit.i:1  br i1 %icmp_ln78, label %"conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, array<ap_fixed<14, 6, 5, 3, 0>, 10u>, config6>.exit", label %.reset

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="2144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="0">
<![CDATA[
conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, array<ap_fixed<14, 6, 5, 3, 0>, 10u>, config6>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
