INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ETERNITY/hw/hw.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2458] undeclared symbol divclk, assumed default net type wire [C:/Users/ETERNITY/hw/hw.srcs/sources_1/new/car.v:49]
INFO: [VRFC 10-311] analyzing module timediv
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-311] analyzing module digital
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ETERNITY/hw/hw.srcs/sim_1/new/sim_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_3
