{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589534732086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589534732091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 16:25:31 2020 " "Processing started: Fri May 15 16:25:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589534732091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589534732091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off new -c new " "Command: quartus_map --read_settings_files=on --write_settings_files=off new -c new" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589534732091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589534732457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589534732458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-behave " "Found design unit 1: div-behave" {  } { { "div.vhd" "" { Text "D:/UI/smt4/psd/prak/project10/new/div.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589534742718 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.vhd" "" { Text "D:/UI/smt4/psd/prak/project10/new/div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589534742718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589534742718 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \";\" Faktorial.vhd(18) " "VHDL syntax error at Faktorial.vhd(18) near text \"begin\";  expecting \";\"" {  } { { "Faktorial.vhd" "" { Text "D:/UI/smt4/psd/prak/project10/new/Faktorial.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589534742720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "faktorial.vhd 0 0 " "Found 0 design units, including 0 entities, in source file faktorial.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589534742720 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \";\" POW.vhd(18) " "VHDL syntax error at POW.vhd(18) near text \"begin\";  expecting \";\"" {  } { { "POW.vhd" "" { Text "D:/UI/smt4/psd/prak/project10/new/POW.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589534742721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pow.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pow.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589534742721 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"function\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" sqrt.vhd(6) " "VHDL syntax error at sqrt.vhd(6) near text \"function\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "sqrt.vhd" "" { Text "D:/UI/smt4/psd/prak/project10/new/sqrt.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589534742723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.vhd 0 0 " "Found 0 design units, including 0 entities, in source file sqrt.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589534742723 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589534742846 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 15 16:25:42 2020 " "Processing ended: Fri May 15 16:25:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589534742846 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589534742846 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589534742846 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589534742846 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589534743455 ""}
