// Seed: 2491227927
module module_0 (
    output uwire id_0,
    input wire id_1,
    input wand id_2,
    input supply0 id_3,
    output wire id_4,
    output tri0 id_5,
    input wand id_6,
    input wand id_7,
    output uwire id_8,
    output tri0 id_9,
    output wor id_10
);
  wire id_12;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input wire id_2,
    input supply1 id_3,
    input tri1 id_4
    , id_17,
    output tri id_5,
    output wand id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri id_9,
    output tri id_10,
    input supply0 id_11,
    output uwire id_12,
    output uwire id_13,
    output uwire id_14,
    input wor id_15
);
  assign id_14 = id_2;
  module_0(
      id_6, id_11, id_3, id_0, id_1, id_5, id_8, id_11, id_1, id_7, id_7
  );
endmodule
