logic [1:0]  	memtoreg_mem_wb_output;
logic 	 	regwrite_mem_wb_output;
logic [1:0]  	pcselect_mem_wb_output;
logic [31:0] 	npc_mem_wb_output;
logic [31:0] 	aluResult_mem_wb_output;
logic [4:0]  	branchDest_mem_wb_output;
logic [31:0] 	upper16_mem_wb_output;
logic [25:0] 	dMemLoad_mem_wb_output;

mem_wb_latch MEMWB(
			.CLK(CLK),
			.nRST(nRST),
			.memtoreg_in(memtoreg_ex_mem_output),
			.regwrite_in(regwrite_ex_mem_output),
			.pcselect_in(pcselect_ex_mem_output),
			.npc_in(npc_ex_mem_output),
			.aluResult_in(aluResult_ex_mem_output),
			.branchDest_in(branchDest_ex_mem_output),
			.upper16_in(upper16_ex_mem_output),
			.dMemLoad_in(dpif.dmemload),
			.memtoreg(memtoreg_mem_wb_output),
			.regwrite(regwrite_mem_wb_output),
			.pcselect(pcselect_mem_wb_output),
			.npc(npc_mem_wb_output),
			.aluResult(aluResult_mem_wb_output),
			.branchDest(branchDest_mem_wb_output),
			.upper16(upper16_mem_wb_output),
			.dMemLoad(dMemLoad_mem_wb_output)
)
