// Seed: 1930802860
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_7 :
  assert property (@(posedge 1) id_3 == id_4)
  else $clog2(97);
  ;
  logic id_8 = id_3, id_9;
endmodule
module module_1 (
    output tri1  id_0,
    output uwire id_1,
    output tri1  id_2
);
  parameter id_4 = -1;
  localparam id_5 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4
  );
endmodule
