

================================================================
== Vitis HLS Report for 'conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2'
================================================================
* Date:           Sun Mar  3 21:33:05 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.165 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       13|  39.996 ns|  43.329 ns|   12|   13|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |                                                                                 |                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max    | min | max |                   Type                   |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317  |conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |        8|        9|  26.664 ns|  29.997 ns|    8|    8|  loop rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      204|      459|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       49|    -|
|Register             |        -|     -|     1159|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1363|      510|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317  |conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |        0|   0|  204|  459|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                            |                                                                      |        0|   0|  204|  459|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  31|          6|    1|          6|
    |ap_done      |   9|          2|    1|          2|
    |i_c_i_blk_n  |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |  49|         10|    3|         10|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                             Name                                             |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                     |    5|   0|    5|          0|
    |ap_done_reg                                                                                   |    1|   0|    1|          0|
    |grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start_reg  |    1|   0|    1|          0|
    |in_buf_load_reg_1357                                                                          |  128|   0|  128|          0|
    |layer2_out_V_10_i_copy_i_fu_246                                                               |   16|   0|   16|          0|
    |layer2_out_V_11_i_copy_i_fu_242                                                               |   16|   0|   16|          0|
    |layer2_out_V_12_i_copy_i_fu_238                                                               |   16|   0|   16|          0|
    |layer2_out_V_13_i_copy_i_fu_234                                                               |   16|   0|   16|          0|
    |layer2_out_V_14_i_copy_i_fu_230                                                               |   16|   0|   16|          0|
    |layer2_out_V_15_i_copy_i_fu_226                                                               |   16|   0|   16|          0|
    |layer2_out_V_16_i_copy_i_fu_222                                                               |   16|   0|   16|          0|
    |layer2_out_V_17_i_copy_i_fu_218                                                               |   16|   0|   16|          0|
    |layer2_out_V_18_i_copy_i_fu_214                                                               |   16|   0|   16|          0|
    |layer2_out_V_19_i_copy_i_fu_210                                                               |   16|   0|   16|          0|
    |layer2_out_V_1_i_copy_i_fu_282                                                                |   16|   0|   16|          0|
    |layer2_out_V_20_i_copy_i_fu_206                                                               |   16|   0|   16|          0|
    |layer2_out_V_21_i_copy_i_fu_202                                                               |   16|   0|   16|          0|
    |layer2_out_V_22_i_copy_i_fu_198                                                               |   16|   0|   16|          0|
    |layer2_out_V_23_i_copy_i_fu_194                                                               |   16|   0|   16|          0|
    |layer2_out_V_24_i_copy_i_fu_190                                                               |   16|   0|   16|          0|
    |layer2_out_V_25_i_copy_i_fu_186                                                               |   16|   0|   16|          0|
    |layer2_out_V_26_i_copy_i_fu_182                                                               |   16|   0|   16|          0|
    |layer2_out_V_27_i_copy_i_fu_178                                                               |   16|   0|   16|          0|
    |layer2_out_V_28_i_copy_i_fu_174                                                               |   16|   0|   16|          0|
    |layer2_out_V_29_i_copy_i_fu_170                                                               |   16|   0|   16|          0|
    |layer2_out_V_2_i_copy_i_fu_278                                                                |   16|   0|   16|          0|
    |layer2_out_V_30_i_copy_i_fu_166                                                               |   16|   0|   16|          0|
    |layer2_out_V_31_i_copy_i_fu_162                                                               |   16|   0|   16|          0|
    |layer2_out_V_32_i_copy_i_fu_158                                                               |   16|   0|   16|          0|
    |layer2_out_V_33_i_copy_i_fu_154                                                               |   16|   0|   16|          0|
    |layer2_out_V_34_i_copy_i_fu_150                                                               |   16|   0|   16|          0|
    |layer2_out_V_35_i_copy_i_fu_146                                                               |   16|   0|   16|          0|
    |layer2_out_V_36_i_copy_i_fu_142                                                               |   16|   0|   16|          0|
    |layer2_out_V_37_i_copy_i_fu_138                                                               |   16|   0|   16|          0|
    |layer2_out_V_38_i_copy_i_fu_134                                                               |   16|   0|   16|          0|
    |layer2_out_V_39_i_copy_i_fu_130                                                               |   16|   0|   16|          0|
    |layer2_out_V_3_i_copy_i_fu_274                                                                |   16|   0|   16|          0|
    |layer2_out_V_40_i_copy_i_fu_126                                                               |   16|   0|   16|          0|
    |layer2_out_V_41_i_copy_i_fu_122                                                               |   16|   0|   16|          0|
    |layer2_out_V_42_i_copy_i_fu_118                                                               |   16|   0|   16|          0|
    |layer2_out_V_43_i_copy_i_fu_114                                                               |   16|   0|   16|          0|
    |layer2_out_V_44_i_copy_i_fu_110                                                               |   16|   0|   16|          0|
    |layer2_out_V_45_i_copy_i_fu_106                                                               |   16|   0|   16|          0|
    |layer2_out_V_46_i_copy_i_fu_102                                                               |   16|   0|   16|          0|
    |layer2_out_V_47_i_copy_i_fu_98                                                                |   16|   0|   16|          0|
    |layer2_out_V_48_i_copy_i_fu_94                                                                |   16|   0|   16|          0|
    |layer2_out_V_49_i_copy_i_fu_90                                                                |   16|   0|   16|          0|
    |layer2_out_V_4_i_copy_i_fu_270                                                                |   16|   0|   16|          0|
    |layer2_out_V_50_i_copy_i_fu_86                                                                |   16|   0|   16|          0|
    |layer2_out_V_51_i_copy_i_fu_82                                                                |   16|   0|   16|          0|
    |layer2_out_V_52_i_copy_i_fu_78                                                                |   16|   0|   16|          0|
    |layer2_out_V_53_i_copy_i_fu_74                                                                |   16|   0|   16|          0|
    |layer2_out_V_54_i_copy_i_fu_70                                                                |   16|   0|   16|          0|
    |layer2_out_V_55_i_copy_i_fu_66                                                                |   16|   0|   16|          0|
    |layer2_out_V_56_i_copy_i_fu_62                                                                |   16|   0|   16|          0|
    |layer2_out_V_57_i_copy_i_fu_58                                                                |   16|   0|   16|          0|
    |layer2_out_V_58_i_copy_i_fu_54                                                                |   16|   0|   16|          0|
    |layer2_out_V_59_i_copy_i_fu_50                                                                |   16|   0|   16|          0|
    |layer2_out_V_5_i_copy_i_fu_266                                                                |   16|   0|   16|          0|
    |layer2_out_V_60_i_copy_i_fu_46                                                                |   16|   0|   16|          0|
    |layer2_out_V_61_i_copy_i_fu_42                                                                |   16|   0|   16|          0|
    |layer2_out_V_62_i_copy_i_fu_38                                                                |   16|   0|   16|          0|
    |layer2_out_V_63_i_copy_i_fu_34                                                                |   16|   0|   16|          0|
    |layer2_out_V_6_i_copy_i_fu_262                                                                |   16|   0|   16|          0|
    |layer2_out_V_7_i_copy_i_fu_258                                                                |   16|   0|   16|          0|
    |layer2_out_V_8_i_copy_i_fu_254                                                                |   16|   0|   16|          0|
    |layer2_out_V_9_i_copy_i_fu_250                                                                |   16|   0|   16|          0|
    |layer2_out_V_i_copy_i_fu_286                                                                  |   16|   0|   16|          0|
    +----------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                         | 1159|   0| 1159|          0|
    +----------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_0           |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_1           |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_2           |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_3           |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_4           |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_5           |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_6           |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_7           |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_8           |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_9           |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_10          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_11          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_12          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_13          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_14          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_15          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_16          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_17          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_18          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_19          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_20          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_21          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_22          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_23          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_24          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_25          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_26          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_27          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_28          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_29          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_30          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_31          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_32          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_33          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_34          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_35          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_36          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_37          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_38          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_39          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_40          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_41          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_42          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_43          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_44          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_45          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_46          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_47          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_48          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_49          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_50          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_51          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_52          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_53          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_54          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_55          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_56          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_57          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_58          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_59          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_60          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_61          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_62          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_63          |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|in_buf_address0       |  out|   13|   ap_memory|                                                                    in_buf|         array|
|in_buf_ce0            |  out|    1|   ap_memory|                                                                    in_buf|         array|
|in_buf_q0             |   in|  128|   ap_memory|                                                                    in_buf|         array|
|i                     |   in|   13|     ap_none|                                                                         i|        scalar|
|i_c_i_din             |  out|   13|     ap_fifo|                                                                     i_c_i|       pointer|
|i_c_i_num_data_valid  |   in|    6|     ap_fifo|                                                                     i_c_i|       pointer|
|i_c_i_fifo_cap        |   in|    6|     ap_fifo|                                                                     i_c_i|       pointer|
|i_c_i_full_n          |   in|    1|     ap_fifo|                                                                     i_c_i|       pointer|
|i_c_i_write           |  out|    1|     ap_fifo|                                                                     i_c_i|       pointer|
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

