<stg><name>lzCompress<6, 4, 65536, 6, 1, 4096, 64></name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="1" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %input_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size

]]></Node>
<StgValue><ssdm name="input_size_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="64">
<![CDATA[
entry:1 %present_window_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="present_window_11_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="64">
<![CDATA[
entry:2 %present_window_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="present_window_12_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="64">
<![CDATA[
entry:3 %present_window_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="present_window_13_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="64">
<![CDATA[
entry:4 %present_window_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="present_window_14_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="64">
<![CDATA[
entry:5 %present_window_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="present_window_15_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="64">
<![CDATA[
entry:6 %arrayidx54_promoted164_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx54_promoted164_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="64">
<![CDATA[
entry:7 %arrayidx61_promoted166_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx61_promoted166_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
entry:8 %arrayidx71_promoted168_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx71_promoted168_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
entry:9 %arrayidx42_3_promoted170_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx42_3_promoted170_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
entry:10 %arrayidx48_promoted172_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx48_promoted172_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
entry:11 %present_window_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="present_window_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
entry:12 %present_window_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="present_window_1_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
entry:13 %present_window_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="present_window_2_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
entry:14 %present_window_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="present_window_3_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
entry:15 %present_window_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="present_window_4_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:17 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c2, i32 %input_size_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="432" op_0_bw="64">
<![CDATA[
entry:21 %dict = alloca i64 1

]]></Node>
<StgValue><ssdm name="dict"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="432" op_0_bw="64">
<![CDATA[
entry:22 %dict_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dict_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %icmp_ln64 = icmp_eq  i32 %input_size_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:24 %br_ln64 = br i1 %icmp_ln64, void %if.end, void %cleanup.cont

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end:2 %fence_ln75 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i32 4294967295, i8 %inStream, i32 %compressdStream

]]></Node>
<StgValue><ssdm name="fence_ln75"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="432" op_2_bw="432">
<![CDATA[
if.end:3 %call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_dict_flush, i432 %dict_1, i432 %dict

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="0">
<![CDATA[
if.end:4 %fence_ln84 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i32 4294967295, i8 %inStream

]]></Node>
<StgValue><ssdm name="fence_ln84"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.end:5 %call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Outline_VITIS_LOOP_84_2, i8 %inStream, i8 %present_window_4_loc, i8 %present_window_3_loc, i8 %present_window_2_loc, i8 %present_window_1_loc, i8 %present_window_loc, i8 %arrayidx48_promoted172_loc, i8 %arrayidx42_3_promoted170_loc, i8 %arrayidx71_promoted168_loc, i8 %arrayidx61_promoted166_loc, i8 %arrayidx54_promoted164_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="432" op_2_bw="432">
<![CDATA[
if.end:3 %call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_dict_flush, i432 %dict_1, i432 %dict

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.end:5 %call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Outline_VITIS_LOOP_84_2, i8 %inStream, i8 %present_window_4_loc, i8 %present_window_3_loc, i8 %present_window_2_loc, i8 %present_window_1_loc, i8 %present_window_loc, i8 %arrayidx48_promoted172_loc, i8 %arrayidx42_3_promoted170_loc, i8 %arrayidx71_promoted168_loc, i8 %arrayidx61_promoted166_loc, i8 %arrayidx54_promoted164_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end:6 %fence_ln0 = fence void @_ssdm_op_Fence, i8 %inStream, i32 4294967295, i8 %inStream, i32 %compressdStream

]]></Node>
<StgValue><ssdm name="fence_ln0"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:12 %arrayidx48_promoted172_loc_load = load i8 %arrayidx48_promoted172_loc

]]></Node>
<StgValue><ssdm name="arrayidx48_promoted172_loc_load"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:13 %arrayidx42_3_promoted170_loc_load = load i8 %arrayidx42_3_promoted170_loc

]]></Node>
<StgValue><ssdm name="arrayidx42_3_promoted170_loc_load"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:14 %arrayidx71_promoted168_loc_load = load i8 %arrayidx71_promoted168_loc

]]></Node>
<StgValue><ssdm name="arrayidx71_promoted168_loc_load"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:15 %arrayidx61_promoted166_loc_load = load i8 %arrayidx61_promoted166_loc

]]></Node>
<StgValue><ssdm name="arrayidx61_promoted166_loc_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:16 %arrayidx54_promoted164_loc_load = load i8 %arrayidx54_promoted164_loc

]]></Node>
<StgValue><ssdm name="arrayidx54_promoted164_loc_load"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:17 %sub27 = add i32 %input_size_read, i32 4294967232

]]></Node>
<StgValue><ssdm name="sub27"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:18 %icmp_ln93 = icmp_ugt  i32 %sub27, i32 5

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="8" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.end:19 %fence_ln93 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i8 %inStream, i32 4294967295, i8 %inStream, i32 %compressdStream

]]></Node>
<StgValue><ssdm name="fence_ln93"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="432" op_9_bw="432" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
if.end:20 %call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_compress, i8 %arrayidx48_promoted172_loc_load, i8 %arrayidx42_3_promoted170_loc_load, i8 %arrayidx71_promoted168_loc_load, i8 %arrayidx61_promoted166_loc_load, i8 %arrayidx54_promoted164_loc_load, i32 %sub27, i32 %compressdStream, i432 %dict_1, i432 %dict, i8 %inStream, i8 %present_window_15_loc, i8 %present_window_14_loc, i8 %present_window_13_loc, i8 %present_window_12_loc, i8 %present_window_11_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="432" op_9_bw="432" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
if.end:20 %call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_compress, i8 %arrayidx48_promoted172_loc_load, i8 %arrayidx42_3_promoted170_loc_load, i8 %arrayidx71_promoted168_loc_load, i8 %arrayidx61_promoted166_loc_load, i8 %arrayidx54_promoted164_loc_load, i32 %sub27, i32 %compressdStream, i432 %dict_1, i432 %dict, i8 %inStream, i8 %present_window_15_loc, i8 %present_window_14_loc, i8 %present_window_13_loc, i8 %present_window_12_loc, i8 %present_window_11_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:7 %present_window_4_loc_load = load i8 %present_window_4_loc

]]></Node>
<StgValue><ssdm name="present_window_4_loc_load"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:8 %present_window_3_loc_load = load i8 %present_window_3_loc

]]></Node>
<StgValue><ssdm name="present_window_3_loc_load"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:9 %present_window_2_loc_load = load i8 %present_window_2_loc

]]></Node>
<StgValue><ssdm name="present_window_2_loc_load"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:10 %present_window_1_loc_load = load i8 %present_window_1_loc

]]></Node>
<StgValue><ssdm name="present_window_1_loc_load"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:11 %present_window_loc_load = load i8 %present_window_loc

]]></Node>
<StgValue><ssdm name="present_window_loc_load"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:21 %present_window_15_loc_load = load i8 %present_window_15_loc

]]></Node>
<StgValue><ssdm name="present_window_15_loc_load"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:22 %present_window_14_loc_load = load i8 %present_window_14_loc

]]></Node>
<StgValue><ssdm name="present_window_14_loc_load"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:23 %present_window_13_loc_load = load i8 %present_window_13_loc

]]></Node>
<StgValue><ssdm name="present_window_13_loc_load"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:24 %present_window_12_loc_load = load i8 %present_window_12_loc

]]></Node>
<StgValue><ssdm name="present_window_12_loc_load"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:25 %present_window_11_loc_load = load i8 %present_window_11_loc

]]></Node>
<StgValue><ssdm name="present_window_11_loc_load"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end:26 %select_ln82 = select i1 %icmp_ln93, i8 %present_window_15_loc_load, i8 %present_window_4_loc_load

]]></Node>
<StgValue><ssdm name="select_ln82"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end:27 %select_ln82_1 = select i1 %icmp_ln93, i8 %present_window_14_loc_load, i8 %present_window_3_loc_load

]]></Node>
<StgValue><ssdm name="select_ln82_1"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end:28 %select_ln82_2 = select i1 %icmp_ln93, i8 %present_window_13_loc_load, i8 %present_window_2_loc_load

]]></Node>
<StgValue><ssdm name="select_ln82_2"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end:29 %select_ln82_3 = select i1 %icmp_ln93, i8 %present_window_12_loc_load, i8 %present_window_1_loc_load

]]></Node>
<StgValue><ssdm name="select_ln82_3"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end:30 %select_ln82_4 = select i1 %icmp_ln93, i8 %present_window_11_loc_load, i8 %present_window_loc_load

]]></Node>
<StgValue><ssdm name="select_ln82_4"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.end:31 %fence_ln205 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i8 %inStream, i32 %compressdStream, i32 4294967295, i32 %compressdStream

]]></Node>
<StgValue><ssdm name="fence_ln205"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.end:32 %call_ln82 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_compress_leftover, i8 %select_ln82_4, i8 %select_ln82_3, i8 %select_ln82_2, i8 %select_ln82_1, i8 %select_ln82, i32 %compressdStream

]]></Node>
<StgValue><ssdm name="call_ln82"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.end:32 %call_ln82 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_compress_leftover, i8 %select_ln82_4, i8 %select_ln82_3, i8 %select_ln82_2, i8 %select_ln82_1, i8 %select_ln82, i32 %compressdStream

]]></Node>
<StgValue><ssdm name="call_ln82"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end:33 %fence_ln212 = fence void @_ssdm_op_Fence, i32 %compressdStream, i32 4294967295, i8 %inStream, i32 %compressdStream

]]></Node>
<StgValue><ssdm name="fence_ln212"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="8" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.end:34 %fence_ln212 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i8 %inStream, i32 %compressdStream, i32 4294967295, i8 %inStream, i32 %compressdStream

]]></Node>
<StgValue><ssdm name="fence_ln212"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.end:35 %call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes, i8 %inStream, i32 %compressdStream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="432" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:0 %specmemcore_ln67 = specmemcore void @_ssdm_op_SpecMemCore, i432 %dict_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln67"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="432" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:1 %specmemcore_ln67 = specmemcore void @_ssdm_op_SpecMemCore, i432 %dict, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln67"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.end:35 %call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes, i8 %inStream, i32 %compressdStream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
if.end:36 %br_ln0 = br void %cleanup.cont

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
cleanup.cont:0 %ret_ln218 = ret

]]></Node>
<StgValue><ssdm name="ret_ln218"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
