GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\GowinProjects\CourseWork\receiver\src\decoder.v'
Analyzing Verilog file 'C:\GowinProjects\CourseWork\receiver\src\uart_receiver.v'
Compiling module 'receiver'("C:\GowinProjects\CourseWork\receiver\src\uart_receiver.v":1)
Compiling module 'decode'("C:\GowinProjects\CourseWork\receiver\src\decoder.v":1)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\GowinProjects\CourseWork\receiver\src\decoder.v":33)
NOTE  (EX0101) : Current top module is "receiver"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "decode" instantiated to "uut" is swept in optimizing("C:\GowinProjects\CourseWork\receiver\src\uart_receiver.v":34)
[95%] Generate netlist file "C:\GowinProjects\CourseWork\receiver\impl\gwsynthesis\receiver.vg" completed
[100%] Generate report file "C:\GowinProjects\CourseWork\receiver\impl\gwsynthesis\receiver_syn.rpt.html" completed
GowinSynthesis finish
