
*** Running vivado
    with args -log Fifo_Auto_TA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Fifo_Auto_TA.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Fifo_Auto_TA.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 369.551 ; gain = 83.652
INFO: [Synth 8-638] synthesizing module 'Fifo_Auto_TA' [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Fifo_Auto_TA/synth/Fifo_Auto_TA.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Fifo_Auto_TA' (26#1) [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Fifo_Auto_TA/synth/Fifo_Auto_TA.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 588.117 ; gain = 302.219
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 588.117 ; gain = 302.219
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 684.195 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 684.195 ; gain = 398.297
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 684.195 ; gain = 398.297
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 684.195 ; gain = 398.297
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 684.195 ; gain = 398.297
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 684.195 ; gain = 398.297
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 684.195 ; gain = 398.297
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 692.859 ; gain = 406.961
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 702.004 ; gain = 416.105
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 702.004 ; gain = 416.105
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 702.004 ; gain = 416.105
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 702.004 ; gain = 416.105
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 702.004 ; gain = 416.105
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 702.004 ; gain = 416.105
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 702.004 ; gain = 416.105

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    16|
|3     |LUT3     |     5|
|4     |LUT4     |     9|
|5     |LUT6     |     4|
|6     |RAMB18E1 |     1|
|7     |FDCE     |    49|
|8     |FDPE     |    22|
|9     |FDRE     |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 702.004 ; gain = 416.105
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 704.980 ; gain = 424.320
