  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=led_blink.cpp' from C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/Nani/workspace/HLS_testing/hls_first/led_blink.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=led_blink.h' from C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/Nani/workspace/HLS_testing/hls_first/led_blink.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb_led.cpp' from C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Nani/workspace/HLS_testing/hls_first/tb_led.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg484-1' from C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../tb_led.cpp in debug mode
   Compiling ../../../../led_blink.cpp in debug mode
   Generating csim.exe
In file included from ../../../../tb_led.cpp:9:
In file included from ../../../../led_blink.h:14:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../led_blink.cpp:12:
In file included from ../../../../led_blink.h:14:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
=== LED Blink Testbench ===
Delay count: 5

Test 1: LED Pattern Shifting
----------------------------
Cycle 0: LED = 0x1 (.......*)
Cycle 5: LED = 0x2 (......*.)
Cycle 10: LED = 0x4 (.....*..)
Cycle 15: LED = 0x8 (....*...)
Cycle 20: LED = 0x10 (...*....)
Cycle 25: LED = 0x20 (..*.....)
Cycle 30: LED = 0x40 (.*......)
Cycle 35: LED = 0x80 (*.......)
Cycle 40: LED = 0x1 (.......*)
Cycle 45: LED = 0x2 (......*.)

Test 2: Disable Functionality
-----------------------------
After disable: LED = 0x1
PASS: LED reset to initial state

=== All Tests Passed ===
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 32.991 seconds; peak allocated memory: 426.730 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 41s
