{
  "design": {
    "design_info": {
      "boundary_crc": "0x6FC23C5DEF2EF347",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../counter_detector.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "c_counter_binary_0": "",
      "counter_0": "",
      "counter_1": "",
      "counter_2": "",
      "counter_3": "",
      "recognizer_1101": "",
      "inv": ""
    },
    "ports": {
      "clk": {
        "direction": "I"
      },
      "reset": {
        "direction": "I"
      },
      "cout": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "O": {
        "direction": "O"
      }
    },
    "components": {
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "design_1_c_counter_binary_0_0",
        "xci_path": "ip\\design_1_c_counter_binary_0_0\\design_1_c_counter_binary_0_0.xci",
        "inst_hier_path": "c_counter_binary_0",
        "parameters": {
          "CE": {
            "value": "false"
          },
          "Output_Width": {
            "value": "4"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "counter_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "xci_path": "ip\\design_1_xlslice_0_0\\design_1_xlslice_0_0.xci",
        "inst_hier_path": "counter_0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "counter_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_1",
        "xci_path": "ip\\design_1_xlslice_0_1\\design_1_xlslice_0_1.xci",
        "inst_hier_path": "counter_1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "counter_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_0",
        "xci_path": "ip\\design_1_xlslice_1_0\\design_1_xlslice_1_0.xci",
        "inst_hier_path": "counter_2",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "counter_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_2_0",
        "xci_path": "ip\\design_1_xlslice_2_0\\design_1_xlslice_2_0.xci",
        "inst_hier_path": "counter_3",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "recognizer_1101": {
        "vlnv": "xilinx.com:XUP:xup_and4:1.0",
        "xci_name": "design_1_xup_and4_0_0",
        "xci_path": "ip\\design_1_xup_and4_0_0\\design_1_xup_and4_0_0.xci",
        "inst_hier_path": "recognizer_1101"
      },
      "inv": {
        "vlnv": "xilinx.com:XUP:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_0_0",
        "xci_path": "ip\\design_1_xup_inv_0_0\\design_1_xup_inv_0_0.xci",
        "inst_hier_path": "inv"
      }
    },
    "nets": {
      "c_counter_binary_0_Q": {
        "ports": [
          "c_counter_binary_0/Q",
          "cout",
          "counter_0/Din",
          "counter_1/Din",
          "counter_2/Din",
          "counter_3/Din"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "c_counter_binary_0/CLK"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "c_counter_binary_0/SCLR"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "counter_0/Dout",
          "recognizer_1101/a"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "counter_1/Dout",
          "inv/a"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "counter_2/Dout",
          "recognizer_1101/c"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "counter_3/Dout",
          "recognizer_1101/d"
        ]
      },
      "xup_and4_0_y": {
        "ports": [
          "recognizer_1101/y",
          "O"
        ]
      },
      "xup_inv_0_y": {
        "ports": [
          "inv/y",
          "recognizer_1101/b"
        ]
      }
    }
  }
}