<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="968pt" height="708pt"
 viewBox="0.00 0.00 968.00 708.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 704)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-704 964,-704 964,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 940,-8 940,-8 946,-8 952,-14 952,-20 952,-20 952,-680 952,-680 952,-686 946,-692 940,-692 940,-692 20,-692 20,-692 14,-692 8,-686 8,-680 8,-680 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="480" y="-676.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="480" y="-661.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;kernel_extras&#61;&#10;load_addr_mask&#61;18446744073709551615&#10;load_offset&#61;0&#10;mem_mode&#61;timing&#10;mem_ranges&#61;0:1073741823:0:0:0:0&#10;memories&#61;system.mem_ctrls&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 932,-16 932,-16 938,-16 944,-22 944,-28 944,-28 944,-634 944,-634 944,-640 938,-646 932,-646 932,-646 28,-646 28,-646 22,-646 16,-640 16,-634 16,-634 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="480" y="-630.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="480" y="-615.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M455,-155C455,-155 579,-155 579,-155 585,-155 591,-161 591,-167 591,-167 591,-234 591,-234 591,-240 585,-246 579,-246 579,-246 455,-246 455,-246 449,-246 443,-240 443,-234 443,-234 443,-167 443,-167 443,-161 449,-155 455,-155"/>
<text text-anchor="middle" x="517" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="517" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust8" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust8"><a xlink:title="IDD0&#61;0.008&#10;IDD02&#61;0.06&#10;IDD2N&#61;0.0008&#10;IDD2N2&#61;0.026&#10;IDD2P0&#61;0.0&#10;IDD2P02&#61;0.0&#10;IDD2P1&#61;0.0008&#10;IDD2P12&#61;0.0018&#10;IDD3N&#61;0.002&#10;IDD3N2&#61;0.034&#10;IDD3P0&#61;0.0&#10;IDD3P02&#61;0.0&#10;IDD3P1&#61;0.0014&#10;IDD3P12&#61;0.011&#10;IDD4R&#61;0.002&#10;IDD4R2&#61;0.23&#10;IDD4W&#61;0.002&#10;IDD4W2&#61;0.19&#10;IDD5&#61;0.028&#10;IDD52&#61;0.15&#10;IDD6&#61;0.0005&#10;IDD62&#61;0.0018&#10;VDD&#61;1.8&#10;VDD2&#61;1.2&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;0&#10;banks_per_rank&#61;8&#10;burst_length&#61;8&#10;channels&#61;1&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;32&#10;device_rowbuffer_size&#61;4096&#10;device_size&#61;536870912&#10;devices_per_rank&#61;1&#10;dll&#61;false&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;&#10;range&#61;0:1073741823:6:19:0:0&#10;ranks_per_channel&#61;1&#10;read_buffer_size&#61;32&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;5000&#10;tCCD_L&#61;0&#10;tCK&#61;1250&#10;tCL&#61;15000&#10;tCS&#61;2500&#10;tRAS&#61;42000&#10;tRCD&#61;18000&#10;tREFI&#61;3900000&#10;tRFC&#61;130000&#10;tRP&#61;18000&#10;tRRD&#61;10000&#10;tRRD_L&#61;0&#10;tRTP&#61;7500&#10;tRTW&#61;2500&#10;tWR&#61;15000&#10;tWTR&#61;7500&#10;tXAW&#61;50000&#10;tXP&#61;7500&#10;tXPDLL&#61;0&#10;tXS&#61;140000&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;64&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M484,-24C484,-24 623,-24 623,-24 629,-24 635,-30 635,-36 635,-36 635,-103 635,-103 635,-109 629,-115 623,-115 623,-115 484,-115 484,-115 478,-115 472,-109 472,-103 472,-103 472,-36 472,-36 472,-30 478,-24 484,-24"/>
<text text-anchor="middle" x="553.5" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="553.5" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: LPDDR3_1600_1x32</text>
</a>
</g>
</g>
<g id="clust11" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust11"><a xlink:title="LFSTSize&#61;512&#10;LQEntries&#61;4&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;0&#10;SQEntries&#61;4&#10;SSITSize&#61;512&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu.branchPred&#10;cacheStorePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;2&#10;cpu_id&#61;0&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;2&#10;decodeWidth&#61;2&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;2&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu.dstage2_mmu&#10;dtb&#61;system.cpu.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;4&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;3&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;2&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu.interrupts&#10;isa&#61;system.cpu.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;2&#10;istage2_mmu&#61;system.cpu.istage2_mmu&#10;itb&#61;system.cpu.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;16&#10;numPhysCCRegs&#61;320&#10;numPhysFloatRegs&#61;192&#10;numPhysIntRegs&#61;64&#10;numPhysVecRegs&#61;48&#10;numROBEntries&#61;20&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_gating_on_idle&#61;false&#10;power_model&#61;&#10;profile&#61;0&#10;progress_interval&#61;0&#10;pwr_gating_latency&#61;300&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;1&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;2&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;2&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu.tracer&#10;trapLatency&#61;13&#10;wait_for_remote_gdb&#61;false&#10;wbWidth&#61;2&#10;workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M140,-278C140,-278 924,-278 924,-278 930,-278 936,-284 936,-290 936,-290 936,-588 936,-588 936,-594 930,-600 924,-600 924,-600 140,-600 140,-600 134,-600 128,-594 128,-588 128,-588 128,-290 128,-290 128,-284 134,-278 140,-278"/>
<text text-anchor="middle" x="532" y="-584.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="532" y="-569.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_3</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust12"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;6&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.dtb_walker_cache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;8&#10;warmup_percentage&#61;0&#10;write_buffers&#61;16&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M748,-286C748,-286 916,-286 916,-286 922,-286 928,-292 928,-298 928,-298 928,-365 928,-365 928,-371 922,-377 916,-377 916,-377 748,-377 748,-377 742,-377 736,-371 736,-365 736,-365 736,-298 736,-298 736,-292 742,-286 748,-286"/>
<text text-anchor="middle" x="832" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="832" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7aWalkCache</text>
</a>
</g>
</g>
<g id="clust58" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust58"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M726,-409C726,-409 846,-409 846,-409 852,-409 858,-415 858,-421 858,-421 858,-542 858,-542 858,-548 852,-554 846,-554 846,-554 726,-554 726,-554 720,-554 714,-548 714,-542 714,-542 714,-421 714,-421 714,-415 720,-409 726,-409"/>
<text text-anchor="middle" x="786" y="-538.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="786" y="-523.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust59" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust59"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M734,-417C734,-417 838,-417 838,-417 844,-417 850,-423 850,-429 850,-429 850,-496 850,-496 850,-502 844,-508 838,-508 838,-508 734,-508 734,-508 728,-508 722,-502 722,-496 722,-496 722,-429 722,-429 722,-423 728,-417 734,-417"/>
<text text-anchor="middle" x="786" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="786" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust61" class="cluster"><title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust61"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;6&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.itb_walker_cache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr&#61;8&#10;warmup_percentage&#61;0&#10;write_buffers&#61;16&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M548,-286C548,-286 716,-286 716,-286 722,-286 728,-292 728,-298 728,-298 728,-365 728,-365 728,-371 722,-377 716,-377 716,-377 548,-377 548,-377 542,-377 536,-371 536,-365 536,-365 536,-298 536,-298 536,-292 542,-286 548,-286"/>
<text text-anchor="middle" x="632" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="632" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7aWalkCache</text>
</a>
</g>
</g>
<g id="clust64" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust64"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M521,-409C521,-409 641,-409 641,-409 647,-409 653,-415 653,-421 653,-421 653,-542 653,-542 653,-548 647,-554 641,-554 641,-554 521,-554 521,-554 515,-554 509,-548 509,-542 509,-542 509,-421 509,-421 509,-415 515,-409 521,-409"/>
<text text-anchor="middle" x="581" y="-538.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="581" y="-523.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust65" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust65"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M529,-417C529,-417 633,-417 633,-417 639,-417 645,-423 645,-429 645,-429 645,-496 645,-496 645,-502 639,-508 633,-508 633,-508 529,-508 529,-508 523,-508 517,-502 517,-496 517,-496 517,-429 517,-429 517,-423 523,-417 529,-417"/>
<text text-anchor="middle" x="581" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="581" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust72" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust72"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;1&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.icache.replacement_policy&#10;response_latency&#61;1&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;1&#10;tags&#61;system.cpu.icache.tags&#10;tgts_per_mshr&#61;8&#10;warmup_percentage&#61;0&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M348,-286C348,-286 516,-286 516,-286 522,-286 528,-292 528,-298 528,-298 528,-365 528,-365 528,-371 522,-377 516,-377 516,-377 348,-377 348,-377 342,-377 336,-371 336,-365 336,-365 336,-298 336,-298 336,-292 342,-286 348,-286"/>
<text text-anchor="middle" x="432" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="432" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_ICache</text>
</a>
</g>
</g>
<g id="clust75" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust75"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;4&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;6&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.dcache.tags&#10;tgts_per_mshr&#61;8&#10;warmup_percentage&#61;0&#10;write_buffers&#61;16&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M148,-286C148,-286 316,-286 316,-286 322,-286 328,-292 328,-298 328,-298 328,-365 328,-365 328,-371 322,-377 316,-377 316,-377 148,-377 148,-377 142,-377 136,-371 136,-365 136,-365 136,-298 136,-298 136,-292 142,-286 148,-286"/>
<text text-anchor="middle" x="232" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="232" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M36.5,-294.5C36.5,-294.5 107.5,-294.5 107.5,-294.5 113.5,-294.5 119.5,-300.5 119.5,-306.5 119.5,-306.5 119.5,-318.5 119.5,-318.5 119.5,-324.5 113.5,-330.5 107.5,-330.5 107.5,-330.5 36.5,-330.5 36.5,-330.5 30.5,-330.5 24.5,-324.5 24.5,-318.5 24.5,-318.5 24.5,-306.5 24.5,-306.5 24.5,-300.5 30.5,-294.5 36.5,-294.5"/>
<text text-anchor="middle" x="72" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M463,-163.5C463,-163.5 493,-163.5 493,-163.5 499,-163.5 505,-169.5 505,-175.5 505,-175.5 505,-187.5 505,-187.5 505,-193.5 499,-199.5 493,-199.5 493,-199.5 463,-199.5 463,-199.5 457,-199.5 451,-193.5 451,-187.5 451,-187.5 451,-175.5 451,-175.5 451,-169.5 457,-163.5 463,-163.5"/>
<text text-anchor="middle" x="478" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M99.3905,-294.385C109.392,-288.63 120.962,-282.528 132,-278 240.408,-233.532 376.228,-202.866 440.707,-189.717"/>
<polygon fill="black" stroke="black" points="441.684,-193.091 450.796,-187.685 440.301,-186.229 441.684,-193.091"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M535,-163.5C535,-163.5 571,-163.5 571,-163.5 577,-163.5 583,-169.5 583,-175.5 583,-175.5 583,-187.5 583,-187.5 583,-193.5 577,-199.5 571,-199.5 571,-199.5 535,-199.5 535,-199.5 529,-199.5 523,-193.5 523,-187.5 523,-187.5 523,-175.5 523,-175.5 523,-169.5 529,-163.5 535,-163.5"/>
<text text-anchor="middle" x="553" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node4" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M538,-32.5C538,-32.5 568,-32.5 568,-32.5 574,-32.5 580,-38.5 580,-44.5 580,-44.5 580,-56.5 580,-56.5 580,-62.5 574,-68.5 568,-68.5 568,-68.5 538,-68.5 538,-68.5 532,-68.5 526,-62.5 526,-56.5 526,-56.5 526,-44.5 526,-44.5 526,-38.5 532,-32.5 538,-32.5"/>
<text text-anchor="middle" x="553" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M553,-163.37C553,-141.781 553,-104.412 553,-78.852"/>
<polygon fill="black" stroke="black" points="556.5,-78.701 553,-68.7011 549.5,-78.7011 556.5,-78.701"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node5" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M347.5,-425.5C347.5,-425.5 414.5,-425.5 414.5,-425.5 420.5,-425.5 426.5,-431.5 426.5,-437.5 426.5,-437.5 426.5,-449.5 426.5,-449.5 426.5,-455.5 420.5,-461.5 414.5,-461.5 414.5,-461.5 347.5,-461.5 347.5,-461.5 341.5,-461.5 335.5,-455.5 335.5,-449.5 335.5,-449.5 335.5,-437.5 335.5,-437.5 335.5,-431.5 341.5,-425.5 347.5,-425.5"/>
<text text-anchor="middle" x="381" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node14" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M355.5,-294.5C355.5,-294.5 406.5,-294.5 406.5,-294.5 412.5,-294.5 418.5,-300.5 418.5,-306.5 418.5,-306.5 418.5,-318.5 418.5,-318.5 418.5,-324.5 412.5,-330.5 406.5,-330.5 406.5,-330.5 355.5,-330.5 355.5,-330.5 349.5,-330.5 343.5,-324.5 343.5,-318.5 343.5,-318.5 343.5,-306.5 343.5,-306.5 343.5,-300.5 349.5,-294.5 355.5,-294.5"/>
<text text-anchor="middle" x="381" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge3" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M381,-425.37C381,-403.781 381,-366.412 381,-340.852"/>
<polygon fill="black" stroke="black" points="384.5,-340.701 381,-330.701 377.5,-340.701 384.5,-340.701"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node6" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M148,-425.5C148,-425.5 220,-425.5 220,-425.5 226,-425.5 232,-431.5 232,-437.5 232,-437.5 232,-449.5 232,-449.5 232,-455.5 226,-461.5 220,-461.5 220,-461.5 148,-461.5 148,-461.5 142,-461.5 136,-455.5 136,-449.5 136,-449.5 136,-437.5 136,-437.5 136,-431.5 142,-425.5 148,-425.5"/>
<text text-anchor="middle" x="184" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node16" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M155.5,-294.5C155.5,-294.5 206.5,-294.5 206.5,-294.5 212.5,-294.5 218.5,-300.5 218.5,-306.5 218.5,-306.5 218.5,-318.5 218.5,-318.5 218.5,-324.5 212.5,-330.5 206.5,-330.5 206.5,-330.5 155.5,-330.5 155.5,-330.5 149.5,-330.5 143.5,-324.5 143.5,-318.5 143.5,-318.5 143.5,-306.5 143.5,-306.5 143.5,-300.5 149.5,-294.5 155.5,-294.5"/>
<text text-anchor="middle" x="181" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge4" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M183.602,-425.37C183.1,-403.781 182.231,-366.412 181.636,-340.852"/>
<polygon fill="black" stroke="black" points="185.132,-340.617 181.4,-330.701 178.134,-340.78 185.132,-340.617"/>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node7" class="node"><title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M848,-294.5C848,-294.5 908,-294.5 908,-294.5 914,-294.5 920,-300.5 920,-306.5 920,-306.5 920,-318.5 920,-318.5 920,-324.5 914,-330.5 908,-330.5 908,-330.5 848,-330.5 848,-330.5 842,-330.5 836,-324.5 836,-318.5 836,-318.5 836,-306.5 836,-306.5 836,-300.5 842,-294.5 848,-294.5"/>
<text text-anchor="middle" x="878" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_membus_slave -->
<g id="edge5" class="edge"><title>system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M857.35,-294.342C848.783,-288.144 838.42,-281.756 828,-278 696.032,-230.435 631.468,-322.677 514,-246 500.977,-237.499 492.167,-222.557 486.524,-209.301"/>
<polygon fill="black" stroke="black" points="489.661,-207.709 482.808,-199.629 483.127,-210.219 489.661,-207.709"/>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node8" class="node"><title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M755.5,-294.5C755.5,-294.5 806.5,-294.5 806.5,-294.5 812.5,-294.5 818.5,-300.5 818.5,-306.5 818.5,-306.5 818.5,-318.5 818.5,-318.5 818.5,-324.5 812.5,-330.5 806.5,-330.5 806.5,-330.5 755.5,-330.5 755.5,-330.5 749.5,-330.5 743.5,-324.5 743.5,-318.5 743.5,-318.5 743.5,-306.5 743.5,-306.5 743.5,-300.5 749.5,-294.5 755.5,-294.5"/>
<text text-anchor="middle" x="781" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node9" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M766,-425.5C766,-425.5 796,-425.5 796,-425.5 802,-425.5 808,-431.5 808,-437.5 808,-437.5 808,-449.5 808,-449.5 808,-455.5 802,-461.5 796,-461.5 796,-461.5 766,-461.5 766,-461.5 760,-461.5 754,-455.5 754,-449.5 754,-449.5 754,-437.5 754,-437.5 754,-431.5 760,-425.5 766,-425.5"/>
<text text-anchor="middle" x="781" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge6" class="edge"><title>system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M781,-425.37C781,-403.781 781,-366.412 781,-340.852"/>
<polygon fill="black" stroke="black" points="784.5,-340.701 781,-330.701 777.5,-340.701 784.5,-340.701"/>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node10" class="node"><title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M648,-294.5C648,-294.5 708,-294.5 708,-294.5 714,-294.5 720,-300.5 720,-306.5 720,-306.5 720,-318.5 720,-318.5 720,-324.5 714,-330.5 708,-330.5 708,-330.5 648,-330.5 648,-330.5 642,-330.5 636,-324.5 636,-318.5 636,-318.5 636,-306.5 636,-306.5 636,-300.5 642,-294.5 648,-294.5"/>
<text text-anchor="middle" x="678" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side&#45;&gt;system_membus_slave -->
<g id="edge7" class="edge"><title>system_cpu_itb_walker_cache_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M655.499,-294.215C647.194,-288.443 637.489,-282.375 628,-278 580.209,-255.967 555.432,-278.446 514,-246 501.915,-236.536 493.207,-221.812 487.385,-208.925"/>
<polygon fill="black" stroke="black" points="490.557,-207.437 483.488,-199.545 484.093,-210.122 490.557,-207.437"/>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node11" class="node"><title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M555.5,-294.5C555.5,-294.5 606.5,-294.5 606.5,-294.5 612.5,-294.5 618.5,-300.5 618.5,-306.5 618.5,-306.5 618.5,-318.5 618.5,-318.5 618.5,-324.5 612.5,-330.5 606.5,-330.5 606.5,-330.5 555.5,-330.5 555.5,-330.5 549.5,-330.5 543.5,-324.5 543.5,-318.5 543.5,-318.5 543.5,-306.5 543.5,-306.5 543.5,-300.5 549.5,-294.5 555.5,-294.5"/>
<text text-anchor="middle" x="581" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node12" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M566,-425.5C566,-425.5 596,-425.5 596,-425.5 602,-425.5 608,-431.5 608,-437.5 608,-437.5 608,-449.5 608,-449.5 608,-455.5 602,-461.5 596,-461.5 596,-461.5 566,-461.5 566,-461.5 560,-461.5 554,-455.5 554,-449.5 554,-449.5 554,-437.5 554,-437.5 554,-431.5 560,-425.5 566,-425.5"/>
<text text-anchor="middle" x="581" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M581,-425.37C581,-403.781 581,-366.412 581,-340.852"/>
<polygon fill="black" stroke="black" points="584.5,-340.701 581,-330.701 577.5,-340.701 584.5,-340.701"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node13" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M448,-294.5C448,-294.5 508,-294.5 508,-294.5 514,-294.5 520,-300.5 520,-306.5 520,-306.5 520,-318.5 520,-318.5 520,-324.5 514,-330.5 508,-330.5 508,-330.5 448,-330.5 448,-330.5 442,-330.5 436,-324.5 436,-318.5 436,-318.5 436,-306.5 436,-306.5 436,-300.5 442,-294.5 448,-294.5"/>
<text text-anchor="middle" x="478" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_icache_mem_side&#45;&gt;system_membus_slave -->
<g id="edge9" class="edge"><title>system_cpu_icache_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M478,-294.37C478,-272.781 478,-235.412 478,-209.852"/>
<polygon fill="black" stroke="black" points="481.5,-209.701 478,-199.701 474.5,-209.701 481.5,-209.701"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node15" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M248,-294.5C248,-294.5 308,-294.5 308,-294.5 314,-294.5 320,-300.5 320,-306.5 320,-306.5 320,-318.5 320,-318.5 320,-324.5 314,-330.5 308,-330.5 308,-330.5 248,-330.5 248,-330.5 242,-330.5 236,-324.5 236,-318.5 236,-318.5 236,-306.5 236,-306.5 236,-300.5 242,-294.5 248,-294.5"/>
<text text-anchor="middle" x="278" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side&#45;&gt;system_membus_slave -->
<g id="edge10" class="edge"><title>system_cpu_dcache_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M304.558,-294.37C340.122,-271.432 403.303,-230.68 442.799,-205.205"/>
<polygon fill="black" stroke="black" points="444.825,-208.063 451.332,-199.701 441.031,-202.18 444.825,-208.063"/>
</g>
</g>
</svg>
