{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port eth_rgmii -pg 1 -y 650 -defaultsOSRD
preplace port DDR3_0 -pg 1 -y 1080 -defaultsOSRD
preplace port eth_mdio_mdc -pg 1 -y 630 -defaultsOSRD
preplace port sys_clock -pg 1 -y 1150 -defaultsOSRD
preplace port usb_uart -pg 1 -y 910 -defaultsOSRD
preplace port reset -pg 1 -y 1130 -defaultsOSRD
preplace portBus phy_reset_out -pg 1 -y 710 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 5 -y 1410 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 6 -y 1300 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 7 -y 1120 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 7 -y 350 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -y 580 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 6 -y 920 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 2 -y 530 -defaultsOSRD
preplace inst NeuralNetHandWritten_0 -pg 1 -lvl 5 -y 1670 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -y 1300 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 3 -y 1100 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -y 1490 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 7 -y 920 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -y 870 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -y 1260 -defaultsOSRD
preplace inst axi_ethernet_0 -pg 1 -lvl 7 -y 670 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 1140 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -y 900 -defaultsOSRD
preplace inst axi_ethernet_0_dma -pg 1 -lvl 6 -y 620 -defaultsOSRD
preplace netloc axi_ethernet_0_dma_M_AXIS_MM2S 1 6 1 N
preplace netloc mig_7series_0_mmcm_locked 1 5 3 2780 1400 3270 1220 3560J
preplace netloc microblaze_0_axi_periph_M04_AXI 1 5 1 2700
preplace netloc axi_ethernet_0_rgmii 1 7 1 NJ
preplace netloc mig_7series_0_DDR3 1 7 1 N
preplace netloc microblaze_0_intr 1 2 1 1060J
preplace netloc microblaze_0_Clk 1 1 6 420 1130 1070 880 1400 760 2230 310 2720 400 3250
preplace netloc axi_ethernet_0_phy_rst_n 1 7 1 NJ
preplace netloc axi_smc_M00_AXI 1 6 2 3280 200 3560
preplace netloc microblaze_0_interrupt 1 3 1 1390
preplace netloc microblaze_0_intc_axi 1 2 4 1080 240 NJ 240 NJ 240 2660
preplace netloc microblaze_0_axi_periph_M03_AXI 1 5 1 2680
preplace netloc axi_ethernet_0_interrupt 1 1 7 420 170 N 170 N 170 N 170 N 170 NJ 170 3600
preplace netloc axi_ethernet_0_dma_mm2s_prmry_reset_out_n 1 6 1 3210
preplace netloc axi_ethernet_0_dma_M_AXIS_CNTRL 1 6 1 N
preplace netloc microblaze_0_M_AXI_DC 1 4 3 2170 290 NJ 290 3190J
preplace netloc axi_ethernet_0_dma_M_AXI_MM2S 1 6 1 3200
preplace netloc microblaze_0_ilmb_1 1 4 1 2180
preplace netloc sys_clock_1 1 0 1 NJ
preplace netloc axi_ethernet_0_dma_mm2s_cntrl_reset_out_n 1 6 1 3190
preplace netloc microblaze_0_axi_dp 1 4 1 2190
preplace netloc microblaze_0_axi_periph_M05_AXI 1 4 2 2250 330 2650
preplace netloc axi_ethernet_0_mac_irq 1 1 7 410 150 N 150 N 150 N 150 N 150 NJ 150 3610
preplace netloc mig_7series_0_ui_clk 1 5 3 2770 420 3220 190 3590J
preplace netloc axi_ethernet_0_dma_M_AXI_SG 1 6 1 3190
preplace netloc axi_dma_0_M_AXI_MM2S 1 5 2 2670 360 NJ
preplace netloc axi_ethernet_0_dma_M_AXI_S2MM 1 6 1 3210
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 6 1 3200
preplace netloc axi_ethernet_0_dma_s2mm_prmry_reset_out_n 1 6 1 3240
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 1020J 750 NJ 750 2200
preplace netloc microblaze_0_M_AXI_IP 1 4 1 2220
preplace netloc microblaze_0_M_AXI_IC 1 4 3 2160 280 NJ 280 NJ
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 2 2660J 800 3180
preplace netloc axi_ethernet_0_dma_mm2s_introut 1 1 6 430 250 N 250 N 250 N 250 N 250 3180
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 5 1080 1220 NJ 1220 2240 320 2690 440 3220
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 2 1040 900 N
preplace netloc clk_wiz_1_locked 1 1 1 400
preplace netloc axi_ethernet_0_m_axis_rxd 1 5 3 2750 160 NJ 160 3580
preplace netloc axi_uartlite_0_UART 1 7 1 NJ
preplace netloc axi_dma_0_M_AXI_S2MM 1 5 2 2710 380 NJ
preplace netloc mig_7series_0_ui_clk_sync_rst 1 5 3 2780 1040 3210 1020 3560J
preplace netloc clk_wiz_1_clk_out2 1 1 6 410 1120 1050 990 N 990 N 990 2650 1030 3270
preplace netloc microblaze_0_axi_periph_M02_AXI 1 5 2 2730 780 3230J
preplace netloc microblaze_0_dlmb_1 1 4 1 2210
preplace netloc axi_ethernet_0_dma_s2mm_introut 1 1 6 440 260 N 260 N 260 N 260 N 260 3170
preplace netloc clk_wiz_1_clk_out3 1 1 6 400 300 N 300 N 300 N 300 2740 790 3260
preplace netloc microblaze_0_debug 1 3 1 1410
preplace netloc axi_ethernet_0_m_axis_rxs 1 5 3 2760 180 NJ 180 3570
preplace netloc LogicFunc_0_M00_AXIS 1 4 2 2250 1530 2770
preplace netloc axi_dma_0_M_AXIS_MM2S 1 4 2 2250 1540 2650
preplace netloc reset_1 1 0 7 -30 1050 440J 1160 1030J 1210 1420J 1110 NJ 1110 NJ 1110 NJ
preplace netloc mdm_1_debug_sys_rst 1 1 3 450J 1370 NJ 1370 1400
preplace netloc axi_ethernet_0_mdio 1 7 1 NJ
preplace netloc axi_timer_0_interrupt 1 1 6 450 270 N 270 N 270 N 270 N 270 3160
preplace netloc axi_ethernet_0_dma_s2mm_sts_reset_out_n 1 6 1 3200
levelinfo -pg 1 -50 300 840 1260 1920 2470 2980 3420 3630 -top 0 -bot 1950
"
}
{
   "da_aeth_cnt":"1",
   "da_axi4_cnt":"15",
   "da_board_cnt":"8",
   "da_clkrst_cnt":"2",
   "da_mb_cnt":"1"
}
