# ChiselFV



[ChiselFV](https://github.com/Moorvan/ChiselFV#lvt-based-multi-ported-memory)

[SystemVerilog Assertion 设计、调试、测试总结](https://www.cnblogs.com/zhangxianhe/p/11712326.html)

```shell
# 激活环境
source /Users/tangzhijiang/Desktop/我/研究生/oss-cad-suite/environment

# 调用
sbt "runMain gcdCheck"
```









