{
  "module_name": "e1000_defines.h",
  "hash_id": "125b127881dc8599e6b70fa1d77f93b8abddeb8a8dc7d094d571b7cb68858553",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/igb/e1000_defines.h",
  "human_readable_source": " \n \n\n#ifndef _E1000_DEFINES_H_\n#define _E1000_DEFINES_H_\n\n \n#define REQ_TX_DESCRIPTOR_MULTIPLE  8\n#define REQ_RX_DESCRIPTOR_MULTIPLE  8\n\n \n \n#define E1000_WUC_PME_EN     0x00000002  \n\n \n#define E1000_WUFC_LNKC 0x00000001  \n#define E1000_WUFC_MAG  0x00000002  \n#define E1000_WUFC_EX   0x00000004  \n#define E1000_WUFC_MC   0x00000008  \n#define E1000_WUFC_BC   0x00000010  \n\n \n#define E1000_WUS_EX\t0x00000004  \n#define E1000_WUS_ARPD\t0x00000020  \n#define E1000_WUS_IPV4\t0x00000040  \n#define E1000_WUS_IPV6\t0x00000080  \n#define E1000_WUS_NSD\t0x00000400  \n\n \n#define WAKE_PKT_WUS ( \\\n\tE1000_WUS_EX   | \\\n\tE1000_WUS_ARPD | \\\n\tE1000_WUS_IPV4 | \\\n\tE1000_WUS_IPV6 | \\\n\tE1000_WUS_NSD)\n\n \n#define E1000_WUPL_MASK\t0x00000FFF\n\n \n#define E1000_WUPM_BYTES\t128\n\n \n#define E1000_CTRL_EXT_SDP2_DATA 0x00000040  \n#define E1000_CTRL_EXT_SDP3_DATA 0x00000080  \n#define E1000_CTRL_EXT_SDP2_DIR  0x00000400  \n#define E1000_CTRL_EXT_SDP3_DIR  0x00000800  \n\n \n#define E1000_CTRL_EXT_PFRSTD\t0x00004000\n#define E1000_CTRL_EXT_SDLPE\t0X00040000   \n#define E1000_CTRL_EXT_LINK_MODE_MASK\t0x00C00000\n#define E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES\t0x00C00000\n#define E1000_CTRL_EXT_LINK_MODE_1000BASE_KX\t0x00400000\n#define E1000_CTRL_EXT_LINK_MODE_SGMII\t0x00800000\n#define E1000_CTRL_EXT_LINK_MODE_GMII\t0x00000000\n#define E1000_CTRL_EXT_EIAME\t0x01000000\n#define E1000_CTRL_EXT_IRCA\t\t0x00000001\n \n \n#define E1000_CTRL_EXT_DRV_LOAD       0x10000000\n \n \n \n \n#define E1000_CTRL_EXT_PBA_CLR\t\t0x80000000  \n#define E1000_CTRL_EXT_PHYPDEN\t\t0x00100000\n#define E1000_I2CCMD_REG_ADDR_SHIFT\t16\n#define E1000_I2CCMD_PHY_ADDR_SHIFT\t24\n#define E1000_I2CCMD_OPCODE_READ\t0x08000000\n#define E1000_I2CCMD_OPCODE_WRITE\t0x00000000\n#define E1000_I2CCMD_READY\t\t0x20000000\n#define E1000_I2CCMD_ERROR\t\t0x80000000\n#define E1000_I2CCMD_SFP_DATA_ADDR(a)\t(0x0000 + (a))\n#define E1000_I2CCMD_SFP_DIAG_ADDR(a)\t(0x0100 + (a))\n#define E1000_MAX_SGMII_PHY_REG_ADDR\t255\n#define E1000_I2CCMD_PHY_TIMEOUT\t200\n#define E1000_IVAR_VALID\t\t0x80\n#define E1000_GPIE_NSICR\t\t0x00000001\n#define E1000_GPIE_MSIX_MODE\t\t0x00000010\n#define E1000_GPIE_EIAME\t\t0x40000000\n#define E1000_GPIE_PBA\t\t\t0x80000000\n\n \n#define E1000_RXD_STAT_DD       0x01     \n#define E1000_RXD_STAT_EOP      0x02     \n#define E1000_RXD_STAT_IXSM     0x04     \n#define E1000_RXD_STAT_VP       0x08     \n#define E1000_RXD_STAT_UDPCS    0x10     \n#define E1000_RXD_STAT_TCPCS    0x20     \n#define E1000_RXD_STAT_TS       0x10000  \n\n#define E1000_RXDEXT_STATERR_LB    0x00040000\n#define E1000_RXDEXT_STATERR_CE    0x01000000\n#define E1000_RXDEXT_STATERR_SE    0x02000000\n#define E1000_RXDEXT_STATERR_SEQ   0x04000000\n#define E1000_RXDEXT_STATERR_CXE   0x10000000\n#define E1000_RXDEXT_STATERR_TCPE  0x20000000\n#define E1000_RXDEXT_STATERR_IPE   0x40000000\n#define E1000_RXDEXT_STATERR_RXE   0x80000000\n\n \n#define E1000_RXDEXT_ERR_FRAME_ERR_MASK ( \\\n\tE1000_RXDEXT_STATERR_CE  |            \\\n\tE1000_RXDEXT_STATERR_SE  |            \\\n\tE1000_RXDEXT_STATERR_SEQ |            \\\n\tE1000_RXDEXT_STATERR_CXE |            \\\n\tE1000_RXDEXT_STATERR_RXE)\n\n#define E1000_MRQC_RSS_FIELD_IPV4_TCP          0x00010000\n#define E1000_MRQC_RSS_FIELD_IPV4              0x00020000\n#define E1000_MRQC_RSS_FIELD_IPV6_TCP_EX       0x00040000\n#define E1000_MRQC_RSS_FIELD_IPV6              0x00100000\n#define E1000_MRQC_RSS_FIELD_IPV6_TCP          0x00200000\n\n\n \n#define E1000_MANC_SMBUS_EN      0x00000001  \n#define E1000_MANC_ASF_EN        0x00000002  \n#define E1000_MANC_EN_BMC2OS     0x10000000  \n \n#define E1000_MANC_RCV_TCO_EN    0x00020000  \n#define E1000_MANC_BLK_PHY_RST_ON_IDE   0x00040000  \n \n#define E1000_MANC_EN_MAC_ADDR_FILTER   0x00100000\n\n \n#define E1000_RCTL_EN             0x00000002     \n#define E1000_RCTL_SBP            0x00000004     \n#define E1000_RCTL_UPE            0x00000008     \n#define E1000_RCTL_MPE            0x00000010     \n#define E1000_RCTL_LPE            0x00000020     \n#define E1000_RCTL_LBM_MAC        0x00000040     \n#define E1000_RCTL_LBM_TCVR       0x000000C0     \n#define E1000_RCTL_RDMTS_HALF     0x00000000     \n#define E1000_RCTL_MO_SHIFT       12             \n#define E1000_RCTL_BAM            0x00008000     \n#define E1000_RCTL_SZ_512         0x00020000     \n#define E1000_RCTL_SZ_256         0x00030000     \n#define E1000_RCTL_VFE            0x00040000     \n#define E1000_RCTL_CFIEN          0x00080000     \n#define E1000_RCTL_DPF            0x00400000     \n#define E1000_RCTL_PMCF           0x00800000     \n#define E1000_RCTL_SECRC          0x04000000     \n\n \n\n#define E1000_PSRCTL_BSIZE0_MASK   0x0000007F\n#define E1000_PSRCTL_BSIZE1_MASK   0x00003F00\n#define E1000_PSRCTL_BSIZE2_MASK   0x003F0000\n#define E1000_PSRCTL_BSIZE3_MASK   0x3F000000\n\n#define E1000_PSRCTL_BSIZE0_SHIFT  7             \n#define E1000_PSRCTL_BSIZE1_SHIFT  2             \n#define E1000_PSRCTL_BSIZE2_SHIFT  6             \n#define E1000_PSRCTL_BSIZE3_SHIFT 14             \n\n \n#define E1000_SWFW_EEP_SM   0x1\n#define E1000_SWFW_PHY0_SM  0x2\n#define E1000_SWFW_PHY1_SM  0x4\n#define E1000_SWFW_PHY2_SM  0x20\n#define E1000_SWFW_PHY3_SM  0x40\n\n \n \n#define E1000_CTRL_FD       0x00000001   \n#define E1000_CTRL_GIO_MASTER_DISABLE 0x00000004  \n#define E1000_CTRL_LRST     0x00000008   \n#define E1000_CTRL_ASDE     0x00000020   \n#define E1000_CTRL_SLU      0x00000040   \n#define E1000_CTRL_ILOS     0x00000080   \n#define E1000_CTRL_SPD_SEL  0x00000300   \n#define E1000_CTRL_SPD_100  0x00000100   \n#define E1000_CTRL_SPD_1000 0x00000200   \n#define E1000_CTRL_FRCSPD   0x00000800   \n#define E1000_CTRL_FRCDPX   0x00001000   \n \n \n \n#define E1000_CTRL_SWDPIN0  0x00040000   \n#define E1000_CTRL_SWDPIN1  0x00080000   \n#define E1000_CTRL_ADVD3WUC 0x00100000   \n#define E1000_CTRL_EN_PHY_PWR_MGMT 0x00200000  \n#define E1000_CTRL_SDP0_DIR 0x00400000   \n#define E1000_CTRL_SDP1_DIR 0x00800000   \n#define E1000_CTRL_RST      0x04000000   \n#define E1000_CTRL_RFCE     0x08000000   \n#define E1000_CTRL_TFCE     0x10000000   \n#define E1000_CTRL_VME      0x40000000   \n#define E1000_CTRL_PHY_RST  0x80000000   \n \n#define E1000_CTRL_I2C_ENA  0x02000000   \n\n \n\n#define E1000_CONNSW_ENRGSRC             0x4\n#define E1000_CONNSW_PHYSD\t\t0x400\n#define E1000_CONNSW_PHY_PDN\t\t0x800\n#define E1000_CONNSW_SERDESD\t\t0x200\n#define E1000_CONNSW_AUTOSENSE_CONF\t0x2\n#define E1000_CONNSW_AUTOSENSE_EN\t0x1\n#define E1000_PCS_CFG_PCS_EN             8\n#define E1000_PCS_LCTL_FLV_LINK_UP       1\n#define E1000_PCS_LCTL_FSV_100           2\n#define E1000_PCS_LCTL_FSV_1000          4\n#define E1000_PCS_LCTL_FDV_FULL          8\n#define E1000_PCS_LCTL_FSD               0x10\n#define E1000_PCS_LCTL_FORCE_LINK        0x20\n#define E1000_PCS_LCTL_FORCE_FCTRL       0x80\n#define E1000_PCS_LCTL_AN_ENABLE         0x10000\n#define E1000_PCS_LCTL_AN_RESTART        0x20000\n#define E1000_PCS_LCTL_AN_TIMEOUT        0x40000\n#define E1000_ENABLE_SERDES_LOOPBACK     0x0410\n\n#define E1000_PCS_LSTS_LINK_OK           1\n#define E1000_PCS_LSTS_SPEED_100         2\n#define E1000_PCS_LSTS_SPEED_1000        4\n#define E1000_PCS_LSTS_DUPLEX_FULL       8\n#define E1000_PCS_LSTS_SYNK_OK           0x10\n\n \n#define E1000_STATUS_FD         0x00000001       \n#define E1000_STATUS_LU         0x00000002       \n#define E1000_STATUS_FUNC_MASK  0x0000000C       \n#define E1000_STATUS_FUNC_SHIFT 2\n#define E1000_STATUS_FUNC_1     0x00000004       \n#define E1000_STATUS_TXOFF      0x00000010       \n#define E1000_STATUS_SPEED_100  0x00000040       \n#define E1000_STATUS_SPEED_1000 0x00000080       \n \n \n#define E1000_STATUS_GIO_MASTER_ENABLE 0x00080000\n \n\n#define E1000_STATUS_2P5_SKU\t\t0x00001000  \n#define E1000_STATUS_2P5_SKU_OVER\t0x00002000  \n \n\n#define SPEED_10    10\n#define SPEED_100   100\n#define SPEED_1000  1000\n#define SPEED_2500  2500\n#define HALF_DUPLEX 1\n#define FULL_DUPLEX 2\n\n\n#define ADVERTISE_10_HALF                 0x0001\n#define ADVERTISE_10_FULL                 0x0002\n#define ADVERTISE_100_HALF                0x0004\n#define ADVERTISE_100_FULL                0x0008\n#define ADVERTISE_1000_HALF               0x0010  \n#define ADVERTISE_1000_FULL               0x0020\n\n \n#define E1000_ALL_SPEED_DUPLEX (ADVERTISE_10_HALF  |  ADVERTISE_10_FULL | \\\n\t\t\t\tADVERTISE_100_HALF |  ADVERTISE_100_FULL | \\\n\t\t\t\t\t\t      ADVERTISE_1000_FULL)\n#define E1000_ALL_NOT_GIG      (ADVERTISE_10_HALF  |  ADVERTISE_10_FULL | \\\n\t\t\t\tADVERTISE_100_HALF |  ADVERTISE_100_FULL)\n#define E1000_ALL_100_SPEED    (ADVERTISE_100_HALF |  ADVERTISE_100_FULL)\n#define E1000_ALL_10_SPEED     (ADVERTISE_10_HALF  |  ADVERTISE_10_FULL)\n#define E1000_ALL_FULL_DUPLEX  (ADVERTISE_10_FULL  |  ADVERTISE_100_FULL | \\\n\t\t\t\t\t\t      ADVERTISE_1000_FULL)\n#define E1000_ALL_HALF_DUPLEX  (ADVERTISE_10_HALF  |  ADVERTISE_100_HALF)\n\n#define AUTONEG_ADVERTISE_SPEED_DEFAULT   E1000_ALL_SPEED_DUPLEX\n\n \n#define E1000_LEDCTL_LED0_MODE_SHIFT\t0\n#define E1000_LEDCTL_LED0_BLINK\t\t0x00000080\n#define E1000_LEDCTL_LED0_MODE_MASK\t0x0000000F\n#define E1000_LEDCTL_LED0_IVRT\t\t0x00000040\n\n#define E1000_LEDCTL_MODE_LED_ON        0xE\n#define E1000_LEDCTL_MODE_LED_OFF       0xF\n\n \n#define E1000_TXD_POPTS_IXSM 0x01        \n#define E1000_TXD_POPTS_TXSM 0x02        \n#define E1000_TXD_CMD_EOP    0x01000000  \n#define E1000_TXD_CMD_IFCS   0x02000000  \n#define E1000_TXD_CMD_RS     0x08000000  \n#define E1000_TXD_CMD_DEXT   0x20000000  \n#define E1000_TXD_STAT_DD    0x00000001  \n \n\n \n#define E1000_TCTL_EN     0x00000002     \n#define E1000_TCTL_PSP    0x00000008     \n#define E1000_TCTL_CT     0x00000ff0     \n#define E1000_TCTL_COLD   0x003ff000     \n#define E1000_TCTL_RTLC   0x01000000     \n\n \n#define E1000_DMACR_DMACWT_MASK         0x00003FFF  \n#define E1000_DMACR_DMACTHR_MASK        0x00FF0000  \n#define E1000_DMACR_DMACTHR_SHIFT       16\n#define E1000_DMACR_DMAC_LX_MASK        0x30000000  \n#define E1000_DMACR_DMAC_LX_SHIFT       28\n#define E1000_DMACR_DMAC_EN             0x80000000  \n \n#define E1000_DMACR_DC_BMC2OSW_EN\t0x00008000\n\n#define E1000_DMCTXTH_DMCTTHR_MASK      0x00000FFF  \n\n#define E1000_DMCTLX_TTLX_MASK          0x00000FFF  \n\n#define E1000_DMCRTRH_UTRESH_MASK       0x0007FFFF  \n#define E1000_DMCRTRH_LRPRCW            0x80000000  \n\n#define E1000_DMCCNT_CCOUNT_MASK        0x01FFFFFF  \n\n#define E1000_FCRTC_RTH_COAL_MASK       0x0003FFF0  \n#define E1000_FCRTC_RTH_COAL_SHIFT      4\n#define E1000_PCIEMISC_LX_DECISION      0x00000080  \n\n \n#define E1000_RXPBS_CFG_TS_EN           0x80000000\n\n#define I210_RXPBSIZE_DEFAULT\t\t0x000000A2  \n#define I210_RXPBSIZE_MASK\t\t0x0000003F\n#define I210_RXPBSIZE_PB_30KB\t\t0x0000001E\n#define I210_RXPBSIZE_PB_32KB\t\t0x00000020\n#define I210_TXPBSIZE_DEFAULT\t\t0x04000014  \n#define I210_TXPBSIZE_MASK\t\t0xC0FFFFFF\n#define I210_TXPBSIZE_PB0_6KB\t\t(6 << 0)\n#define I210_TXPBSIZE_PB1_6KB\t\t(6 << 6)\n#define I210_TXPBSIZE_PB2_6KB\t\t(6 << 12)\n#define I210_TXPBSIZE_PB3_6KB\t\t(6 << 18)\n\n#define I210_DTXMXPKTSZ_DEFAULT\t\t0x00000098\n\n#define I210_SR_QUEUES_NUM\t\t2\n\n \n#define E1000_SCTL_DISABLE_SERDES_LOOPBACK 0x0400\n\n \n#define E1000_RXCSUM_IPOFL     0x00000100    \n#define E1000_RXCSUM_TUOFL     0x00000200    \n#define E1000_RXCSUM_CRCOFL    0x00000800    \n#define E1000_RXCSUM_PCSD      0x00002000    \n\n \n#define E1000_RFCTL_IPV6_EX_DIS         0x00010000\n#define E1000_RFCTL_LEF                 0x00040000\n\n \n#define E1000_COLLISION_THRESHOLD       15\n#define E1000_CT_SHIFT                  4\n#define E1000_COLLISION_DISTANCE        63\n#define E1000_COLD_SHIFT                12\n\n \n#define ETHERNET_IEEE_VLAN_TYPE 0x8100   \n\n \n#define MAX_JUMBO_FRAME_SIZE\t\t0x2600\n#define MAX_STD_JUMBO_FRAME_SIZE\t9216\n\n \n#define E1000_PBA_34K 0x0022\n#define E1000_PBA_64K 0x0040     \n\n \n#define E1000_SWSM_SMBI         0x00000001  \n#define E1000_SWSM_SWESMBI      0x00000002  \n\n \n#define E1000_ICR_TXDW          0x00000001  \n#define E1000_ICR_LSC           0x00000004  \n#define E1000_ICR_RXSEQ         0x00000008  \n#define E1000_ICR_RXDMT0        0x00000010  \n#define E1000_ICR_RXT0          0x00000080  \n#define E1000_ICR_VMMB          0x00000100  \n#define E1000_ICR_TS            0x00080000  \n#define E1000_ICR_DRSTA         0x40000000  \n \n#define E1000_ICR_INT_ASSERTED  0x80000000\n \n#define E1000_ICR_DOUTSYNC      0x10000000  \n\n \n#define E1000_EICR_RX_QUEUE0    0x00000001  \n#define E1000_EICR_RX_QUEUE1    0x00000002  \n#define E1000_EICR_RX_QUEUE2    0x00000004  \n#define E1000_EICR_RX_QUEUE3    0x00000008  \n#define E1000_EICR_TX_QUEUE0    0x00000100  \n#define E1000_EICR_TX_QUEUE1    0x00000200  \n#define E1000_EICR_TX_QUEUE2    0x00000400  \n#define E1000_EICR_TX_QUEUE3    0x00000800  \n#define E1000_EICR_OTHER        0x80000000  \n \n\n \n#define IMS_ENABLE_MASK ( \\\n\tE1000_IMS_RXT0   |    \\\n\tE1000_IMS_TXDW   |    \\\n\tE1000_IMS_RXDMT0 |    \\\n\tE1000_IMS_RXSEQ  |    \\\n\tE1000_IMS_LSC    |    \\\n\tE1000_IMS_DOUTSYNC)\n\n \n#define E1000_IMS_TXDW      E1000_ICR_TXDW       \n#define E1000_IMS_LSC       E1000_ICR_LSC        \n#define E1000_IMS_VMMB      E1000_ICR_VMMB       \n#define E1000_IMS_TS        E1000_ICR_TS         \n#define E1000_IMS_RXSEQ     E1000_ICR_RXSEQ      \n#define E1000_IMS_RXDMT0    E1000_ICR_RXDMT0     \n#define E1000_IMS_RXT0      E1000_ICR_RXT0       \n#define E1000_IMS_DRSTA     E1000_ICR_DRSTA      \n#define E1000_IMS_DOUTSYNC  E1000_ICR_DOUTSYNC  \n\n \n#define E1000_EIMS_OTHER        E1000_EICR_OTHER    \n\n \n#define E1000_ICS_LSC       E1000_ICR_LSC        \n#define E1000_ICS_RXDMT0    E1000_ICR_RXDMT0     \n#define E1000_ICS_DRSTA     E1000_ICR_DRSTA      \n\n \n \n#define E1000_EITR_CNT_IGNR     0x80000000  \n\n\n \n \n\n \n#define FLOW_CONTROL_ADDRESS_LOW  0x00C28001\n#define FLOW_CONTROL_ADDRESS_HIGH 0x00000100\n#define FLOW_CONTROL_TYPE         0x8808\n\n \n#define E1000_TXCW_ASM_DIR\t0x00000100  \n#define E1000_TXCW_PAUSE\t0x00000080  \n\n \n#define VLAN_TAG_SIZE              4     \n#define E1000_VLAN_FILTER_TBL_SIZE 128   \n\n \n \n#define E1000_RAH_AV  0x80000000         \n#define E1000_RAH_ASEL_SRC_ADDR 0x00010000\n#define E1000_RAH_QSEL_ENABLE 0x10000000\n#define E1000_RAL_MAC_ADDR_LEN 4\n#define E1000_RAH_MAC_ADDR_LEN 2\n#define E1000_RAH_POOL_MASK 0x03FC0000\n#define E1000_RAH_POOL_1 0x00040000\n\n \n#define E1000_ERR_NVM      1\n#define E1000_ERR_PHY      2\n#define E1000_ERR_CONFIG   3\n#define E1000_ERR_PARAM    4\n#define E1000_ERR_MAC_INIT 5\n#define E1000_ERR_RESET   9\n#define E1000_ERR_MASTER_REQUESTS_PENDING 10\n#define E1000_BLK_PHY_RESET   12\n#define E1000_ERR_SWFW_SYNC 13\n#define E1000_NOT_IMPLEMENTED 14\n#define E1000_ERR_MBX      15\n#define E1000_ERR_INVALID_ARGUMENT  16\n#define E1000_ERR_NO_SPACE          17\n#define E1000_ERR_NVM_PBA_SECTION   18\n#define E1000_ERR_INVM_VALUE_NOT_FOUND\t19\n#define E1000_ERR_I2C               20\n\n \n#define COPPER_LINK_UP_LIMIT              10\n#define PHY_AUTO_NEG_LIMIT                45\n#define PHY_FORCE_LIMIT                   20\n \n#define MASTER_DISABLE_TIMEOUT      800\n \n#define PHY_CFG_TIMEOUT             100\n \n \n#define AUTO_READ_DONE_TIMEOUT      10\n\n \n#define E1000_FCRTL_XONE 0x80000000      \n\n#define E1000_TSYNCTXCTL_VALID    0x00000001  \n#define E1000_TSYNCTXCTL_ENABLED  0x00000010  \n\n#define E1000_TSYNCRXCTL_VALID      0x00000001  \n#define E1000_TSYNCRXCTL_TYPE_MASK  0x0000000E  \n#define E1000_TSYNCRXCTL_TYPE_L2_V2       0x00\n#define E1000_TSYNCRXCTL_TYPE_L4_V1       0x02\n#define E1000_TSYNCRXCTL_TYPE_L2_L4_V2    0x04\n#define E1000_TSYNCRXCTL_TYPE_ALL         0x08\n#define E1000_TSYNCRXCTL_TYPE_EVENT_V2    0x0A\n#define E1000_TSYNCRXCTL_ENABLED    0x00000010  \n\n#define E1000_TSYNCRXCFG_PTP_V1_CTRLT_MASK   0x000000FF\n#define E1000_TSYNCRXCFG_PTP_V1_SYNC_MESSAGE       0x00\n#define E1000_TSYNCRXCFG_PTP_V1_DELAY_REQ_MESSAGE  0x01\n#define E1000_TSYNCRXCFG_PTP_V1_FOLLOWUP_MESSAGE   0x02\n#define E1000_TSYNCRXCFG_PTP_V1_DELAY_RESP_MESSAGE 0x03\n#define E1000_TSYNCRXCFG_PTP_V1_MANAGEMENT_MESSAGE 0x04\n\n#define E1000_TSYNCRXCFG_PTP_V2_MSGID_MASK               0x00000F00\n#define E1000_TSYNCRXCFG_PTP_V2_SYNC_MESSAGE                 0x0000\n#define E1000_TSYNCRXCFG_PTP_V2_DELAY_REQ_MESSAGE            0x0100\n#define E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_REQ_MESSAGE       0x0200\n#define E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_RESP_MESSAGE      0x0300\n#define E1000_TSYNCRXCFG_PTP_V2_FOLLOWUP_MESSAGE             0x0800\n#define E1000_TSYNCRXCFG_PTP_V2_DELAY_RESP_MESSAGE           0x0900\n#define E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_FOLLOWUP_MESSAGE  0x0A00\n#define E1000_TSYNCRXCFG_PTP_V2_ANNOUNCE_MESSAGE             0x0B00\n#define E1000_TSYNCRXCFG_PTP_V2_SIGNALLING_MESSAGE           0x0C00\n#define E1000_TSYNCRXCFG_PTP_V2_MANAGEMENT_MESSAGE           0x0D00\n\n#define E1000_TIMINCA_16NS_SHIFT 24\n\n \n\n#define TSINTR_SYS_WRAP  BIT(0)  \n#define TSINTR_TXTS      BIT(1)  \n#define TSINTR_RXTS      BIT(2)  \n#define TSINTR_TT0       BIT(3)  \n#define TSINTR_TT1       BIT(4)  \n#define TSINTR_AUTT0     BIT(5)  \n#define TSINTR_AUTT1     BIT(6)  \n#define TSINTR_TADJ      BIT(7)  \n\n#define TSYNC_INTERRUPTS TSINTR_TXTS\n#define E1000_TSICR_TXTS TSINTR_TXTS\n\n \n#define TSAUXC_EN_TT0    BIT(0)   \n#define TSAUXC_EN_TT1    BIT(1)   \n#define TSAUXC_EN_CLK0   BIT(2)   \n#define TSAUXC_SAMP_AUT0 BIT(3)   \n#define TSAUXC_ST0       BIT(4)   \n#define TSAUXC_EN_CLK1   BIT(5)   \n#define TSAUXC_SAMP_AUT1 BIT(6)   \n#define TSAUXC_ST1       BIT(7)   \n#define TSAUXC_EN_TS0    BIT(8)   \n#define TSAUXC_AUTT0     BIT(9)   \n#define TSAUXC_EN_TS1    BIT(10)  \n#define TSAUXC_AUTT1     BIT(11)  \n#define TSAUXC_PLSG      BIT(17)  \n#define TSAUXC_DISABLE   BIT(31)  \n\n \n#define AUX0_SEL_SDP0    (0u << 0)   \n#define AUX0_SEL_SDP1    (1u << 0)   \n#define AUX0_SEL_SDP2    (2u << 0)   \n#define AUX0_SEL_SDP3    (3u << 0)   \n#define AUX0_TS_SDP_EN   (1u << 2)   \n#define AUX1_SEL_SDP0    (0u << 3)   \n#define AUX1_SEL_SDP1    (1u << 3)   \n#define AUX1_SEL_SDP2    (2u << 3)   \n#define AUX1_SEL_SDP3    (3u << 3)   \n#define AUX1_TS_SDP_EN   (1u << 5)   \n#define TS_SDP0_SEL_TT0  (0u << 6)   \n#define TS_SDP0_SEL_TT1  (1u << 6)   \n#define TS_SDP0_SEL_FC0  (2u << 6)   \n#define TS_SDP0_SEL_FC1  (3u << 6)   \n#define TS_SDP0_EN       (1u << 8)   \n#define TS_SDP1_SEL_TT0  (0u << 9)   \n#define TS_SDP1_SEL_TT1  (1u << 9)   \n#define TS_SDP1_SEL_FC0  (2u << 9)   \n#define TS_SDP1_SEL_FC1  (3u << 9)   \n#define TS_SDP1_EN       (1u << 11)  \n#define TS_SDP2_SEL_TT0  (0u << 12)  \n#define TS_SDP2_SEL_TT1  (1u << 12)  \n#define TS_SDP2_SEL_FC0  (2u << 12)  \n#define TS_SDP2_SEL_FC1  (3u << 12)  \n#define TS_SDP2_EN       (1u << 14)  \n#define TS_SDP3_SEL_TT0  (0u << 15)  \n#define TS_SDP3_SEL_TT1  (1u << 15)  \n#define TS_SDP3_SEL_FC0  (2u << 15)  \n#define TS_SDP3_SEL_FC1  (3u << 15)  \n#define TS_SDP3_EN       (1u << 17)  \n\n#define E1000_MDICNFG_EXT_MDIO    0x80000000       \n#define E1000_MDICNFG_COM_MDIO    0x40000000       \n#define E1000_MDICNFG_PHY_MASK    0x03E00000\n#define E1000_MDICNFG_PHY_SHIFT   21\n\n#define E1000_MEDIA_PORT_COPPER\t\t\t1\n#define E1000_MEDIA_PORT_OTHER\t\t\t2\n#define E1000_M88E1112_AUTO_COPPER_SGMII\t0x2\n#define E1000_M88E1112_AUTO_COPPER_BASEX\t0x3\n#define E1000_M88E1112_STATUS_LINK\t\t0x0004  \n#define E1000_M88E1112_MAC_CTRL_1\t\t0x10\n#define E1000_M88E1112_MAC_CTRL_1_MODE_MASK\t0x0380  \n#define E1000_M88E1112_MAC_CTRL_1_MODE_SHIFT\t7\n#define E1000_M88E1112_PAGE_ADDR\t\t0x16\n#define E1000_M88E1112_STATUS\t\t\t0x01\n#define E1000_M88E1512_CFG_REG_1\t\t0x0010\n#define E1000_M88E1512_CFG_REG_2\t\t0x0011\n#define E1000_M88E1512_CFG_REG_3\t\t0x0007\n#define E1000_M88E1512_MODE\t\t\t0x0014\n\n \n#define E1000_GCR_CMPL_TMOUT_MASK       0x0000F000\n#define E1000_GCR_CMPL_TMOUT_10ms       0x00001000\n#define E1000_GCR_CMPL_TMOUT_RESEND     0x00010000\n#define E1000_GCR_CAP_VER2              0x00040000\n\n \n#define E1000_MPHY_ADDR_CTL          0x0024  \n#define E1000_MPHY_ADDR_CTL_OFFSET_MASK 0xFFFF0000\n#define E1000_MPHY_DATA                 0x0E10  \n\n \n#define E1000_MPHY_PCS_CLK_REG_OFFSET  0x0004  \n \n#define E1000_MPHY_PCS_CLK_REG_DIGINELBEN 0x10\n\n#define E1000_PCS_LCTL_FORCE_FCTRL\t0x80\n#define E1000_PCS_LSTS_AN_COMPLETE\t0x10000\n\n \n#define MII_CR_FULL_DUPLEX      0x0100   \n#define MII_CR_RESTART_AUTO_NEG 0x0200   \n#define MII_CR_POWER_DOWN       0x0800   \n#define MII_CR_AUTO_NEG_EN      0x1000   \n#define MII_CR_LOOPBACK         0x4000   \n#define MII_CR_RESET            0x8000   \n#define MII_CR_SPEED_1000       0x0040\n#define MII_CR_SPEED_100        0x2000\n#define MII_CR_SPEED_10         0x0000\n\n \n#define MII_SR_LINK_STATUS       0x0004  \n#define MII_SR_AUTONEG_COMPLETE  0x0020  \n\n \n#define NWAY_AR_10T_HD_CAPS      0x0020    \n#define NWAY_AR_10T_FD_CAPS      0x0040    \n#define NWAY_AR_100TX_HD_CAPS    0x0080    \n#define NWAY_AR_100TX_FD_CAPS    0x0100    \n#define NWAY_AR_PAUSE            0x0400    \n#define NWAY_AR_ASM_DIR          0x0800    \n\n \n#define NWAY_LPAR_PAUSE          0x0400  \n#define NWAY_LPAR_ASM_DIR        0x0800  \n\n \n\n \n#define CR_1000T_HD_CAPS         0x0100  \n#define CR_1000T_FD_CAPS         0x0200  \n#define CR_1000T_MS_VALUE        0x0800  \n\t\t\t\t\t \n#define CR_1000T_MS_ENABLE       0x1000  \n\t\t\t\t\t \n\n \n#define SR_1000T_REMOTE_RX_STATUS 0x1000  \n#define SR_1000T_LOCAL_RX_STATUS  0x2000  \n\n\n \n \n#define PHY_CONTROL      0x00  \n#define PHY_STATUS       0x01  \n#define PHY_ID1          0x02  \n#define PHY_ID2          0x03  \n#define PHY_AUTONEG_ADV  0x04  \n#define PHY_LP_ABILITY   0x05  \n#define PHY_1000T_CTRL   0x09  \n#define PHY_1000T_STATUS 0x0A  \n\n \n#define E1000_EECD_SK        0x00000001  \n#define E1000_EECD_CS        0x00000002  \n#define E1000_EECD_DI        0x00000004  \n#define E1000_EECD_DO        0x00000008  \n#define E1000_EECD_REQ       0x00000040  \n#define E1000_EECD_GNT       0x00000080  \n#define E1000_EECD_PRES      0x00000100  \n \n#define E1000_EECD_ADDR_BITS 0x00000400\n#define E1000_NVM_GRANT_ATTEMPTS   1000  \n#define E1000_EECD_AUTO_RD          0x00000200   \n#define E1000_EECD_SIZE_EX_MASK     0x00007800   \n#define E1000_EECD_SIZE_EX_SHIFT     11\n#define E1000_EECD_FLUPD_I210\t\t0x00800000  \n#define E1000_EECD_FLUDONE_I210\t\t0x04000000  \n#define E1000_EECD_FLASH_DETECTED_I210\t0x00080000  \n#define E1000_FLUDONE_ATTEMPTS\t\t20000\n#define E1000_EERD_EEWR_MAX_COUNT\t512  \n#define E1000_I210_FIFO_SEL_RX\t\t0x00\n#define E1000_I210_FIFO_SEL_TX_QAV(_i)\t(0x02 + (_i))\n#define E1000_I210_FIFO_SEL_TX_LEGACY\tE1000_I210_FIFO_SEL_TX_QAV(0)\n#define E1000_I210_FIFO_SEL_BMC2OS_TX\t0x06\n#define E1000_I210_FIFO_SEL_BMC2OS_RX\t0x01\n#define E1000_I210_FLASH_SECTOR_SIZE\t0x1000  \n \n#define E1000_I210_FW_PTR_MASK\t\t0x7FFF\n \n#define E1000_I210_FW_VER_OFFSET\t328\n#define E1000_EECD_FLUPD_I210\t\t0x00800000  \n#define E1000_EECD_FLUDONE_I210\t\t0x04000000  \n#define E1000_FLUDONE_ATTEMPTS\t\t20000\n#define E1000_EERD_EEWR_MAX_COUNT\t512  \n#define E1000_I210_FIFO_SEL_RX\t\t0x00\n#define E1000_I210_FIFO_SEL_TX_QAV(_i)\t(0x02 + (_i))\n#define E1000_I210_FIFO_SEL_TX_LEGACY\tE1000_I210_FIFO_SEL_TX_QAV(0)\n#define E1000_I210_FIFO_SEL_BMC2OS_TX\t0x06\n#define E1000_I210_FIFO_SEL_BMC2OS_RX\t0x01\n\n\n \n#define E1000_NVM_RW_REG_DATA   16\n#define E1000_NVM_RW_REG_DONE   2     \n#define E1000_NVM_RW_REG_START  1     \n#define E1000_NVM_RW_ADDR_SHIFT 2     \n#define E1000_NVM_POLL_READ     0     \n\n \n#define NVM_COMPAT                 0x0003\n#define NVM_ID_LED_SETTINGS        0x0004  \n#define NVM_VERSION                0x0005\n#define NVM_INIT_CONTROL2_REG      0x000F\n#define NVM_INIT_CONTROL3_PORT_B   0x0014\n#define NVM_INIT_CONTROL3_PORT_A   0x0024\n#define NVM_ALT_MAC_ADDR_PTR       0x0037\n#define NVM_CHECKSUM_REG           0x003F\n#define NVM_COMPATIBILITY_REG_3    0x0003\n#define NVM_COMPATIBILITY_BIT_MASK 0x8000\n#define NVM_MAC_ADDR               0x0000\n#define NVM_SUB_DEV_ID             0x000B\n#define NVM_SUB_VEN_ID             0x000C\n#define NVM_DEV_ID                 0x000D\n#define NVM_VEN_ID                 0x000E\n#define NVM_INIT_CTRL_2            0x000F\n#define NVM_INIT_CTRL_4            0x0013\n#define NVM_LED_1_CFG              0x001C\n#define NVM_LED_0_2_CFG            0x001F\n#define NVM_ETRACK_WORD            0x0042\n#define NVM_ETRACK_HIWORD          0x0043\n#define NVM_COMB_VER_OFF           0x0083\n#define NVM_COMB_VER_PTR           0x003d\n\n \n#define NVM_MAJOR_MASK\t\t\t0xF000\n#define NVM_MINOR_MASK\t\t\t0x0FF0\n#define NVM_IMAGE_ID_MASK\t\t0x000F\n#define NVM_COMB_VER_MASK\t\t0x00FF\n#define NVM_MAJOR_SHIFT\t\t\t12\n#define NVM_MINOR_SHIFT\t\t\t4\n#define NVM_COMB_VER_SHFT\t\t8\n#define NVM_VER_INVALID\t\t\t0xFFFF\n#define NVM_ETRACK_SHIFT\t\t16\n#define NVM_ETRACK_VALID\t\t0x8000\n#define NVM_NEW_DEC_MASK\t\t0x0F00\n#define NVM_HEX_CONV\t\t\t16\n#define NVM_HEX_TENS\t\t\t10\n\n#define NVM_ETS_CFG\t\t\t0x003E\n#define NVM_ETS_LTHRES_DELTA_MASK\t0x07C0\n#define NVM_ETS_LTHRES_DELTA_SHIFT\t6\n#define NVM_ETS_TYPE_MASK\t\t0x0038\n#define NVM_ETS_TYPE_SHIFT\t\t3\n#define NVM_ETS_TYPE_EMC\t\t0x000\n#define NVM_ETS_NUM_SENSORS_MASK\t0x0007\n#define NVM_ETS_DATA_LOC_MASK\t\t0x3C00\n#define NVM_ETS_DATA_LOC_SHIFT\t\t10\n#define NVM_ETS_DATA_INDEX_MASK\t\t0x0300\n#define NVM_ETS_DATA_INDEX_SHIFT\t8\n#define NVM_ETS_DATA_HTHRESH_MASK\t0x00FF\n\n#define E1000_NVM_CFG_DONE_PORT_0  0x040000  \n#define E1000_NVM_CFG_DONE_PORT_1  0x080000  \n#define E1000_NVM_CFG_DONE_PORT_2  0x100000  \n#define E1000_NVM_CFG_DONE_PORT_3  0x200000  \n\n#define NVM_82580_LAN_FUNC_OFFSET(a) (a ? (0x40 + (0x40 * a)) : 0)\n\n \n#define NVM_WORD24_COM_MDIO         0x0008  \n#define NVM_WORD24_EXT_MDIO         0x0004  \n\n \n#define NVM_WORD0F_PAUSE_MASK       0x3000\n#define NVM_WORD0F_ASM_DIR          0x2000\n\n \n\n \n#define E1000_PBANUM_LENGTH         11\n\n \n#define NVM_SUM                    0xBABA\n\n#define NVM_PBA_OFFSET_0           8\n#define NVM_PBA_OFFSET_1           9\n#define NVM_RESERVED_WORD\t\t0xFFFF\n#define NVM_PBA_PTR_GUARD          0xFAFA\n#define NVM_WORD_SIZE_BASE_SHIFT   6\n\n \n\n \n#define NVM_MAX_RETRY_SPI          5000  \n#define NVM_WRITE_OPCODE_SPI       0x02  \n#define NVM_READ_OPCODE_SPI        0x03  \n#define NVM_A8_OPCODE_SPI          0x08  \n#define NVM_WREN_OPCODE_SPI        0x06  \n#define NVM_RDSR_OPCODE_SPI        0x05  \n\n \n#define NVM_STATUS_RDY_SPI         0x01\n\n \n#define ID_LED_RESERVED_0000 0x0000\n#define ID_LED_RESERVED_FFFF 0xFFFF\n#define ID_LED_DEFAULT       ((ID_LED_OFF1_ON2  << 12) | \\\n\t\t\t      (ID_LED_OFF1_OFF2 <<  8) | \\\n\t\t\t      (ID_LED_DEF1_DEF2 <<  4) | \\\n\t\t\t      (ID_LED_DEF1_DEF2))\n#define ID_LED_DEF1_DEF2     0x1\n#define ID_LED_DEF1_ON2      0x2\n#define ID_LED_DEF1_OFF2     0x3\n#define ID_LED_ON1_DEF2      0x4\n#define ID_LED_ON1_ON2       0x5\n#define ID_LED_ON1_OFF2      0x6\n#define ID_LED_OFF1_DEF2     0x7\n#define ID_LED_OFF1_ON2      0x8\n#define ID_LED_OFF1_OFF2     0x9\n\n#define IGP_ACTIVITY_LED_MASK   0xFFFFF0FF\n#define IGP_ACTIVITY_LED_ENABLE 0x0300\n#define IGP_LED3_MODE           0x07000000\n\n \n#define PCIE_DEVICE_CONTROL2         0x28\n#define PCIE_DEVICE_CONTROL2_16ms    0x0005\n\n#define PHY_REVISION_MASK      0xFFFFFFF0\n#define MAX_PHY_REG_ADDRESS    0x1F   \n#define MAX_PHY_MULTI_PAGE_REG 0xF\n\n \n \n#define M88E1111_I_PHY_ID    0x01410CC0\n#define M88E1112_E_PHY_ID    0x01410C90\n#define I347AT4_E_PHY_ID     0x01410DC0\n#define IGP03E1000_E_PHY_ID  0x02A80390\n#define I82580_I_PHY_ID      0x015403A0\n#define I350_I_PHY_ID        0x015403B0\n#define M88_VENDOR           0x0141\n#define I210_I_PHY_ID        0x01410C00\n#define M88E1543_E_PHY_ID    0x01410EA0\n#define M88E1512_E_PHY_ID    0x01410DD0\n#define BCM54616_E_PHY_ID    0x03625D10\n\n \n#define M88E1000_PHY_SPEC_CTRL     0x10   \n#define M88E1000_PHY_SPEC_STATUS   0x11   \n#define M88E1000_EXT_PHY_SPEC_CTRL 0x14   \n\n#define M88E1000_PHY_PAGE_SELECT   0x1D   \n#define M88E1000_PHY_GEN_CONTROL   0x1E   \n\n \n#define M88E1000_PSCR_POLARITY_REVERSAL 0x0002  \n \n#define M88E1000_PSCR_MDI_MANUAL_MODE  0x0000   \n\t\t\t\t\t        \n#define M88E1000_PSCR_MDIX_MANUAL_MODE 0x0020   \n \n#define M88E1000_PSCR_AUTO_X_1000T     0x0040\n \n#define M88E1000_PSCR_AUTO_X_MODE      0x0060\n \n \n#define M88E1000_PSCR_ASSERT_CRS_ON_TX     0x0800  \n\n \n#define M88E1000_PSSR_REV_POLARITY       0x0002  \n#define M88E1000_PSSR_DOWNSHIFT          0x0020  \n#define M88E1000_PSSR_MDIX               0x0040  \n \n#define M88E1000_PSSR_CABLE_LENGTH       0x0380\n#define M88E1000_PSSR_SPEED              0xC000  \n#define M88E1000_PSSR_1000MBS            0x8000  \n\n#define M88E1000_PSSR_CABLE_LENGTH_SHIFT 7\n\n \n \n \n#define M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK 0x0C00\n#define M88E1000_EPSCR_MASTER_DOWNSHIFT_1X   0x0000\n \n#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK  0x0300\n#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X    0x0100\n#define M88E1000_EPSCR_TX_CLK_25      0x0070  \n\n \n\n#define I347AT4_PCDL0                  0x10  \n#define I347AT4_PCDL1                  0x11  \n#define I347AT4_PCDL2                  0x12  \n#define I347AT4_PCDL3                  0x13  \n#define I347AT4_PCDC                   0x15  \n#define I347AT4_PAGE_SELECT            0x16\n\n \n\n \n#define I347AT4_PSCR_DOWNSHIFT_ENABLE 0x0800\n#define I347AT4_PSCR_DOWNSHIFT_MASK   0x7000\n#define I347AT4_PSCR_DOWNSHIFT_1X     0x0000\n#define I347AT4_PSCR_DOWNSHIFT_2X     0x1000\n#define I347AT4_PSCR_DOWNSHIFT_3X     0x2000\n#define I347AT4_PSCR_DOWNSHIFT_4X     0x3000\n#define I347AT4_PSCR_DOWNSHIFT_5X     0x4000\n#define I347AT4_PSCR_DOWNSHIFT_6X     0x5000\n#define I347AT4_PSCR_DOWNSHIFT_7X     0x6000\n#define I347AT4_PSCR_DOWNSHIFT_8X     0x7000\n\n \n#define I347AT4_PCDC_CABLE_LENGTH_UNIT 0x0400  \n\n \n#define M88E1112_VCT_DSP_DISTANCE       0x001A\n\n \n#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK  0x0E00\n#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X    0x0800\n\n \n#define E1000_MDIC_DATA_MASK 0x0000FFFF\n#define E1000_MDIC_REG_MASK  0x001F0000\n#define E1000_MDIC_REG_SHIFT 16\n#define E1000_MDIC_PHY_MASK  0x03E00000\n#define E1000_MDIC_PHY_SHIFT 21\n#define E1000_MDIC_OP_WRITE  0x04000000\n#define E1000_MDIC_OP_READ   0x08000000\n#define E1000_MDIC_READY     0x10000000\n#define E1000_MDIC_INT_EN    0x20000000\n#define E1000_MDIC_ERROR     0x40000000\n#define E1000_MDIC_DEST      0x80000000\n\n \n#define E1000_THSTAT_PWR_DOWN       0x00000001  \n#define E1000_THSTAT_LINK_THROTTLE  0x00000002  \n\n \n#define E1000_IPCNFG_EEE_1G_AN       0x00000008   \n#define E1000_IPCNFG_EEE_100M_AN     0x00000004   \n#define E1000_EEER_TX_LPI_EN         0x00010000   \n#define E1000_EEER_RX_LPI_EN         0x00020000   \n#define E1000_EEER_FRC_AN            0x10000000   \n#define E1000_EEER_LPI_FC            0x00040000   \n#define E1000_EEE_SU_LPI_CLK_STP     0X00800000   \n#define E1000_EEER_EEE_NEG           0x20000000   \n#define E1000_EEE_LP_ADV_ADDR_I350   0x040F       \n#define E1000_EEE_LP_ADV_DEV_I210    7            \n#define E1000_EEE_LP_ADV_ADDR_I210   61           \n#define E1000_MMDAC_FUNC_DATA        0x4000       \n#define E1000_M88E1543_PAGE_ADDR\t0x16        \n#define E1000_M88E1543_EEE_CTRL_1\t0x0\n#define E1000_M88E1543_EEE_CTRL_1_MS\t0x0001      \n#define E1000_M88E1543_FIBER_CTRL\t0x0\n#define E1000_EEE_ADV_DEV_I354\t\t7\n#define E1000_EEE_ADV_ADDR_I354\t\t60\n#define E1000_EEE_ADV_100_SUPPORTED\tBIT(1)    \n#define E1000_EEE_ADV_1000_SUPPORTED\tBIT(2)    \n#define E1000_PCS_STATUS_DEV_I354\t3\n#define E1000_PCS_STATUS_ADDR_I354\t1\n#define E1000_PCS_STATUS_TX_LPI_IND\t0x0200      \n#define E1000_PCS_STATUS_RX_LPI_RCVD\t0x0400\n#define E1000_PCS_STATUS_TX_LPI_RCVD\t0x0800\n\n \n#define E1000_GEN_CTL_READY             0x80000000\n#define E1000_GEN_CTL_ADDRESS_SHIFT     8\n#define E1000_GEN_POLL_TIMEOUT          640\n\n#define E1000_VFTA_ENTRY_SHIFT               5\n#define E1000_VFTA_ENTRY_MASK                0x7F\n#define E1000_VFTA_ENTRY_BIT_SHIFT_MASK      0x1F\n\n \n#define E1000_RTTBCNRC_RS_ENA\t\t0x80000000\n#define E1000_RTTBCNRC_RF_DEC_MASK\t0x00003FFF\n#define E1000_RTTBCNRC_RF_INT_SHIFT\t14\n#define E1000_RTTBCNRC_RF_INT_MASK\t\\\n\t(E1000_RTTBCNRC_RF_DEC_MASK << E1000_RTTBCNRC_RF_INT_SHIFT)\n\n#define E1000_VLAPQF_QUEUE_SEL(_n, q_idx) (q_idx << ((_n) * 4))\n#define E1000_VLAPQF_P_VALID(_n)\t(0x1 << (3 + (_n) * 4))\n#define E1000_VLAPQF_QUEUE_MASK\t0x03\n\n \n#define E1000_TQAVCTRL_XMIT_MODE\tBIT(0)\n#define E1000_TQAVCTRL_DATAFETCHARB\tBIT(4)\n#define E1000_TQAVCTRL_DATATRANARB\tBIT(8)\n#define E1000_TQAVCTRL_DATATRANTIM\tBIT(9)\n#define E1000_TQAVCTRL_SP_WAIT_SR\tBIT(10)\n \n#define E1000_TQAVCTRL_FETCHTIME_DELTA\t(0xFFFF << 16)\n\n \n#define E1000_TQAVCC_IDLESLOPE_MASK\t0xFFFF\n#define E1000_TQAVCC_QUEUEMODE\t\tBIT(31)\n\n \n#define E1000_TXDCTL_PRIORITY\t\tBIT(27)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}