Fitter report for MCC150_top
Tue May 25 20:23:55 2021
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. PLL Usage Summary
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing Summary
 33. Estimated Delay Added for Hold Timing Details
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Tue May 25 20:23:55 2021           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; MCC150_top                                      ;
; Top-level Entity Name           ; MCC150_top                                      ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSXFC6D6F31C6                                  ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 3,823 / 41,910 ( 9 % )                          ;
; Total registers                 ; 5293                                            ;
; Total pins                      ; 43 / 499 ( 9 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 372,020 / 5,662,720 ( 7 % )                     ;
; Total RAM Blocks                ; 51 / 553 ( 9 % )                                ;
; Total DSP Blocks                ; 35 / 112 ( 31 % )                               ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 2 / 15 ( 13 % )                                 ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSXFC6D6F31C6                        ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.0%      ;
;     Processor 3            ;   8.9%      ;
;     Processor 4            ;   8.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; AD9361:AD9361_inst|PLL_CONFIGER:pll_configer_inst|PLL_CONFIGER_0002:pll_configer_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; AD9361:AD9361_inst|PLL_TR:pll_tr_inst|PLL_TR_0002:pll_tr_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; AD9361:AD9361_inst|PLL_TR:pll_tr_inst|PLL_TR_0002:pll_tr_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; areset_n~inputCLKENA0                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; rx_clk_in~inputCLKENA0                                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sys_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_a1[0][0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_a1[0][1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_a1[0][2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_a1[0][3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_a1[0][4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_a1[0][5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_a1[0][6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_a1[0][7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_a1[0][8]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_a1[0][9]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_a1[0][10]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_a1[0][11]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_c1[0][0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_c1[0][1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_c1[0][2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_c1[0][3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_c1[0][4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_c1[0][5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_c1[0][6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_c1[0][7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_c1[0][8]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_c1[0][9]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_c1[0][10]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_c1[0][11]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_p[0][0]                                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[0][0]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[0][1]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[0][2]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[0][3]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[0][4]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[0][5]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[0][6]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[0][7]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[0][8]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[0][9]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[0][10]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[0][11]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[1][0]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[1][1]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[1][2]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[1][3]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[1][4]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[1][5]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[1][6]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[1][7]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[1][8]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[1][9]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[1][10]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_a1[1][11]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[0][0]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[0][1]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[0][2]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[0][3]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[0][4]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[0][5]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[0][6]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[0][7]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[0][8]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[0][9]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[0][10]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[0][11]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[1][0]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[1][1]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[1][2]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[1][3]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[1][4]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[1][5]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[1][6]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[1][7]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[1][8]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[1][9]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[1][10]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_c1[1][11]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                                             ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[0]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[0]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[1]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[1]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[2]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[2]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[3]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[3]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[4]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[4]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[5]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[5]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[6]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[6]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[7]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[7]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[8]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[8]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[9]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[9]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[10]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[10]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[11]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[11]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[0]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[0]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[1]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[1]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[2]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[2]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[3]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[3]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[4]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[4]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[5]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[5]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[6]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[6]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[7]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[7]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[8]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[8]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[9]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[9]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[10]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[10]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_reg[11]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|dataout_wire[11]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[0]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[0]                                                                                                                     ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[1]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[1]                                                                                                                     ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[2]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[2]                                                                                                                     ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[3]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[3]                                                                                                                     ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[4]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[4]                                                                                                                     ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[5]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[5]                                                                                                                     ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[6]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[6]                                                                                                                     ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[7]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[7]                                                                                                                     ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[8]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[8]                                                                                                                     ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[9]                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[9]                                                                                                                     ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[10]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[10]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[11]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[11]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[12]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[12]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[13]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[13]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[14]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[14]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[15]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[15]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[16]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[16]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[17]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[17]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[18]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[18]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[19]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[19]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[20]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[20]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[21]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[21]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[22]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[22]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[23]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[23]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[24]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[24]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[25]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[25]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[26]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[26]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[27]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[27]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[28]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[28]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[29]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[29]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[30]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[30]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[31]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[31]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[32]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[32]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[33]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[33]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[34]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[34]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[35]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[35]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[36]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[36]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[37]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[37]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[38]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[38]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[39]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[39]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[40]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[40]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[41]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[41]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[42]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[42]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[43]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[43]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[44]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[44]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[45]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[45]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[46]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[46]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_reg[47]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|dataout_wire[47]                                                                                                                    ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[0]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[0]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[1]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[1]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[2]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[2]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[3]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[3]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[4]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[4]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[5]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[5]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[6]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[6]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[7]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[7]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[8]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[8]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[9]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[9]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[10]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[10]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[11]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[11]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[0]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[0]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[1]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[1]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[2]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[2]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[3]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[3]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[4]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[4]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[5]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[5]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[6]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[6]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[7]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[7]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[8]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[8]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[9]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[9]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[10]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[10]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[11]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[11]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[0]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[0]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[1]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[1]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[2]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[2]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[3]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[3]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[4]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[4]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[5]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[5]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[6]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[6]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[7]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[7]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[8]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[8]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[9]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[9]                                                                                                                           ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[10]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[10]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[11]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[11]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[0]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[0]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[1]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[1]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[2]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[2]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[3]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[3]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[4]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[4]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[5]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[5]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[6]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[6]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[7]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[7]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[8]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[8]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[9]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[9]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[10]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[10]                                                                                                                         ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[11]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[11]                                                                                                                         ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[0]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[0]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[1]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[1]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[2]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[2]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[3]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[3]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[4]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[4]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[5]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[5]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[6]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[6]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[7]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[7]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[8]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[8]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[9]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[9]                                                                                                                          ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[10]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[10]                                                                                                                         ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_reg[11]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|dataout_wire[11]                                                                                                                         ; PORTBDATAOUT     ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[0][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[0][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[0][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[0][3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[0][4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[0][5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[0][6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[0][7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[0][8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[0][9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[0][10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[0][11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[1][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[1][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[1][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[1][3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[1][4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[1][5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[1][6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[1][7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[1][8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[1][9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[1][10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[1][11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[2][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[2][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[2][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[2][3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[2][4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[2][5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[2][6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[2][7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[2][8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[2][9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[2][10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[2][11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[3][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[3][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[3][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[3][3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[3][4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[3][5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[3][6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[3][7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[3][8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[3][9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[3][10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[3][11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[4][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[4][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[4][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[4][3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[4][4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[4][5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[4][6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[4][7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[4][8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[4][9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[4][10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[4][11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[5][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[5][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[5][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[5][3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[5][4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[5][5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[5][6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[5][7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[5][8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[5][9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[5][10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_a1[5][11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[0][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[0][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[0][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[0][3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[0][4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[0][5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[0][6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[0][7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[0][8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[0][9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[0][10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[0][11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[1][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[1][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[1][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[1][3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[1][4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[1][5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[1][6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[1][7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[1][8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[1][9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[1][10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[1][11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[2][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[2][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[2][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[2][3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[2][4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[2][5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[2][6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[2][7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[2][8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[2][9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[2][10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[2][11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[3][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[3][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[3][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[3][3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[3][4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[3][5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[3][6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[3][7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[3][8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[3][9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[3][10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[3][11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[4][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[4][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[4][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[4][3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[4][4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[4][5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[4][6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[4][7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[4][8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[4][9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[4][10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[4][11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[5][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[5][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[5][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[5][3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[5][4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[5][5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[5][6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[5][7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[5][8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[5][9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[5][10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_b1[5][11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[0][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[0][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[0][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[1][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[1][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[1][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                              ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[2][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[2][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[2][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[3][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[3][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[3][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                              ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[4][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[4][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[4][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[5][0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[5][1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_c1[5][2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                              ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[0][0]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[0][1]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[0][2]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[0][3]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[0][4]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[0][5]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[0][6]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[0][7]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[0][8]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[0][9]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[0][10]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[0][11]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[1][0]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[1][1]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[1][2]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[1][3]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[1][4]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[1][5]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[1][6]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[1][7]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[1][8]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[1][9]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[1][10]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_a1[1][11]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[0][0]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[0][1]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[0][2]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[0][3]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[0][4]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[0][5]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[0][6]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[0][7]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[0][8]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[0][9]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[0][10]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[0][11]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[1][0]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[1][1]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[1][2]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[1][3]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[1][4]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[1][5]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[1][6]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[1][7]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[1][8]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[1][9]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[1][10]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_c1[1][11]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][1]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][2]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][3]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][4]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][5]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][6]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][7]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][8]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][9]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][10]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][11]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][12]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][13]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][14]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][15]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][16]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][17]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][18]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][19]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][20]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][21]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][22]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][23]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][24]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][0]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][1]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][2]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][3]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][4]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][5]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][6]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][7]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][8]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][9]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][10]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][11]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][12]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][13]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][14]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][15]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][16]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][17]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][18]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][19]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][20]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][21]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][22]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][23]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_a1[0][24]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][0]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][1]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][2]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][3]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][4]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][5]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][6]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][7]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][8]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][9]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][10]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][11]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][12]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][13]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][14]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][15]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][16]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][17]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][18]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][19]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][20]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][21]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][22]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][23]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][24]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_c1[0][25]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][24]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][25]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][26]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][27]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][28]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][29]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][30]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][31]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][32]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][33]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][34]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][35]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][36]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][37]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][38]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][39]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][40]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][41]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][42]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][43]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][44]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][45]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][46]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][47]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][48]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|resultFull_uid48_Sqrt_cma_s[0][49]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[0][0]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[0][1]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[0][2]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[0][3]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[0][4]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[0][5]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[0][6]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[0][7]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[0][8]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[0][9]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[0][10]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[0][11]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[1][0]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[1][1]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[1][2]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[1][3]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[1][4]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[1][5]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[1][6]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[1][7]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[1][8]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[1][9]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[1][10]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_a1[1][11]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[0][0]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[0][1]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[0][2]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[0][3]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[0][4]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[0][5]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[0][6]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[0][7]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[0][8]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[0][9]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[0][10]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[0][11]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; BX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[1][0]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[1][1]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[1][2]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[1][3]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[1][4]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[1][5]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[1][6]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[1][7]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[1][8]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[1][9]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[1][10]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_c1[1][11]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_w[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][1]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][2]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][3]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][4]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][5]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][6]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][7]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][8]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][9]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][10]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][11]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][12]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][13]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][14]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][15]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][16]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][17]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][18]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][19]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][20]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][21]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][22]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][23]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][24]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult_Add_Mult1_merged_cma_s[0][0]                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][0]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][1]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][2]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][3]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][4]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][5]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][6]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][7]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][8]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][9]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][10]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][11]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][12]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][13]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][14]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][15]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][16]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][17]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][18]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][19]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][20]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][21]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][22]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][23]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_a1[0][24]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][0]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][1]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][2]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][3]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][4]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][5]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][6]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][7]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][8]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][9]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][10]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][11]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][12]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][13]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][14]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][15]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][16]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][17]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][18]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][19]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][20]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][21]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][22]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][23]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][24]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_c1[0][25]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; AX               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][24]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][25]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][26]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][27]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][28]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][29]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][30]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][31]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][32]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][33]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][34]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][35]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][36]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][37]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][38]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][39]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][40]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][41]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][42]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][43]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][44]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][45]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][46]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][47]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][48]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|resultFull_uid48_Sqrt_cma_s[0][49]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[0][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[0][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[0][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[0][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[0][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[0][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[0][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[0][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[0][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[0][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[0][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[0][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[1][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[1][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[1][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[1][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[1][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[1][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[1][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[1][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[1][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[1][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[1][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[1][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[2][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[2][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[2][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[2][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[2][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[2][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[2][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[2][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[2][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[2][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[2][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[2][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[3][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[3][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[3][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[3][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[3][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[3][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[3][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[3][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[3][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[3][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[3][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[3][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[4][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[4][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[4][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[4][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[4][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[4][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[4][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[4][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[4][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[4][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[4][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[4][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[5][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[5][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[5][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[5][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[5][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[5][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[5][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[5][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[5][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[5][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[5][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[5][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[6][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[6][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[6][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[6][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[6][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[6][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[6][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[6][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[6][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[6][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[6][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[6][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[7][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[7][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[7][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[7][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[7][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[7][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[7][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[7][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[7][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[7][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[7][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[7][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[8][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[8][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[8][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[8][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[8][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[8][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[8][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[8][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[8][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[8][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[8][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[8][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[9][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[9][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[9][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[9][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[9][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[9][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[9][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[9][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[9][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[9][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[9][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[9][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[10][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[10][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[10][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[10][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[10][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[10][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[10][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[10][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[10][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[10][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[10][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[10][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[11][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[11][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[11][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[11][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[11][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[11][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[11][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[11][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[11][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[11][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[11][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[11][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[12][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[12][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[12][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[12][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[12][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[12][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[12][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[12][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[12][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[12][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[12][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[12][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[13][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[13][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[13][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[13][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[13][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[13][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[13][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[13][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[13][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[13][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[13][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[13][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[14][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[14][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[14][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[14][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[14][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[14][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[14][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[14][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[14][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[14][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[14][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[14][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[15][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[15][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[15][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[15][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[15][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[15][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[15][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[15][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[15][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[15][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[15][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[15][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[16][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[16][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[16][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[16][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[16][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[16][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[16][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[16][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[16][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[16][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[16][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[16][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[17][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[17][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[17][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[17][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[17][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[17][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[17][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[17][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[17][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[17][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[17][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[17][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[18][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[18][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[18][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[18][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[18][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[18][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[18][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[18][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[18][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[18][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[18][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[18][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[19][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[19][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[19][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[19][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[19][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[19][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[19][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[19][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[19][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[19][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[19][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[19][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[20][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[20][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[20][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[20][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[20][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[20][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[20][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[20][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[20][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[20][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[20][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[20][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[21][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[21][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[21][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[21][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[21][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[21][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[21][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[21][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[21][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[21][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[21][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[21][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[22][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[22][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[22][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[22][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[22][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[22][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[22][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[22][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[22][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[22][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[22][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[22][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[23][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[23][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[23][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[23][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[23][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[23][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[23][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[23][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[23][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[23][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[23][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[23][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[24][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[24][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[24][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[24][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[24][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[24][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[24][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[24][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[24][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[24][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[24][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[24][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[25][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[25][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[25][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[25][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[25][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[25][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[25][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[25][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[25][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[25][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[25][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a1[25][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[0][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[0][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[0][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[0][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[0][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[0][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[0][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[0][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[0][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[0][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[0][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[0][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[1][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[1][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[1][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[1][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[1][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[1][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[1][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[1][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[1][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[1][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[1][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[1][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[2][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[2][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[2][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[2][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[2][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[2][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[2][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[2][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[2][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[2][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[2][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[2][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[3][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[3][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[3][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[3][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[3][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[3][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[3][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[3][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[3][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[3][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[3][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[3][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[4][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[4][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[4][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[4][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[4][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[4][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[4][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[4][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[4][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[4][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[4][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[4][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[5][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[5][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[5][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[5][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[5][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[5][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[5][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[5][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[5][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[5][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[5][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[5][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[6][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[6][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[6][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[6][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[6][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[6][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[6][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[6][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[6][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[6][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[6][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[6][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[7][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[7][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[7][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[7][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[7][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[7][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[7][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[7][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[7][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[7][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[7][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[7][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[8][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[8][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[8][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[8][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[8][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[8][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[8][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[8][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[8][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[8][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[8][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[8][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[9][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[9][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[9][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[9][3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[9][4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[9][5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[9][6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[9][7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[9][8]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[9][9]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[9][10]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[9][11]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[10][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[10][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[10][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[10][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[10][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[10][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[10][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[10][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[10][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[10][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[10][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[10][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[11][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[11][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[11][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[11][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[11][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[11][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[11][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[11][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[11][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[11][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[11][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[11][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[12][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[12][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[12][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[12][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[12][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[12][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[12][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[12][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[12][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[12][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[12][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[12][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[13][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[13][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[13][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[13][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[13][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[13][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[13][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[13][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[13][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[13][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[13][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[13][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[14][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[14][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[14][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[14][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[14][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[14][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[14][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[14][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[14][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[14][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[14][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[14][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[15][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[15][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[15][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[15][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[15][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[15][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[15][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[15][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[15][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[15][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[15][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[15][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[16][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[16][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[16][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[16][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[16][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[16][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[16][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[16][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[16][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[16][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[16][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[16][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[17][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[17][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[17][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[17][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[17][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[17][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[17][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[17][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[17][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[17][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[17][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[17][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[18][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[18][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[18][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[18][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[18][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[18][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[18][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[18][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[18][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[18][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[18][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[18][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[19][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[19][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[19][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[19][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[19][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[19][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[19][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[19][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[19][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[19][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[19][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[19][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[20][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[20][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[20][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[20][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[20][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[20][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[20][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[20][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[20][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[20][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[20][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[20][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[21][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[21][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[21][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[21][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[21][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[21][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[21][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[21][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[21][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[21][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[21][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[21][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[22][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[22][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[22][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[22][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[22][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[22][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[22][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[22][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[22][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[22][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[22][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[22][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[23][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[23][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[23][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[23][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[23][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[23][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[23][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[23][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[23][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[23][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[23][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[23][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[24][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[24][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[24][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[24][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[24][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[24][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[24][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[24][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[24][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[24][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[24][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[24][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[25][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[25][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[25][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[25][3]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[25][4]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[25][5]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[25][6]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[25][7]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[25][8]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[25][9]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[25][10]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_b1[25][11]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[0][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[0][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[0][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[1][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[1][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[1][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                  ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[2][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[2][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[2][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[3][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[3][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[3][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                  ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[4][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[4][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[4][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[5][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[5][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[5][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                  ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[6][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[6][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[6][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[7][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[7][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[7][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                  ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[8][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[8][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[8][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[9][0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[9][1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[9][2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                  ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[10][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[10][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[10][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[11][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[11][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[11][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[12][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[12][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[12][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[13][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[13][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[13][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[14][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[14][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[14][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[15][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[15][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[15][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[16][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[16][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[16][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[17][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[17][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[17][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[18][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[18][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[18][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[19][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[19][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[19][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[20][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[20][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[20][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[21][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[21][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[21][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[22][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[22][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[22][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[23][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[23][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[23][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[24][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[24][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[24][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[25][0]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[25][1]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_c1[25][2]                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                 ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[0][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[0][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[0][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[0][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[0][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[0][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[0][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[0][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[0][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[0][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[0][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[0][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[1][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[1][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[1][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[1][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[1][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[1][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[1][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[1][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[1][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[1][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[1][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[1][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[2][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[2][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[2][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[2][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[2][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[2][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[2][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[2][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[2][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[2][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[2][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[2][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[3][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[3][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[3][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[3][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[3][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[3][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[3][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[3][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[3][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[3][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[3][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[3][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[4][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[4][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[4][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[4][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[4][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[4][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[4][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[4][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[4][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[4][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[4][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[4][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[5][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[5][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[5][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[5][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[5][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[5][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[5][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[5][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[5][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[5][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[5][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[5][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[6][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[6][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[6][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[6][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[6][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[6][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[6][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[6][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[6][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[6][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[6][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[6][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[7][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[7][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[7][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[7][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[7][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[7][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[7][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[7][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[7][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[7][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[7][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[7][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[8][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[8][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[8][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[8][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[8][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[8][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[8][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[8][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[8][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[8][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[8][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[8][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[9][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[9][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[9][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[9][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[9][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[9][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[9][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[9][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[9][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[9][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[9][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[9][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[10][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[10][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[10][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[10][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[10][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[10][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[10][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[10][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[10][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[10][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[10][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[10][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[11][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[11][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[11][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[11][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[11][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[11][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[11][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[11][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[11][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[11][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[11][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[11][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[12][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[12][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[12][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[12][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[12][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[12][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[12][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[12][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[12][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[12][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[12][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[12][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[13][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[13][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[13][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[13][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[13][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[13][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[13][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[13][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[13][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[13][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[13][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[13][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[14][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[14][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[14][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[14][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[14][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[14][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[14][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[14][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[14][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[14][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[14][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[14][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[15][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[15][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[15][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[15][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[15][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[15][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[15][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[15][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[15][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[15][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[15][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[15][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[16][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[16][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[16][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[16][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[16][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[16][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[16][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[16][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[16][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[16][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[16][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[16][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[17][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[17][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[17][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[17][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[17][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[17][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[17][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[17][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[17][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[17][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[17][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[17][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[18][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[18][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[18][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[18][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[18][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[18][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[18][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[18][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[18][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[18][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[18][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[18][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[19][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[19][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[19][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[19][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[19][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[19][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[19][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[19][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[19][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[19][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[19][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[19][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[20][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[20][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[20][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[20][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[20][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[20][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[20][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[20][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[20][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[20][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[20][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[20][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[21][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[21][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[21][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[21][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[21][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[21][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[21][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[21][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[21][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[21][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[21][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[21][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[22][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[22][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[22][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[22][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[22][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[22][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[22][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[22][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[22][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[22][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[22][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[22][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[23][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[23][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[23][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[23][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[23][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[23][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[23][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[23][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[23][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[23][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[23][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[23][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[24][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[24][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[24][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[24][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[24][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[24][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[24][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[24][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[24][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[24][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[24][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[24][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[25][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[25][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[25][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[25][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[25][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[25][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[25][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[25][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[25][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[25][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[25][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a1[25][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AY               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[0][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[0][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[0][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[0][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[0][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[0][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[0][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[0][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[0][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[0][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[0][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[0][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[1][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[1][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[1][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[1][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[1][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[1][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[1][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[1][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[1][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[1][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[1][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[1][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[2][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[2][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[2][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[2][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[2][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[2][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[2][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[2][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[2][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[2][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[2][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[2][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[3][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[3][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[3][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[3][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[3][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[3][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[3][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[3][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[3][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[3][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[3][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[3][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[4][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[4][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[4][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[4][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[4][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[4][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[4][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[4][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[4][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[4][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[4][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[4][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[5][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[5][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[5][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[5][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[5][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[5][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[5][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[5][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[5][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[5][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[5][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[5][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[6][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[6][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[6][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[6][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[6][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[6][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[6][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[6][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[6][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[6][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[6][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[6][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[7][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[7][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[7][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[7][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[7][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[7][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[7][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[7][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[7][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[7][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[7][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[7][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[8][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[8][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[8][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[8][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[8][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[8][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[8][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[8][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[8][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[8][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[8][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[8][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[9][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[9][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[9][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[9][3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[9][4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[9][5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[9][6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[9][7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[9][8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[9][9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[9][10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[9][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[10][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[10][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[10][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[10][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[10][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[10][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[10][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[10][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[10][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[10][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[10][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[10][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[11][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[11][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[11][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[11][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[11][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[11][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[11][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[11][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[11][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[11][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[11][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[11][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[12][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[12][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[12][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[12][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[12][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[12][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[12][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[12][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[12][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[12][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[12][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[12][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[13][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[13][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[13][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[13][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[13][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[13][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[13][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[13][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[13][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[13][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[13][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[13][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[14][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[14][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[14][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[14][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[14][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[14][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[14][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[14][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[14][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[14][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[14][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[14][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[15][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[15][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[15][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[15][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[15][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[15][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[15][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[15][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[15][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[15][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[15][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[15][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[16][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[16][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[16][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[16][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[16][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[16][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[16][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[16][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[16][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[16][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[16][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[16][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[17][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[17][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[17][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[17][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[17][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[17][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[17][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[17][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[17][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[17][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[17][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[17][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[18][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[18][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[18][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[18][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[18][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[18][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[18][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[18][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[18][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[18][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[18][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[18][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[19][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[19][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[19][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[19][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[19][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[19][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[19][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[19][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[19][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[19][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[19][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[19][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[20][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[20][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[20][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[20][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[20][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[20][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[20][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[20][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[20][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[20][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[20][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[20][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[21][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[21][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[21][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[21][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[21][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[21][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[21][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[21][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[21][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[21][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[21][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[21][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[22][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[22][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[22][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[22][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[22][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[22][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[22][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[22][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[22][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[22][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[22][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[22][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[23][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[23][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[23][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[23][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[23][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[23][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[23][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[23][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[23][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[23][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[23][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[23][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[24][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[24][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[24][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[24][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[24][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[24][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[24][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[24][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[24][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[24][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[24][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[24][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; BZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[25][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[25][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[25][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[25][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[25][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[25][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[25][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[25][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[25][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[25][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[25][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[25][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; AZ               ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[0][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[0][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[0][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[1][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[1][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[1][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_y[0][0]                                                                                                                                                                                                                                    ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[2][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[2][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[2][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[3][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[3][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[3][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                                                    ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[4][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[4][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[4][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[5][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[5][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[5][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                                                    ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[6][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[6][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[6][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[7][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[7][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[7][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                                                    ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[8][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[8][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[8][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[9][0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[9][1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[9][2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                                                    ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[10][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[10][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[10][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[11][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[11][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[11][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[12][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[12][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[12][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[13][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[13][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[13][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[14][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[14][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[14][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[15][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[15][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[15][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[16][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[16][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[16][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[17][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[17][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[17][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[18][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[18][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[18][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[19][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[19][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[19][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[20][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[20][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[20][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[21][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[21][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[21][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[22][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[22][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[22][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[23][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[23][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[23][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[24][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[24][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[24][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; COEFSELB         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[25][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[25][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_c1[25][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                                                   ; COEFSELA         ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|acc_1ms[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|acc_1ms[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|acc_1ms[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|acc_1ms[4]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|acc_1us[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|acc_1us[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|acc_1us[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|acc_1us[7]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|cnt10[0]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|cnt10[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|cnt10[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|cnt10[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|data_out[7]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|data_out[7]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|data_out_temp[0]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|data_out_temp[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|data_out_temp[5]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|data_out_temp[5]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|state.01                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|state.01~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|state.11                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|state.11~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_9361[5]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_9361[5]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_9361[8]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_9361[8]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_AD_SETUP[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_AD_SETUP[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_AD_SETUP[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_AD_SETUP[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_AD_SETUP[2]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_AD_SETUP[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_AD_SETUP[3]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_AD_SETUP[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_Mixer_GM[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_Mixer_GM[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_Mixer_GM[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_Mixer_GM[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_Mixer_GM[2]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_Mixer_GM[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_RX_FIR[1]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_RX_FIR[1]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_RX_FIR[4]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_RX_FIR[4]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_RX_FIR[6]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_RX_FIR[6]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|att_T_now[3]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|att_T_now[3]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[0]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[1]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[4]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[4]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[5]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[5]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[7]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[7]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt_1ms[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt_1ms[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt_1ms[11]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt_1ms[11]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt_1ms[12]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt_1ms[12]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt_1ms[13]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt_1ms[13]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_in[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_in[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_in[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_in[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_in[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_in[4]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_in[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_in[6]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|num_1ms[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|num_1ms[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|num_1ms[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|num_1ms[4]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rd_n                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rd_n~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_4ub:wrptr_g1p|counter7a0                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_4ub:wrptr_g1p|counter7a0~DUPLICATE                                                                                                                                 ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_4ub:wrptr_g1p|parity8                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_4ub:wrptr_g1p|parity8~DUPLICATE                                                                                                                                    ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_8g6:rdptr_g1p|counter5a1                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_8g6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                 ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|wrptr_g[2]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|wrptr_g[2]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|state[2]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|state_breakpoint[1]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|state_breakpoint[1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|cnt_frame[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|cnt_frame[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|cnt_frame[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|cnt_frame[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|rdreq                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|rdreq~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_4ub:wrptr_g1p|counter7a1                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_4ub:wrptr_g1p|counter7a1~DUPLICATE                                                                                                                            ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_8g6:rdptr_g1p|counter5a0                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_8g6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                            ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_8g6:rdptr_g1p|counter5a1                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_8g6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                            ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|rdptr_g[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|rdptr_g[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|rdptr_g[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|rdptr_g[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|wrptr_g[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|wrptr_g[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|wrptr_g[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|wrptr_g[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|wr_n                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|wr_n~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; AD9361:AD9361_inst|cnt64[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|cnt64[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; AD9361:AD9361_inst|cnt64[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|cnt64[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; AD9361:AD9361_inst|manage_top:manage_top_inst|cnt0[2]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|manage_top:manage_top_inst|cnt0[2]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; AD9361:AD9361_inst|manage_top:manage_top_inst|cnt0[5]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AD9361:AD9361_inst|manage_top:manage_top_inst|cnt0[5]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude1:theAverageMagnitude1|\Sequence_rsrvd_fix_clkproc:Sequence_rsrvd_fix_c[1]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude1:theAverageMagnitude1|\Sequence_rsrvd_fix_clkproc:Sequence_rsrvd_fix_c[1]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3|\Sequence_rsrvd_fix_clkproc:Sequence_rsrvd_fix_c[3]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3|\Sequence_rsrvd_fix_clkproc:Sequence_rsrvd_fix_c[3]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3|dspba_delay:redist5_MCC150_TransceiverBPSK_AverageMagnitude3_latch_1L_Mux_x_q_1|delay_signals[0][13]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3|dspba_delay:redist5_MCC150_TransceiverBPSK_AverageMagnitude3_latch_1L_Mux_x_q_1|delay_signals[0][13]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3|dspba_delay:redist5_MCC150_TransceiverBPSK_AverageMagnitude3_latch_1L_Mux_x_q_1|delay_signals[0][17]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3|dspba_delay:redist5_MCC150_TransceiverBPSK_AverageMagnitude3_latch_1L_Mux_x_q_1|delay_signals[0][17]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|CORDIC1_PAddSubPi_00_CORDIC1_SelectP_00_merged_o[6]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|CORDIC1_PAddSubPi_00_CORDIC1_SelectP_00_merged_o[6]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|CORDIC1_PAddSubPi_00_CORDIC1_SelectP_00_merged_o[7]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|CORDIC1_PAddSubPi_00_CORDIC1_SelectP_00_merged_o[7]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|CORDIC1_PAddSubPi_00_CORDIC1_SelectP_00_merged_o[9]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|CORDIC1_PAddSubPi_00_CORDIC1_SelectP_00_merged_o[9]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|CORDIC1_PAddSubPi_00_CORDIC1_SelectP_00_merged_o[10]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|CORDIC1_PAddSubPi_00_CORDIC1_SelectP_00_merged_o[10]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|CORDIC1_PAddSubPi_00_CORDIC1_SelectP_00_merged_o[11]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|CORDIC1_PAddSubPi_00_CORDIC1_SelectP_00_merged_o[11]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][0]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][0]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][2]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][2]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][3]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][3]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][5]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][5]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][6]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][6]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][10]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][10]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][12]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][12]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][13]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][13]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][14]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][14]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][15]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][15]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][20]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult2_cma_s[0][20]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_s[0][7]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_s[0][7]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_s[0][8]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_s[0][8]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_s[0][9]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_s[0][9]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_s[0][20]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_s[0][20]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_s[0][22]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_s[0][22]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_s[0][24]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_s[0][24]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist4_ChannelIn_in_1_I_in_5_outputreg|delay_signals[0][0]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist4_ChannelIn_in_1_I_in_5_outputreg|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist4_ChannelIn_in_1_I_in_5_outputreg|delay_signals[0][1]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist4_ChannelIn_in_1_I_in_5_outputreg|delay_signals[0][1]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist4_ChannelIn_in_1_I_in_5_outputreg|delay_signals[0][2]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist4_ChannelIn_in_1_I_in_5_outputreg|delay_signals[0][2]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist4_ChannelIn_in_1_I_in_5_outputreg|delay_signals[0][11]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist4_ChannelIn_in_1_I_in_5_outputreg|delay_signals[0][11]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist5_ChannelIn_in_2_Q_in_5_outputreg|delay_signals[0][1]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist5_ChannelIn_in_2_Q_in_5_outputreg|delay_signals[0][1]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist5_ChannelIn_in_2_Q_in_5_outputreg|delay_signals[0][2]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist5_ChannelIn_in_2_Q_in_5_outputreg|delay_signals[0][2]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist5_ChannelIn_in_2_Q_in_5_outputreg|delay_signals[0][4]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist5_ChannelIn_in_2_Q_in_5_outputreg|delay_signals[0][4]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|redist4_ChannelIn_in_1_I_in_5_rdcnt_i[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|redist4_ChannelIn_in_1_I_in_5_rdcnt_i[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|redist4_ChannelIn_in_1_I_in_5_rdcnt_i[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|redist4_ChannelIn_in_1_I_in_5_rdcnt_i[1]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|redist5_ChannelIn_in_2_Q_in_5_rdcnt_i[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|redist5_ChannelIn_in_2_Q_in_5_rdcnt_i[1]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation|Counter_i[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation|Counter_i[0]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation|MCC150_TransceiverBPSK_Decimation_Subsystem1_Select1_x_q[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation|MCC150_TransceiverBPSK_Decimation_Subsystem1_Select1_x_q[0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation|MCC150_TransceiverBPSK_Decimation_Subsystem1_Select_x_q[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation|MCC150_TransceiverBPSK_Decimation_Subsystem1_Select_x_q[1]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation|MCC150_TransceiverBPSK_Decimation_Subsystem1_Select_x_q[9]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation|MCC150_TransceiverBPSK_Decimation_Subsystem1_Select_x_q[9]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|\u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|\u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[1]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|\u0_m0_wo0_symSuppress_2_seq_clkproc:u0_m0_wo0_symSuppress_2_seq_c[0]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|\u0_m0_wo0_symSuppress_2_seq_clkproc:u0_m0_wo0_symSuppress_2_seq_c[0]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|\u0_m0_wo0_symSuppress_2_seq_clkproc:u0_m0_wo0_symSuppress_2_seq_c[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|\u0_m0_wo0_symSuppress_2_seq_clkproc:u0_m0_wo0_symSuppress_2_seq_c[1]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|\u0_m0_wo0_symSuppress_2_seq_clkproc:u0_m0_wo0_symSuppress_2_seq_c[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|\u0_m0_wo0_symSuppress_2_seq_clkproc:u0_m0_wo0_symSuppress_2_seq_c[2]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_ca5_i[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_ca5_i[1]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_run_count[4]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_run_count[4]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_symSuppress_0_seq_q[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_symSuppress_0_seq_q[0]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[0]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_wi0_r0_delayr1_wraddr_q[0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_wi0_r0_delayr1_wraddr_q[0]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|dspba_delay:redist0_r_uid113_leadingZeros_uid15_Sqrt_q_5|delay_signals[0][1]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|dspba_delay:redist0_r_uid113_leadingZeros_uid15_Sqrt_q_5|delay_signals[0][1]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|dspba_delay:redist0_r_uid113_leadingZeros_uid15_Sqrt_q_5|delay_signals[0][0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|dspba_delay:redist0_r_uid113_leadingZeros_uid15_Sqrt_q_5|delay_signals[0][0]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[1][0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[1][0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[2][1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[2][1]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[2][2]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[2][2]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[2][4]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[2][4]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[2][5]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[2][5]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[3][2]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[3][2]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[3][6]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[3][6]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[3][10]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[3][10]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[4][9]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[4][9]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[6][0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[6][0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[6][10]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[6][10]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[7][2]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[7][2]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[8][0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[8][0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[8][8]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[8][8]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[9][4]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[9][4]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[9][11]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[9][11]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[11][11]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[11][11]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[12][7]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[12][7]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[13][7]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[13][7]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[13][8]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[13][8]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[14][11]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[14][11]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[15][10]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[15][10]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[18][3]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[18][3]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[18][7]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[18][7]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[19][7]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[19][7]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[20][0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[20][0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[20][9]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[20][9]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[22][5]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[22][5]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[22][6]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[22][6]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[22][11]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[22][11]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[23][1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|u0_m0_wo0_cma0_a0[23][1]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[1][0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[1][0]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[2][8]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[2][8]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[2][9]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[2][9]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[3][9]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[3][9]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[4][7]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[4][7]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[5][5]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[5][5]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[5][11]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[5][11]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[6][2]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[6][2]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[6][3]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[6][3]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[13][6]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[13][6]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[13][10]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[13][10]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[15][0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[15][0]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[17][1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[17][1]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[17][2]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[17][2]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[21][1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[21][1]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[23][8]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[23][8]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[23][10]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_a0[23][10]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|dspba_delay:SampleDelay1|delay_signals[0][0]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|dspba_delay:SampleDelay1|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|dspba_delay:SampleDelay1|delay_signals[0][1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|dspba_delay:SampleDelay1|delay_signals[0][1]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE                                                                                                                                 ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[4]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[4]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 13616 ) ; 0.00 % ( 0 / 13616 )       ; 0.00 % ( 0 / 13616 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 13616 ) ; 0.00 % ( 0 / 13616 )       ; 0.00 % ( 0 / 13616 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 11690 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 188 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1682 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 56 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in Z:/Lab 4/output_files/MCC150_top.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,823 / 41,910        ; 9 %   ;
; ALMs needed [=A-B+C]                                        ; 3,823                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5,485 / 41,910        ; 13 %  ;
;         [a] ALMs used for LUT logic and registers           ; 620                   ;       ;
;         [b] ALMs used for LUT logic                         ; 2,920                 ;       ;
;         [c] ALMs used for registers                         ; 1,845                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 100                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,707 / 41,910        ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 45 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 45                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 796 / 4,191           ; 19 %  ;
;     -- Logic LABs                                           ; 786                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 10                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 5,908                 ;       ;
;     -- 7 input functions                                    ; 203                   ;       ;
;     -- 6 input functions                                    ; 1,167                 ;       ;
;     -- 5 input functions                                    ; 1,206                 ;       ;
;     -- 4 input functions                                    ; 707                   ;       ;
;     -- <=3 input functions                                  ; 2,625                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,529                 ;       ;
; Memory ALUT usage                                           ; 132                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 132                   ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 5,279                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 4,928 / 83,820        ; 6 %   ;
;         -- Secondary logic registers                        ; 351 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 5,098                 ;       ;
;         -- Routing optimization registers                   ; 181                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 43 / 499              ; 9 %   ;
;     -- Clock pins                                           ; 2 / 11                ; 18 %  ;
;     -- Dedicated input pins                                 ; 3 / 39                ; 8 %   ;
; I/O registers                                               ; 14                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 51 / 553              ; 9 %   ;
; Total MLAB memory bits                                      ; 480                   ;       ;
; Total block memory bits                                     ; 372,020 / 5,662,720   ; 7 %   ;
; Total block memory implementation bits                      ; 522,240 / 5,662,720   ; 9 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 35 / 112              ; 31 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 6                     ;       ;
;     -- Global clocks                                        ; 6 / 16                ; 38 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 4.1% / 4.0% / 4.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 30.6% / 30.9% / 29.7% ;       ;
; Maximum fan-out                                             ; 4535                  ;       ;
; Highest non-global fan-out                                  ; 670                   ;       ;
; Total fan-out                                               ; 45332                 ;       ;
; Average fan-out                                             ; 3.48                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3482 / 41910 ( 8 % )  ; 62 / 41910 ( < 1 % ) ; 279 / 41910 ( < 1 % )          ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 3482                  ; 62                   ; 279                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4762 / 41910 ( 11 % ) ; 73 / 41910 ( < 1 % ) ; 651 / 41910 ( 2 % )            ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 488                   ; 24                   ; 108                            ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2813                  ; 28                   ; 80                             ; 0                              ;
;         [c] ALMs used for registers                         ; 1361                  ; 21                   ; 463                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 100                   ; 0                    ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1325 / 41910 ( 3 % )  ; 11 / 41910 ( < 1 % ) ; 372 / 41910 ( < 1 % )          ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 45 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 45                    ; 0                    ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 679 / 4191 ( 16 % )   ; 13 / 4191 ( < 1 % )  ; 127 / 4191 ( 3 % )             ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 669                   ; 13                   ; 127                            ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 10                    ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 5611                  ; 97                   ; 332                            ; 0                              ;
;     -- 7 input functions                                    ; 201                   ; 2                    ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 1073                  ; 14                   ; 80                             ; 0                              ;
;     -- 5 input functions                                    ; 1085                  ; 21                   ; 100                            ; 0                              ;
;     -- 4 input functions                                    ; 663                   ; 22                   ; 22                             ; 0                              ;
;     -- <=3 input functions                                  ; 2457                  ; 38                   ; 130                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1016                  ; 20                   ; 493                            ; 0                              ;
; Memory ALUT usage                                           ; 132                   ; 0                    ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 132                   ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;                                ;
;         -- Primary logic registers                          ; 3696 / 83820 ( 4 % )  ; 90 / 83820 ( < 1 % ) ; 1142 / 83820 ( 1 % )           ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 199 / 83820 ( < 1 % ) ; 4 / 83820 ( < 1 % )  ; 148 / 83820 ( < 1 % )          ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;                                ;
;         -- Design implementation registers                  ; 3732                  ; 91                   ; 1275                           ; 0                              ;
;         -- Routing optimization registers                   ; 163                   ; 3                    ; 15                             ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
;                                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                                    ; 26                    ; 0                    ; 0                              ; 17                             ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ; 14                             ;
; Total block memory bits                                     ; 214324                ; 0                    ; 157696                         ; 0                              ;
; Total block memory implementation bits                      ; 358400                ; 0                    ; 163840                         ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 35 / 553 ( 6 % )      ; 0 / 553 ( 0 % )      ; 16 / 553 ( 2 % )               ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 35 / 112 ( 31 % )     ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                ; 5 / 116 ( 4 % )                ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ; 7 / 400 ( 1 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 2 / 6 ( 33 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )                 ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 2 / 6 ( 33 % )                 ;
;                                                             ;                       ;                      ;                                ;                                ;
; Connections                                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                                    ; 4335                  ; 137                  ; 1752                           ; 3                              ;
;     -- Registered Input Connections                         ; 3986                  ; 104                  ; 1392                           ; 0                              ;
;     -- Output Connections                                   ; 156                   ; 249                  ; 34                             ; 5788                           ;
;     -- Registered Output Connections                        ; 132                   ; 249                  ; 0                              ; 73                             ;
;                                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                                    ; 42247                 ; 954                  ; 6595                           ; 5908                           ;
;     -- Registered Connections                               ; 19056                 ; 745                  ; 4370                           ; 73                             ;
;                                                             ;                       ;                      ;                                ;                                ;
; External Connections                                        ;                       ;                      ;                                ;                                ;
;     -- Top                                                  ; 0                     ; 0                    ; 154                            ; 4337                           ;
;     -- sld_hub:auto_hub                                     ; 0                     ; 20                   ; 240                            ; 126                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 154                   ; 240                  ; 64                             ; 1328                           ;
;     -- hard_block:auto_generated_inst                       ; 4337                  ; 126                  ; 1328                           ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                                          ; 14                    ; 45                   ; 300                            ; 16                             ;
;     -- Output Ports                                         ; 95                    ; 62                   ; 169                            ; 28                             ;
;     -- Bidir Ports                                          ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 4                    ; 81                             ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 29                   ; 155                            ; 13                             ;
;                                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 37                             ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 19                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 25                   ; 81                             ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 30                   ; 95                             ; 1                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 29                   ; 157                            ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                       ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination  ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+-----------+
; areset_n         ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 3514                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ; no        ;
; rx_clk_in        ; H15   ; 8A       ; 40           ; 81           ; 0            ; 130                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; rx_clk_in(n)     ; G15   ; 8A       ; 40           ; 81           ; 17           ; 0                     ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; rx_data_in[0]    ; D11   ; 8A       ; 34           ; 81           ; 40           ; 0                     ; 4                  ; no     ; yes            ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; rx_data_in[0](n) ; D10   ; 8A       ; 34           ; 81           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; rx_data_in[1]    ; E12   ; 8A       ; 22           ; 81           ; 0            ; 0                     ; 4                  ; no     ; yes            ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; rx_data_in[1](n) ; D12   ; 8A       ; 22           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; rx_data_in[2]    ; E9    ; 8A       ; 30           ; 81           ; 0            ; 0                     ; 4                  ; no     ; yes            ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; rx_data_in[2](n) ; D9    ; 8A       ; 30           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; rx_data_in[3]    ; B6    ; 8A       ; 14           ; 81           ; 0            ; 0                     ; 4                  ; no     ; yes            ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; rx_data_in[3](n) ; B5    ; 8A       ; 14           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; rx_data_in[4]    ; F11   ; 8A       ; 18           ; 81           ; 40           ; 0                     ; 4                  ; no     ; yes            ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; rx_data_in[4](n) ; E11   ; 8A       ; 18           ; 81           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; rx_data_in[5]    ; C13   ; 8A       ; 38           ; 81           ; 0            ; 0                     ; 4                  ; no     ; yes            ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; rx_data_in[5](n) ; B12   ; 8A       ; 38           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; rx_frame_in      ; F13   ; 8A       ; 26           ; 81           ; 40           ; 0                     ; 49                 ; no     ; yes            ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; rx_frame_in(n)   ; E13   ; 8A       ; 26           ; 81           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; spi_miso         ; G11   ; 8A       ; 10           ; 81           ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ; no        ;
; sys_clk          ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 10                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off          ; --                        ; User                 ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ad9361_en_agc     ; C5    ; 8A       ; 22           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; 12mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ad9361_enable     ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; 12mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ad9361_resetb     ; C4    ; 8A       ; 20           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; 12mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ad9361_sync       ; D5    ; 8A       ; 20           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; 12mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ad9361_txnrx      ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; 12mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; spi_clk           ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; 12mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; spi_csn           ; A8    ; 8A       ; 34           ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; 12mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; spi_mosi          ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; 12mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_clk_out        ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_clk_out(n)     ; A10   ; 8A       ; 38           ; 81           ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_data_out[0]    ; E1    ; 8A       ; 6            ; 81           ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_data_out[0](n) ; D1    ; 8A       ; 6            ; 81           ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_data_out[1]    ; D2    ; 8A       ; 12           ; 81           ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_data_out[1](n) ; C2    ; 8A       ; 12           ; 81           ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_data_out[2]    ; C3    ; 8A       ; 14           ; 81           ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_data_out[2](n) ; B3    ; 8A       ; 14           ; 81           ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_data_out[3]    ; B2    ; 8A       ; 16           ; 81           ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_data_out[3](n) ; B1    ; 8A       ; 16           ; 81           ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_data_out[4]    ; A4    ; 8A       ; 24           ; 81           ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_data_out[4](n) ; A3    ; 8A       ; 24           ; 81           ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_data_out[5]    ; E4    ; 8A       ; 10           ; 81           ; 74           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_data_out[5](n) ; D4    ; 8A       ; 10           ; 81           ; 91           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_frame_out      ; E3    ; 8A       ; 8            ; 81           ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tx_frame_out(n)   ; E2    ; 8A       ; 8            ; 81           ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 48 ( 2 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 41 / 80 ( 51 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; tx_data_out[4](n)               ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; tx_data_out[4]                  ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; spi_csn                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; tx_clk_out(n)                   ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A11      ; 463        ; 8A             ; tx_clk_out                      ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ; 35         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; areset_n                        ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; tx_data_out[3](n)               ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; tx_data_out[3]                  ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; tx_data_out[2](n)               ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; rx_data_in[3](n)                ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B6       ; 510        ; 8A             ; rx_data_in[3]                   ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; ad9361_enable                   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; rx_data_in[5](n)                ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; tx_data_out[1](n)               ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; tx_data_out[2]                  ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C4       ; 501        ; 8A             ; ad9361_resetb                   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 497        ; 8A             ; ad9361_en_agc                   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; ad9361_txnrx                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; rx_data_in[5]                   ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; tx_data_out[0](n)               ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; tx_data_out[1]                  ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; tx_data_out[5](n)               ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 499        ; 8A             ; ad9361_sync                     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; rx_data_in[2](n)                ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D10      ; 472        ; 8A             ; rx_data_in[0](n)                ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D11      ; 470        ; 8A             ; rx_data_in[0]                   ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; rx_data_in[1](n)                ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; tx_data_out[0]                  ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; tx_frame_out(n)                 ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; tx_frame_out                    ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E4       ; 519        ; 8A             ; tx_data_out[5]                  ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; rx_data_in[2]                   ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; rx_data_in[4](n)                ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; rx_data_in[1]                   ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; rx_frame_in(n)                  ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; rx_data_in[4]                   ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; rx_frame_in                     ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; spi_miso                        ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; rx_clk_in(n)                    ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; spi_clk                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; spi_mosi                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; rx_clk_in                       ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ; 3          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 19         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; sys_clk                         ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                             ;                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; AD9361:AD9361_inst|PLL_TR:pll_tr_inst|PLL_TR_0002:pll_tr_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                        ;                            ;
;     -- PLL Type                                                                                                                                             ; Integer PLL                ;
;     -- PLL Location                                                                                                                                         ; FRACTIONALPLL_X0_Y56_N0    ;
;     -- PLL Feedback clock type                                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                                        ; High                       ;
;         -- PLL Bandwidth Range                                                                                                                              ; 3700000 to 1500000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                            ; 80.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                    ; 800.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                    ; 60.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                    ; 160.000000 MHz             ;
;     -- PLL Enable                                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                                              ; N/A                        ;
;     -- M Counter                                                                                                                                            ; 20                         ;
;     -- N Counter                                                                                                                                            ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                                   ; PLLREFCLKSELECT_X0_Y62_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                           ; clk_1                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                              ; N/A                        ;
;             -- CLKIN(1) source                                                                                                                              ; rx_clk_in~input            ;
;             -- CLKIN(2) source                                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                   ;                            ;
;         -- AD9361:AD9361_inst|PLL_TR:pll_tr_inst|PLL_TR_0002:pll_tr_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                         ;                            ;
;             -- Output Clock Frequency                                                                                                                       ; 160.0 MHz                  ;
;             -- Output Clock Location                                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y60_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                    ; 5                          ;
;             -- C Counter PH Mux PRST                                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                                               ; 1                          ;
;         -- AD9361:AD9361_inst|PLL_TR:pll_tr_inst|PLL_TR_0002:pll_tr_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                         ;                            ;
;             -- Output Clock Frequency                                                                                                                       ; 40.0 MHz                   ;
;             -- Output Clock Location                                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y63_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                  ; 72.000000 degrees          ;
;             -- C Counter                                                                                                                                    ; 20                         ;
;             -- C Counter PH Mux PRST                                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                                               ; 5                          ;
;                                                                                                                                                             ;                            ;
; AD9361:AD9361_inst|PLL_CONFIGER:pll_configer_inst|PLL_CONFIGER_0002:pll_configer_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                                         ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                    ; 400.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                    ; 100.000000 MHz             ;
;     -- PLL Enable                                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                                              ; 0 / 4294967296             ;
;     -- M Counter                                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                                   ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                           ; clk_2                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                              ; N/A                        ;
;             -- CLKIN(1) source                                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                              ; sys_clk~input              ;
;             -- CLKIN(3) source                                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                   ;                            ;
;         -- AD9361:AD9361_inst|PLL_CONFIGER:pll_configer_inst|PLL_CONFIGER_0002:pll_configer_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                       ; 25.0 MHz                   ;
;             -- Output Clock Location                                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                    ; 16                         ;
;             -- C Counter PH Mux PRST                                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                                               ; 1                          ;
;                                                                                                                                                             ;                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |MCC150_top                                                                                                                             ; 3823.0 (0.3)         ; 5484.0 (0.5)                     ; 1705.5 (0.2)                                      ; 44.5 (0.0)                       ; 100.0 (0.0)          ; 5908 (1)            ; 5279 (0)                  ; 14 (14)       ; 372020            ; 51    ; 35         ; 43   ; 0            ; |MCC150_top                                                                                                                                                                                                                                                                                                                                            ; MCC150_top                               ; work         ;
;    |AD9361:AD9361_inst|                                                                                                                 ; 1536.0 (4.5)         ; 1687.0 (5.0)                     ; 151.0 (0.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2194 (7)            ; 536 (9)                   ; 0 (0)         ; 8500              ; 8     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst                                                                                                                                                                                                                                                                                                                         ; AD9361                                   ; work         ;
;       |PLL_CONFIGER:pll_configer_inst|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|PLL_CONFIGER:pll_configer_inst                                                                                                                                                                                                                                                                                          ; PLL_CONFIGER                             ; PLL_CONFIGER ;
;          |PLL_CONFIGER_0002:pll_configer_inst|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|PLL_CONFIGER:pll_configer_inst|PLL_CONFIGER_0002:pll_configer_inst                                                                                                                                                                                                                                                      ; PLL_CONFIGER_0002                        ; PLL_CONFIGER ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|PLL_CONFIGER:pll_configer_inst|PLL_CONFIGER_0002:pll_configer_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                              ; altera_pll                               ; work         ;
;       |PLL_TR:pll_tr_inst|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|PLL_TR:pll_tr_inst                                                                                                                                                                                                                                                                                                      ; PLL_TR                                   ; PLL_TR       ;
;          |PLL_TR_0002:pll_tr_inst|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|PLL_TR:pll_tr_inst|PLL_TR_0002:pll_tr_inst                                                                                                                                                                                                                                                                              ; PLL_TR_0002                              ; PLL_TR       ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|PLL_TR:pll_tr_inst|PLL_TR_0002:pll_tr_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                      ; altera_pll                               ; work         ;
;       |ad9361_main:ad9361_main_inst|                                                                                                    ; 1507.3 (1441.8)      ; 1657.5 (1509.8)                  ; 150.2 (68.0)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2146 (2049)         ; 510 (208)                 ; 0 (0)         ; 8448              ; 7     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst                                                                                                                                                                                                                                                                                            ; ad9361_main                              ; work         ;
;          |ad9361_wr_rd:ad9361_wr_rd_inst|                                                                                               ; 34.3 (34.3)          ; 35.8 (35.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst                                                                                                                                                                                                                                                             ; ad9361_wr_rd                             ; work         ;
;          |receive_data_buf:receive_data_buf_inst|                                                                                       ; 11.0 (0.3)           ; 66.5 (47.2)                      ; 55.5 (47.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 139 (97)                  ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst                                                                                                                                                                                                                                                     ; receive_data_buf                         ; work         ;
;             |DDIO_IN:DDIO_IN_frame|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_frame                                                                                                                                                                                                                               ; DDIO_IN                                  ; work         ;
;                |altddio_in:ALTDDIO_IN_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_frame|altddio_in:ALTDDIO_IN_component                                                                                                                                                                                               ; altddio_in                               ; work         ;
;                   |ddio_in_v9f:auto_generated|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_frame|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated                                                                                                                                                                    ; ddio_in_v9f                              ; work         ;
;             |DDIO_IN:DDIO_IN_inst|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_inst                                                                                                                                                                                                                                ; DDIO_IN                                  ; work         ;
;                |altddio_in:ALTDDIO_IN_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_inst|altddio_in:ALTDDIO_IN_component                                                                                                                                                                                                ; altddio_in                               ; work         ;
;                   |ddio_in_v9f:auto_generated|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_inst|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated                                                                                                                                                                     ; ddio_in_v9f                              ; work         ;
;             |IO_BUF:IO_BUF_inst_data_in|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|IO_BUF:IO_BUF_inst_data_in                                                                                                                                                                                                                          ; IO_BUF                                   ; work         ;
;                |IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|IO_BUF:IO_BUF_inst_data_in|IO_BUF_iobuf_in_41i:IO_BUF_iobuf_in_41i_component                                                                                                                                                                        ; IO_BUF_iobuf_in_41i                      ; work         ;
;             |transmit_data_fifo:receive_data_fifo_U2|                                                                                   ; 10.8 (0.0)           ; 19.3 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 42 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2                                                                                                                                                                                                             ; transmit_data_fifo                       ; work         ;
;                |dcfifo:dcfifo_component|                                                                                                ; 10.8 (0.0)           ; 19.3 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 42 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component                                                                                                                                                                                     ; dcfifo                                   ; work         ;
;                   |dcfifo_02k1:auto_generated|                                                                                          ; 10.8 (2.2)           ; 19.3 (4.9)                       ; 8.5 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (4)              ; 42 (13)                   ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated                                                                                                                                                          ; dcfifo_02k1                              ; work         ;
;                      |a_graycounter_4ub:wrptr_g1p|                                                                                      ; 2.9 (2.9)            ; 3.5 (3.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_4ub:wrptr_g1p                                                                                                                              ; a_graycounter_4ub                        ; work         ;
;                      |a_graycounter_8g6:rdptr_g1p|                                                                                      ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_8g6:rdptr_g1p                                                                                                                              ; a_graycounter_8g6                        ; work         ;
;                      |alt_synch_pipe_c9l:rs_dgwp|                                                                                       ; 0.2 (0.0)            ; 3.3 (0.0)                        ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|alt_synch_pipe_c9l:rs_dgwp                                                                                                                               ; alt_synch_pipe_c9l                       ; work         ;
;                         |dffpipe_tu8:dffpipe10|                                                                                         ; 0.2 (0.2)            ; 3.3 (3.3)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10                                                                                                         ; dffpipe_tu8                              ; work         ;
;                      |alt_synch_pipe_d9l:ws_dgrp|                                                                                       ; 0.5 (0.0)            ; 2.6 (0.0)                        ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|alt_synch_pipe_d9l:ws_dgrp                                                                                                                               ; alt_synch_pipe_d9l                       ; work         ;
;                         |dffpipe_uu8:dffpipe13|                                                                                         ; 0.5 (0.5)            ; 2.6 (2.6)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13                                                                                                         ; dffpipe_uu8                              ; work         ;
;                      |altsyncram_6ia1:fifo_ram|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram                                                                                                                                 ; altsyncram_6ia1                          ; work         ;
;                      |cmpr_su5:rdempty_eq_comp|                                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|cmpr_su5:rdempty_eq_comp                                                                                                                                 ; cmpr_su5                                 ; work         ;
;                      |cmpr_su5:wrfull_eq_comp|                                                                                          ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|cmpr_su5:wrfull_eq_comp                                                                                                                                  ; cmpr_su5                                 ; work         ;
;          |rom_128byte_RX_GAIN_DATA1_H:rom_128byte_RX_GAIN_DATA1_inst|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128byte_RX_GAIN_DATA1_H:rom_128byte_RX_GAIN_DATA1_inst                                                                                                                                                                                                                                 ; rom_128byte_RX_GAIN_DATA1_H              ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128byte_RX_GAIN_DATA1_H:rom_128byte_RX_GAIN_DATA1_inst|altsyncram:altsyncram_component                                                                                                                                                                                                 ; altsyncram                               ; work         ;
;                |altsyncram_j5i1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128byte_RX_GAIN_DATA1_H:rom_128byte_RX_GAIN_DATA1_inst|altsyncram:altsyncram_component|altsyncram_j5i1:auto_generated                                                                                                                                                                  ; altsyncram_j5i1                          ; work         ;
;          |rom_128byte_RX_GAIN_DATA2_H:rom_128byte_RX_GAIN_DATA2_inst|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128byte_RX_GAIN_DATA2_H:rom_128byte_RX_GAIN_DATA2_inst                                                                                                                                                                                                                                 ; rom_128byte_RX_GAIN_DATA2_H              ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128byte_RX_GAIN_DATA2_H:rom_128byte_RX_GAIN_DATA2_inst|altsyncram:altsyncram_component                                                                                                                                                                                                 ; altsyncram                               ; work         ;
;                |altsyncram_k5i1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128byte_RX_GAIN_DATA2_H:rom_128byte_RX_GAIN_DATA2_inst|altsyncram:altsyncram_component|altsyncram_k5i1:auto_generated                                                                                                                                                                  ; altsyncram_k5i1                          ; work         ;
;          |rom_128byte_RX_GAIN_DATA3_H:rom_128byte_RX_GAIN_DATA3_inst|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128byte_RX_GAIN_DATA3_H:rom_128byte_RX_GAIN_DATA3_inst                                                                                                                                                                                                                                 ; rom_128byte_RX_GAIN_DATA3_H              ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128byte_RX_GAIN_DATA3_H:rom_128byte_RX_GAIN_DATA3_inst|altsyncram:altsyncram_component                                                                                                                                                                                                 ; altsyncram                               ; work         ;
;                |altsyncram_l5i1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128byte_RX_GAIN_DATA3_H:rom_128byte_RX_GAIN_DATA3_inst|altsyncram:altsyncram_component|altsyncram_l5i1:auto_generated                                                                                                                                                                  ; altsyncram_l5i1                          ; work         ;
;          |rom_128word_RX_fir:rom_128word_RX_fir_inst|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128word_RX_fir:rom_128word_RX_fir_inst                                                                                                                                                                                                                                                 ; rom_128word_RX_fir                       ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128word_RX_fir:rom_128word_RX_fir_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                 ; altsyncram                               ; work         ;
;                |altsyncram_rch1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128word_RX_fir:rom_128word_RX_fir_inst|altsyncram:altsyncram_component|altsyncram_rch1:auto_generated                                                                                                                                                                                  ; altsyncram_rch1                          ; work         ;
;          |rom_128word_TX_fir:rom_128word_TX_fir_inst|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128word_TX_fir:rom_128word_TX_fir_inst                                                                                                                                                                                                                                                 ; rom_128word_TX_fir                       ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128word_TX_fir:rom_128word_TX_fir_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                 ; altsyncram                               ; work         ;
;                |altsyncram_tch1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128word_TX_fir:rom_128word_TX_fir_inst|altsyncram:altsyncram_component|altsyncram_tch1:auto_generated                                                                                                                                                                                  ; altsyncram_tch1                          ; work         ;
;          |rom_16byte_Mixer_Bias:rom_16byte_Mixer_Bias_inst|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_16byte_Mixer_Bias:rom_16byte_Mixer_Bias_inst                                                                                                                                                                                                                                           ; rom_16byte_Mixer_Bias                    ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_16byte_Mixer_Bias:rom_16byte_Mixer_Bias_inst|altsyncram:altsyncram_component                                                                                                                                                                                                           ; altsyncram                               ; work         ;
;                |altsyncram_ikh1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_16byte_Mixer_Bias:rom_16byte_Mixer_Bias_inst|altsyncram:altsyncram_component|altsyncram_ikh1:auto_generated                                                                                                                                                                            ; altsyncram_ikh1                          ; work         ;
;          |rom_16byte_Mixer_GM:rom_16byte_Mixer_GM_inst|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_16byte_Mixer_GM:rom_16byte_Mixer_GM_inst                                                                                                                                                                                                                                               ; rom_16byte_Mixer_GM                      ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_16byte_Mixer_GM:rom_16byte_Mixer_GM_inst|altsyncram:altsyncram_component                                                                                                                                                                                                               ; altsyncram                               ; work         ;
;                |altsyncram_7eh1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_16byte_Mixer_GM:rom_16byte_Mixer_GM_inst|altsyncram:altsyncram_component|altsyncram_7eh1:auto_generated                                                                                                                                                                                ; altsyncram_7eh1                          ; work         ;
;          |rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst                                                                                                                                                                                                                                           ; rom_16byte_Mixer_Gain                    ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst|altsyncram:altsyncram_component                                                                                                                                                                                                           ; altsyncram                               ; work         ;
;                |altsyncram_hkh1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst|altsyncram:altsyncram_component|altsyncram_hkh1:auto_generated                                                                                                                                                                            ; altsyncram_hkh1                          ; work         ;
;          |rom_64byte_AD_SETUP:rom_64byte_AD_SETUP_inst|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_64byte_AD_SETUP:rom_64byte_AD_SETUP_inst                                                                                                                                                                                                                                               ; rom_64byte_AD_SETUP                      ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_64byte_AD_SETUP:rom_64byte_AD_SETUP_inst|altsyncram:altsyncram_component                                                                                                                                                                                                               ; altsyncram                               ; work         ;
;                |altsyncram_ceh1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_64byte_AD_SETUP:rom_64byte_AD_SETUP_inst|altsyncram:altsyncram_component|altsyncram_ceh1:auto_generated                                                                                                                                                                                ; altsyncram_ceh1                          ; work         ;
;          |transmit_data_buf:transmitter_data_buf_inst|                                                                                  ; 20.2 (9.2)           ; 45.3 (25.6)                      ; 25.2 (16.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (11)             ; 103 (58)                  ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst                                                                                                                                                                                                                                                ; transmit_data_buf                        ; work         ;
;             |transmit_data_fifo:transmit_data_fifo_U|                                                                                   ; 11.0 (0.0)           ; 19.8 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 45 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U                                                                                                                                                                                                        ; transmit_data_fifo                       ; work         ;
;                |dcfifo:dcfifo_component|                                                                                                ; 11.0 (0.0)           ; 19.8 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 45 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component                                                                                                                                                                                ; dcfifo                                   ; work         ;
;                   |dcfifo_02k1:auto_generated|                                                                                          ; 11.0 (2.0)           ; 19.8 (5.0)                       ; 8.8 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (4)              ; 45 (16)                   ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated                                                                                                                                                     ; dcfifo_02k1                              ; work         ;
;                      |a_graycounter_4ub:wrptr_g1p|                                                                                      ; 2.7 (2.7)            ; 3.4 (3.4)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_4ub:wrptr_g1p                                                                                                                         ; a_graycounter_4ub                        ; work         ;
;                      |a_graycounter_8g6:rdptr_g1p|                                                                                      ; 3.6 (3.6)            ; 4.6 (4.6)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|a_graycounter_8g6:rdptr_g1p                                                                                                                         ; a_graycounter_8g6                        ; work         ;
;                      |alt_synch_pipe_c9l:rs_dgwp|                                                                                       ; 1.1 (0.0)            ; 2.5 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|alt_synch_pipe_c9l:rs_dgwp                                                                                                                          ; alt_synch_pipe_c9l                       ; work         ;
;                         |dffpipe_tu8:dffpipe10|                                                                                         ; 1.1 (1.1)            ; 2.5 (2.5)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10                                                                                                    ; dffpipe_tu8                              ; work         ;
;                      |alt_synch_pipe_d9l:ws_dgrp|                                                                                       ; 0.1 (0.0)            ; 2.7 (0.0)                        ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|alt_synch_pipe_d9l:ws_dgrp                                                                                                                          ; alt_synch_pipe_d9l                       ; work         ;
;                         |dffpipe_uu8:dffpipe13|                                                                                         ; 0.1 (0.1)            ; 2.7 (2.7)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13                                                                                                    ; dffpipe_uu8                              ; work         ;
;                      |altsyncram_6ia1:fifo_ram|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram                                                                                                                            ; altsyncram_6ia1                          ; work         ;
;                      |cmpr_su5:rdempty_eq_comp|                                                                                         ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|cmpr_su5:rdempty_eq_comp                                                                                                                            ; cmpr_su5                                 ; work         ;
;                      |cmpr_su5:wrfull_eq_comp|                                                                                          ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|cmpr_su5:wrfull_eq_comp                                                                                                                             ; cmpr_su5                                 ; work         ;
;       |manage_top:manage_top_inst|                                                                                                      ; 24.2 (21.2)          ; 24.5 (21.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (35)             ; 17 (13)                   ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|manage_top:manage_top_inst                                                                                                                                                                                                                                                                                              ; manage_top                               ; work         ;
;          |altshift_taps:locked_clk_d1_rtl_0|                                                                                            ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|manage_top:manage_top_inst|altshift_taps:locked_clk_d1_rtl_0                                                                                                                                                                                                                                                            ; altshift_taps                            ; work         ;
;             |shift_taps_ruu:auto_generated|                                                                                             ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|manage_top:manage_top_inst|altshift_taps:locked_clk_d1_rtl_0|shift_taps_ruu:auto_generated                                                                                                                                                                                                                              ; shift_taps_ruu                           ; work         ;
;                |altsyncram_fr91:altsyncram4|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|manage_top:manage_top_inst|altshift_taps:locked_clk_d1_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4                                                                                                                                                                                                  ; altsyncram_fr91                          ; work         ;
;                |cntr_phf:cntr1|                                                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|AD9361:AD9361_inst|manage_top:manage_top_inst|altshift_taps:locked_clk_d1_rtl_0|shift_taps_ruu:auto_generated|cntr_phf:cntr1                                                                                                                                                                                                               ; cntr_phf                                 ; work         ;
;    |MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|                                                                                 ; 1945.7 (0.0)         ; 3073.0 (0.0)                     ; 1171.8 (0.0)                                      ; 44.5 (0.0)                       ; 100.0 (0.0)          ; 3284 (0)            ; 3359 (0)                  ; 0 (0)         ; 205824            ; 27    ; 35         ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst                                                                                                                                                                                                                                                                                         ; MCC150_TransceiverBPSK                   ; work         ;
;       |MCC150_TransceiverBPSK_AverageMagnitude1:theAverageMagnitude1|                                                                   ; 32.4 (27.8)          ; 45.3 (28.0)                      ; 13.4 (0.4)                                        ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 53 (53)             ; 87 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude1:theAverageMagnitude1                                                                                                                                                                                                                           ; MCC150_TransceiverBPSK_AverageMagnitude1 ; work         ;
;          |dspba_delay:redist0_ChannelIn_in_2_dv_1|                                                                                      ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude1:theAverageMagnitude1|dspba_delay:redist0_ChannelIn_in_2_dv_1                                                                                                                                                                                   ; dspba_delay                              ; work         ;
;          |dspba_delay:redist1_ChannelIn_in_2_dv_2|                                                                                      ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude1:theAverageMagnitude1|dspba_delay:redist1_ChannelIn_in_2_dv_2                                                                                                                                                                                   ; dspba_delay                              ; work         ;
;          |dspba_delay:redist3_ChannelIn_in_1_Mag_2|                                                                                     ; 0.0 (0.0)            ; 11.3 (11.3)                      ; 11.3 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude1:theAverageMagnitude1|dspba_delay:redist3_ChannelIn_in_1_Mag_2                                                                                                                                                                                  ; dspba_delay                              ; work         ;
;          |dspba_delay:redist4_And_rsrvd_fix_q_1|                                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude1:theAverageMagnitude1|dspba_delay:redist4_And_rsrvd_fix_q_1                                                                                                                                                                                     ; dspba_delay                              ; work         ;
;          |dspba_delay:redist5_MCC150_TransceiverBPSK_AverageMagnitude1_latch_1L_Mux_x_q_1|                                              ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude1:theAverageMagnitude1|dspba_delay:redist5_MCC150_TransceiverBPSK_AverageMagnitude1_latch_1L_Mux_x_q_1                                                                                                                                           ; dspba_delay                              ; work         ;
;       |MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3|                                                                   ; 33.0 (27.8)          ; 43.5 (27.5)                      ; 11.0 (0.0)                                        ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 53 (53)             ; 88 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3                                                                                                                                                                                                                           ; MCC150_TransceiverBPSK_AverageMagnitude3 ; work         ;
;          |dspba_delay:redist0_ChannelIn_in_2_dv_1|                                                                                      ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3|dspba_delay:redist0_ChannelIn_in_2_dv_1                                                                                                                                                                                   ; dspba_delay                              ; work         ;
;          |dspba_delay:redist1_ChannelIn_in_2_dv_2|                                                                                      ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3|dspba_delay:redist1_ChannelIn_in_2_dv_2                                                                                                                                                                                   ; dspba_delay                              ; work         ;
;          |dspba_delay:redist3_ChannelIn_in_1_Mag_2|                                                                                     ; 0.5 (0.5)            ; 9.8 (9.8)                        ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3|dspba_delay:redist3_ChannelIn_in_1_Mag_2                                                                                                                                                                                  ; dspba_delay                              ; work         ;
;          |dspba_delay:redist5_MCC150_TransceiverBPSK_AverageMagnitude3_latch_1L_Mux_x_q_1|                                              ; 4.8 (4.8)            ; 5.7 (5.7)                        ; 1.2 (1.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3|dspba_delay:redist5_MCC150_TransceiverBPSK_AverageMagnitude3_latch_1L_Mux_x_q_1                                                                                                                                           ; dspba_delay                              ; work         ;
;       |MCC150_TransceiverBPSK_CPR:theCPR|                                                                                               ; 882.9 (852.7)        ; 911.3 (874.7)                    ; 71.9 (65.5)                                       ; 43.5 (43.5)                      ; 20.0 (0.0)           ; 1625 (1623)         ; 277 (229)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR                                                                                                                                                                                                                                                       ; MCC150_TransceiverBPSK_CPR               ; work         ;
;          |altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|                                                                        ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem                                                                                                                                                                                                 ; altera_syncram                           ; work         ;
;             |altera_syncram_f914:auto_generated|                                                                                        ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated                                                                                                                                                              ; altera_syncram_f914                      ; work         ;
;                |altsyncram_gmb4:altsyncram1|                                                                                            ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1                                                                                                                                  ; altsyncram_gmb4                          ; work         ;
;          |altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|                                                                        ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem                                                                                                                                                                                                 ; altera_syncram                           ; work         ;
;             |altera_syncram_f914:auto_generated|                                                                                        ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated                                                                                                                                                              ; altera_syncram_f914                      ; work         ;
;                |altsyncram_gmb4:altsyncram1|                                                                                            ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1                                                                                                                                  ; altsyncram_gmb4                          ; work         ;
;          |dspba_delay:redist0_Shift_fs_q_1|                                                                                             ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist0_Shift_fs_q_1                                                                                                                                                                                                                      ; dspba_delay                              ; work         ;
;          |dspba_delay:redist1_CORDIC1_AorB_00_q_2|                                                                                      ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist1_CORDIC1_AorB_00_q_2                                                                                                                                                                                                               ; dspba_delay                              ; work         ;
;          |dspba_delay:redist4_ChannelIn_in_1_I_in_5_outputreg|                                                                          ; 3.2 (3.2)            ; 5.0 (5.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist4_ChannelIn_in_1_I_in_5_outputreg                                                                                                                                                                                                   ; dspba_delay                              ; work         ;
;          |dspba_delay:redist5_ChannelIn_in_2_Q_in_5_outputreg|                                                                          ; 3.1 (3.1)            ; 5.0 (5.0)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|dspba_delay:redist5_ChannelIn_in_2_Q_in_5_outputreg                                                                                                                                                                                                   ; dspba_delay                              ; work         ;
;       |MCC150_TransceiverBPSK_Decimation:theDecimation|                                                                                 ; 14.0 (11.3)          ; 38.2 (26.3)                      ; 24.2 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 87 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation                                                                                                                                                                                                                                         ; MCC150_TransceiverBPSK_Decimation        ; work         ;
;          |dspba_delay:CmpEQ_delay|                                                                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation|dspba_delay:CmpEQ_delay                                                                                                                                                                                                                 ; dspba_delay                              ; work         ;
;          |dspba_delay:redist0_Counter_q_1|                                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation|dspba_delay:redist0_Counter_q_1                                                                                                                                                                                                         ; dspba_delay                              ; work         ;
;          |dspba_delay:redist1_CmpEQ_q_2|                                                                                                ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation|dspba_delay:redist1_CmpEQ_q_2                                                                                                                                                                                                           ; dspba_delay                              ; work         ;
;          |dspba_delay:redist3_ChannelIn_in_1_I_in_1|                                                                                    ; 0.7 (0.7)            ; 5.5 (5.5)                        ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation|dspba_delay:redist3_ChannelIn_in_1_I_in_1                                                                                                                                                                                               ; dspba_delay                              ; work         ;
;          |dspba_delay:redist4_ChannelIn_in_2_Q_in_1|                                                                                    ; 1.3 (1.3)            ; 5.1 (5.1)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation|dspba_delay:redist4_ChannelIn_in_2_Q_in_1                                                                                                                                                                                               ; dspba_delay                              ; work         ;
;       |MCC150_TransceiverBPSK_Demodulator:theDemodulator|                                                                               ; -0.3 (-0.3)          ; 0.5 (0.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Demodulator:theDemodulator                                                                                                                                                                                                                                       ; MCC150_TransceiverBPSK_Demodulator       ; work         ;
;       |MCC150_TransceiverBPSK_IndexUpdate:theIndexUpdate|                                                                               ; 11.3 (10.3)          ; 11.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 11 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_IndexUpdate:theIndexUpdate                                                                                                                                                                                                                                       ; MCC150_TransceiverBPSK_IndexUpdate       ; work         ;
;          |dspba_delay:redist0_ChannelIn_in_3_dv_1|                                                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_IndexUpdate:theIndexUpdate|dspba_delay:redist0_ChannelIn_in_3_dv_1                                                                                                                                                                                               ; dspba_delay                              ; work         ;
;          |dspba_delay:redist2_MCC150_TransceiverBPSK_IndexUpdate_latch_0L_Mux_x_q_1|                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_IndexUpdate:theIndexUpdate|dspba_delay:redist2_MCC150_TransceiverBPSK_IndexUpdate_latch_0L_Mux_x_q_1                                                                                                                                                             ; dspba_delay                              ; work         ;
;       |MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|                                                                     ; 151.8 (69.7)         ; 223.0 (119.0)                    ; 71.2 (49.3)                                       ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 142 (138)           ; 286 (232)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR                                                                                                                                                                                                                             ; MCC150_TransceiverBPSK_InterpolatingFIR  ; work         ;
;          |altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|                                                                             ; 30.7 (0.0)           ; 31.5 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem                                                                                                                                                                            ; altera_syncram                           ; work         ;
;             |altera_syncram_9a14:auto_generated|                                                                                        ; 30.7 (0.0)           ; 31.5 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated                                                                                                                                         ; altera_syncram_9a14                      ; work         ;
;                |altsyncram_anb4:altsyncram1|                                                                                            ; 30.7 (30.7)          ; 31.5 (31.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1                                                                                                             ; altsyncram_anb4                          ; work         ;
;          |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                                   ; 10.0 (0.0)           ; 10.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                                                                  ; altera_syncram                           ; work         ;
;             |altera_syncram_dbv3:auto_generated|                                                                                        ; 10.0 (0.0)           ; 10.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated                                                                                                                                               ; altera_syncram_dbv3                      ; work         ;
;                |altsyncram_eo94:altsyncram1|                                                                                            ; 10.0 (10.0)          ; 10.5 (10.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1                                                                                                                   ; altsyncram_eo94                          ; work         ;
;          |altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|                                                                                  ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem                                                                                                                                                                                 ; altera_syncram                           ; work         ;
;             |altera_syncram_dbv3:auto_generated|                                                                                        ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated                                                                                                                                              ; altera_syncram_dbv3                      ; work         ;
;                |altsyncram_eo94:altsyncram1|                                                                                            ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1                                                                                                                  ; altsyncram_eo94                          ; work         ;
;          |altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|                                                                                  ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem                                                                                                                                                                                 ; altera_syncram                           ; work         ;
;             |altera_syncram_dbv3:auto_generated|                                                                                        ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated                                                                                                                                              ; altera_syncram_dbv3                      ; work         ;
;                |altsyncram_eo94:altsyncram1|                                                                                            ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1                                                                                                                  ; altsyncram_eo94                          ; work         ;
;          |altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|                                                                                   ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem                                                                                                                                                                                  ; altera_syncram                           ; work         ;
;             |altera_syncram_dbv3:auto_generated|                                                                                        ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated                                                                                                                                               ; altera_syncram_dbv3                      ; work         ;
;                |altsyncram_eo94:altsyncram1|                                                                                            ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1                                                                                                                   ; altsyncram_eo94                          ; work         ;
;          |altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|                                                                                   ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem                                                                                                                                                                                  ; altera_syncram                           ; work         ;
;             |altera_syncram_dbv3:auto_generated|                                                                                        ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated                                                                                                                                               ; altera_syncram_dbv3                      ; work         ;
;                |altsyncram_eo94:altsyncram1|                                                                                            ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1                                                                                                                   ; altsyncram_eo94                          ; work         ;
;          |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13                                                                                                                                                                                ; dspba_delay                              ; work         ;
;          |dspba_delay:d_u0_m0_wo0_compute_q_13|                                                                                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|dspba_delay:d_u0_m0_wo0_compute_q_13                                                                                                                                                                                        ; dspba_delay                              ; work         ;
;          |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                                         ; -0.4 (-0.4)          ; 1.0 (1.0)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                                                                                                        ; dspba_delay                              ; work         ;
;          |dspba_delay:d_u0_m0_wo0_memread_q_13|                                                                                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|dspba_delay:d_u0_m0_wo0_memread_q_13                                                                                                                                                                                        ; dspba_delay                              ; work         ;
;          |dspba_delay:d_xIn_0_13|                                                                                                       ; -0.4 (-0.4)          ; 15.0 (15.0)                      ; 15.4 (15.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|dspba_delay:d_xIn_0_13                                                                                                                                                                                                      ; dspba_delay                              ; work         ;
;          |dspba_delay:u0_m0_wo0_compute|                                                                                                ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|dspba_delay:u0_m0_wo0_compute                                                                                                                                                                                               ; dspba_delay                              ; work         ;
;          |dspba_delay:u0_m0_wo0_memread|                                                                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|dspba_delay:u0_m0_wo0_memread                                                                                                                                                                                               ; dspba_delay                              ; work         ;
;       |MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|                                                                                 ; 295.4 (271.7)        ; 338.0 (303.8)                    ; 42.6 (32.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 460 (458)           ; 194 (99)                  ; 0 (0)         ; 102400            ; 13    ; 2          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1                                                                                                                                                                                                                                         ; MCC150_TransceiverBPSK_Magnitude1        ; work         ;
;          |altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem                                                                                                                                                                                    ; altera_syncram                           ; work         ;
;             |altera_syncram_hl84:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem|altera_syncram_hl84:auto_generated                                                                                                                                                 ; altera_syncram_hl84                      ; work         ;
;                |altsyncram_tjg4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem|altera_syncram_hl84:auto_generated|altsyncram_tjg4:altsyncram1                                                                                                                     ; altsyncram_tjg4                          ; work         ;
;          |altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 2     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem                                                                                                                                                                                    ; altera_syncram                           ; work         ;
;             |altera_syncram_ql84:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 2     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem|altera_syncram_ql84:auto_generated                                                                                                                                                 ; altera_syncram_ql84                      ; work         ;
;                |altsyncram_6kg4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 2     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem|altera_syncram_ql84:auto_generated|altsyncram_6kg4:altsyncram1                                                                                                                     ; altsyncram_6kg4                          ; work         ;
;          |altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem                                                                                                                                                                                    ; altera_syncram                           ; work         ;
;             |altera_syncram_pl84:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem|altera_syncram_pl84:auto_generated                                                                                                                                                 ; altera_syncram_pl84                      ; work         ;
;                |altsyncram_5kg4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem|altera_syncram_pl84:auto_generated|altsyncram_5kg4:altsyncram1                                                                                                                     ; altsyncram_5kg4                          ; work         ;
;          |altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 2     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem                                                                                                                                                                                    ; altera_syncram                           ; work         ;
;             |altera_syncram_ol84:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 2     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem|altera_syncram_ol84:auto_generated                                                                                                                                                 ; altera_syncram_ol84                      ; work         ;
;                |altsyncram_4kg4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 2     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem|altera_syncram_ol84:auto_generated|altsyncram_4kg4:altsyncram1                                                                                                                     ; altsyncram_4kg4                          ; work         ;
;          |altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem                                                                                                                                                                                    ; altera_syncram                           ; work         ;
;             |altera_syncram_nl84:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem|altera_syncram_nl84:auto_generated                                                                                                                                                 ; altera_syncram_nl84                      ; work         ;
;                |altsyncram_3kg4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem|altera_syncram_nl84:auto_generated|altsyncram_3kg4:altsyncram1                                                                                                                     ; altsyncram_3kg4                          ; work         ;
;          |dspba_delay:redist0_r_uid113_leadingZeros_uid15_Sqrt_q_5|                                                                     ; 8.0 (8.0)            ; 9.5 (9.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|dspba_delay:redist0_r_uid113_leadingZeros_uid15_Sqrt_q_5                                                                                                                                                                                ; dspba_delay                              ; work         ;
;          |dspba_delay:redist1_x2_uid36_Sqrt_b_2|                                                                                        ; 6.1 (6.1)            ; 7.1 (7.1)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|dspba_delay:redist1_x2_uid36_Sqrt_b_2                                                                                                                                                                                                   ; dspba_delay                              ; work         ;
;          |dspba_delay:redist2_x_mp1_uid34_Sqrt_b_2|                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|dspba_delay:redist2_x_mp1_uid34_Sqrt_b_2                                                                                                                                                                                                ; dspba_delay                              ; work         ;
;          |dspba_delay:redist3_x1_uid33_Sqrt_b_2|                                                                                        ; 7.3 (7.3)            ; 10.8 (10.8)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|dspba_delay:redist3_x1_uid33_Sqrt_b_2                                                                                                                                                                                                   ; dspba_delay                              ; work         ;
;          |dspba_delay:redist4_ChannelIn_in_3_dv_9|                                                                                      ; -1.3 (-1.3)          ; 3.0 (3.0)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|dspba_delay:redist4_ChannelIn_in_3_dv_9                                                                                                                                                                                                 ; dspba_delay                              ; work         ;
;          |dspba_delay:redist6_Convert_sel_x_b_1|                                                                                        ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|dspba_delay:redist6_Convert_sel_x_b_1                                                                                                                                                                                                   ; dspba_delay                              ; work         ;
;       |MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|                                                                                 ; 293.9 (267.0)        ; 334.7 (301.9)                    ; 40.8 (34.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 460 (458)           ; 194 (99)                  ; 0 (0)         ; 102400            ; 13    ; 2          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2                                                                                                                                                                                                                                         ; MCC150_TransceiverBPSK_Magnitude2        ; work         ;
;          |altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem                                                                                                                                                                                    ; altera_syncram                           ; work         ;
;             |altera_syncram_il84:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem|altera_syncram_il84:auto_generated                                                                                                                                                 ; altera_syncram_il84                      ; work         ;
;                |altsyncram_ujg4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem|altera_syncram_il84:auto_generated|altsyncram_ujg4:altsyncram1                                                                                                                     ; altsyncram_ujg4                          ; work         ;
;          |altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 2     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem                                                                                                                                                                                    ; altera_syncram                           ; work         ;
;             |altera_syncram_jl84:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 2     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem|altera_syncram_jl84:auto_generated                                                                                                                                                 ; altera_syncram_jl84                      ; work         ;
;                |altsyncram_vjg4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 2     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem|altera_syncram_jl84:auto_generated|altsyncram_vjg4:altsyncram1                                                                                                                     ; altsyncram_vjg4                          ; work         ;
;          |altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem                                                                                                                                                                                    ; altera_syncram                           ; work         ;
;             |altera_syncram_kl84:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem|altera_syncram_kl84:auto_generated                                                                                                                                                 ; altera_syncram_kl84                      ; work         ;
;                |altsyncram_0kg4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem|altera_syncram_kl84:auto_generated|altsyncram_0kg4:altsyncram1                                                                                                                     ; altsyncram_0kg4                          ; work         ;
;          |altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 2     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem                                                                                                                                                                                    ; altera_syncram                           ; work         ;
;             |altera_syncram_ll84:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 2     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem|altera_syncram_ll84:auto_generated                                                                                                                                                 ; altera_syncram_ll84                      ; work         ;
;                |altsyncram_1kg4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 2     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem|altera_syncram_ll84:auto_generated|altsyncram_1kg4:altsyncram1                                                                                                                     ; altsyncram_1kg4                          ; work         ;
;          |altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem                                                                                                                                                                                    ; altera_syncram                           ; work         ;
;             |altera_syncram_ml84:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem|altera_syncram_ml84:auto_generated                                                                                                                                                 ; altera_syncram_ml84                      ; work         ;
;                |altsyncram_2kg4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem|altera_syncram_ml84:auto_generated|altsyncram_2kg4:altsyncram1                                                                                                                     ; altsyncram_2kg4                          ; work         ;
;          |dspba_delay:redist0_r_uid113_leadingZeros_uid15_Sqrt_q_5|                                                                     ; 7.7 (7.7)            ; 10.1 (10.1)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|dspba_delay:redist0_r_uid113_leadingZeros_uid15_Sqrt_q_5                                                                                                                                                                                ; dspba_delay                              ; work         ;
;          |dspba_delay:redist1_x2_uid36_Sqrt_b_2|                                                                                        ; 6.1 (6.1)            ; 6.6 (6.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|dspba_delay:redist1_x2_uid36_Sqrt_b_2                                                                                                                                                                                                   ; dspba_delay                              ; work         ;
;          |dspba_delay:redist2_x_mp1_uid34_Sqrt_b_2|                                                                                     ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|dspba_delay:redist2_x_mp1_uid34_Sqrt_b_2                                                                                                                                                                                                ; dspba_delay                              ; work         ;
;          |dspba_delay:redist3_x1_uid33_Sqrt_b_2|                                                                                        ; 7.8 (7.8)            ; 9.9 (9.9)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|dspba_delay:redist3_x1_uid33_Sqrt_b_2                                                                                                                                                                                                   ; dspba_delay                              ; work         ;
;          |dspba_delay:redist4_ChannelIn_in_3_dv_9|                                                                                      ; 1.7 (1.7)            ; 2.6 (2.6)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|dspba_delay:redist4_ChannelIn_in_3_dv_9                                                                                                                                                                                                 ; dspba_delay                              ; work         ;
;          |dspba_delay:redist6_Convert_sel_x_b_1|                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|dspba_delay:redist6_Convert_sel_x_b_1                                                                                                                                                                                                   ; dspba_delay                              ; work         ;
;       |MCC150_TransceiverBPSK_Modulator:theModulator|                                                                                   ; 5.8 (6.0)            ; 8.2 (7.7)                        ; 2.3 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 13 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Modulator:theModulator                                                                                                                                                                                                                                           ; MCC150_TransceiverBPSK_Modulator         ; work         ;
;          |dspba_delay:redist0_ChannelIn_in_1_dv_x_1|                                                                                    ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Modulator:theModulator|dspba_delay:redist0_ChannelIn_in_1_dv_x_1                                                                                                                                                                                                 ; dspba_delay                              ; work         ;
;       |MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator|                                                                           ; 9.8 (9.7)            ; 12.3 (10.5)                      ; 2.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 22 (18)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator                                                                                                                                                                                                                                   ; MCC150_TransceiverBPSK_PRBSGenerator     ; work         ;
;          |altera_syncram:DualMem_dmem|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator|altera_syncram:DualMem_dmem                                                                                                                                                                                                       ; altera_syncram                           ; work         ;
;             |altera_syncram_ig64:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator|altera_syncram:DualMem_dmem|altera_syncram_ig64:auto_generated                                                                                                                                                                    ; altera_syncram_ig64                      ; work         ;
;                |altsyncram_uee4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator|altera_syncram:DualMem_dmem|altera_syncram_ig64:auto_generated|altsyncram_uee4:altsyncram1                                                                                                                                        ; altsyncram_uee4                          ; work         ;
;          |dspba_delay:redist0_Sequence_rsrvd_fix_q_3|                                                                                   ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator|dspba_delay:redist0_Sequence_rsrvd_fix_q_3                                                                                                                                                                                        ; dspba_delay                              ; work         ;
;          |dspba_delay:redist1_DualMem_r_1|                                                                                              ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator|dspba_delay:redist1_DualMem_r_1                                                                                                                                                                                                   ; dspba_delay                              ; work         ;
;       |MCC150_TransceiverBPSK_Scale1:theScale1|                                                                                         ; 34.5 (34.5)          ; 35.2 (34.7)                      ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 13 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Scale1:theScale1                                                                                                                                                                                                                                                 ; MCC150_TransceiverBPSK_Scale1            ; work         ;
;          |dspba_delay:redist0_xIn_v_1|                                                                                                  ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Scale1:theScale1|dspba_delay:redist0_xIn_v_1                                                                                                                                                                                                                     ; dspba_delay                              ; work         ;
;       |MCC150_TransceiverBPSK_Scale2:theScale2|                                                                                         ; 34.8 (34.8)          ; 34.8 (34.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Scale2:theScale2                                                                                                                                                                                                                                                 ; MCC150_TransceiverBPSK_Scale2            ; work         ;
;       |MCC150_TransceiverBPSK_Scale:theScale|                                                                                           ; 31.5 (31.5)          ; 31.5 (31.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Scale:theScale                                                                                                                                                                                                                                                   ; MCC150_TransceiverBPSK_Scale             ; work         ;
;       |MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|                                                                         ; 57.5 (57.5)          ; 501.5 (488.7)                    ; 444.0 (431.2)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (114)           ; 1035 (1009)               ; 0 (0)         ; 0                 ; 0     ; 13         ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1                                                                                                                                                                                                                                 ; MCC150_TransceiverBPSK_SingleRateFIR1    ; work         ;
;          |dspba_delay:d_u0_m0_wo0_compute_q_12|                                                                                         ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|dspba_delay:d_u0_m0_wo0_compute_q_12                                                                                                                                                                                            ; dspba_delay                              ; work         ;
;          |dspba_delay:u0_m0_wo0_wi0_r0_delayr26|                                                                                        ; 0.0 (0.0)            ; 11.8 (11.8)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|dspba_delay:u0_m0_wo0_wi0_r0_delayr26                                                                                                                                                                                           ; dspba_delay                              ; work         ;
;       |MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|                                                                           ; 57.0 (57.0)          ; 502.2 (489.5)                    ; 445.2 (432.5)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (114)           ; 1022 (996)                ; 0 (0)         ; 0                 ; 0     ; 13         ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR                                                                                                                                                                                                                                   ; MCC150_TransceiverBPSK_SingleRateFIR     ; work         ;
;          |dspba_delay:d_u0_m0_wo0_compute_q_12|                                                                                         ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|dspba_delay:d_u0_m0_wo0_compute_q_12                                                                                                                                                                                              ; dspba_delay                              ; work         ;
;          |dspba_delay:u0_m0_wo0_wi0_r0_delayr26|                                                                                        ; 0.0 (0.0)            ; 11.7 (11.7)                      ; 11.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|dspba_delay:u0_m0_wo0_wi0_r0_delayr26                                                                                                                                                                                             ; dspba_delay                              ; work         ;
;       |dspba_delay:SampleDelay1|                                                                                                        ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|dspba_delay:SampleDelay1                                                                                                                                                                                                                                                                ; dspba_delay                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 62.0 (0.5)           ; 73.0 (0.5)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (1)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 61.5 (0.0)           ; 72.5 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 61.5 (0.0)           ; 72.5 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 61.5 (1.2)           ; 72.5 (2.2)                       ; 11.0 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (1)              ; 94 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 60.3 (0.0)           ; 70.3 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (0)              ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 60.3 (41.2)          ; 70.3 (49.6)                      ; 10.0 (8.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (62)             ; 89 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 8.8 (8.8)            ; 10.3 (10.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.3 (10.3)          ; 10.4 (10.4)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                           ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 279.0 (-2.1)         ; 650.5 (65.0)                     ; 371.5 (67.1)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 332 (2)             ; 1290 (154)                ; 0 (0)         ; 157696            ; 16    ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                            ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 281.1 (0.0)          ; 585.5 (0.0)                      ; 304.4 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 330 (0)             ; 1136 (0)                  ; 0 (0)         ; 157696            ; 16    ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 281.1 (44.2)         ; 585.5 (185.2)                    ; 304.4 (141.1)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 330 (68)            ; 1136 (391)                ; 0 (0)         ; 157696            ; 16    ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                      ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 13.7 (13.2)          ; 34.7 (34.0)                      ; 20.9 (20.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.6 (0.0)            ; 0.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                               ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                               ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 157696            ; 16    ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                               ; work         ;
;                |altsyncram_uh84:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 157696            ; 16    ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uh84:auto_generated                                                                                                                                                 ; altsyncram_uh84                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                             ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 3.5 (3.5)            ; 7.3 (7.3)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                            ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 43.2 (43.2)          ; 55.3 (55.3)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (81)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                       ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 60.8 (0.7)           ; 185.5 (0.7)                      ; 124.7 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (1)              ; 412 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; -1.0 (-1.0)          ; 1.8 (1.8)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                             ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 47.6 (0.0)           ; 168.4 (0.0)                      ; 120.8 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 394 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 1.7 (1.7)            ; 86.0 (86.0)                      ; 84.3 (84.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 240 (240)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 45.9 (0.0)           ; 82.4 (0.0)                       ; 36.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 154 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 0.6 (0.6)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 13.6 (11.0)          ; 14.6 (11.7)                      ; 1.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 12 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 2.6 (2.6)            ; 2.9 (2.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                             ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 89.7 (6.5)           ; 91.0 (7.3)                       ; 1.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (12)             ; 148 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                   ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                              ; work         ;
;                   |cntr_b9i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated                                                             ; cntr_b9i                                 ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                              ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                      ; cntr_22j                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 5.5 (0.0)            ; 5.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                              ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 5.5 (5.5)            ; 5.8 (5.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                                 ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                              ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                 ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                             ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 38.7 (38.7)          ; 38.8 (38.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                             ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 12.0 (12.0)          ; 12.0 (12.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                             ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 14.3 (14.3)          ; 14.9 (14.9)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MCC150_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                ;
+-------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name              ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; tx_clk_out        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; tx_frame_out      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ad9361_resetb     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ad9361_en_agc     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ad9361_sync       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ad9361_enable     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ad9361_txnrx      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spi_csn           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spi_clk           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spi_mosi          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; tx_data_out[5]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; tx_data_out[4]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; tx_data_out[3]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; tx_data_out[2]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; tx_data_out[1]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; tx_data_out[0]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rx_data_in[0]     ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rx_data_in[1]     ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rx_data_in[2]     ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rx_data_in[3]     ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rx_data_in[4]     ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rx_data_in[5]     ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rx_clk_in         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; areset_n          ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; sys_clk           ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rx_frame_in       ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; spi_miso          ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; tx_clk_out(n)     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; tx_frame_out(n)   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; tx_data_out[5](n) ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; tx_data_out[4](n) ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; tx_data_out[3](n) ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; tx_data_out[2](n) ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; tx_data_out[1](n) ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; tx_data_out[0](n) ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; rx_data_in[0](n)  ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rx_data_in[1](n)  ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rx_data_in[2](n)  ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rx_data_in[3](n)  ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rx_data_in[4](n)  ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rx_data_in[5](n)  ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rx_clk_in(n)      ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rx_frame_in(n)    ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+-------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                        ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; rx_data_in[0]                                                                                                                                                                              ;                   ;         ;
;      - AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_inst|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated|ddio_ina[0]  ; 0                 ; 0       ;
; rx_data_in[1]                                                                                                                                                                              ;                   ;         ;
;      - AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_inst|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated|ddio_ina[1]  ; 0                 ; 0       ;
; rx_data_in[2]                                                                                                                                                                              ;                   ;         ;
;      - AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_inst|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated|ddio_ina[2]  ; 0                 ; 0       ;
; rx_data_in[3]                                                                                                                                                                              ;                   ;         ;
;      - AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_inst|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated|ddio_ina[3]  ; 0                 ; 0       ;
; rx_data_in[4]                                                                                                                                                                              ;                   ;         ;
;      - AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_inst|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated|ddio_ina[4]  ; 0                 ; 0       ;
; rx_data_in[5]                                                                                                                                                                              ;                   ;         ;
;      - AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_inst|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated|ddio_ina[5]  ; 0                 ; 0       ;
; rx_clk_in                                                                                                                                                                                  ;                   ;         ;
; areset_n                                                                                                                                                                                   ;                   ;         ;
;      - areset_n~inputCLKENA0                                                                                                                                                               ; 0                 ; 0       ;
; sys_clk                                                                                                                                                                                    ;                   ;         ;
; rx_frame_in                                                                                                                                                                                ;                   ;         ;
;      - AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_frame|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated|ddio_ina[0] ; 0                 ; 0       ;
; spi_miso                                                                                                                                                                                   ;                   ;         ;
;      - AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|miso_d                                                                                               ; 1                 ; 0       ;
; rx_data_in[0](n)                                                                                                                                                                           ;                   ;         ;
;      - AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_inst|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated|ddio_ina[0]  ; 0                 ; 0       ;
; rx_data_in[1](n)                                                                                                                                                                           ;                   ;         ;
;      - AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_inst|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated|ddio_ina[1]  ; 0                 ; 0       ;
; rx_data_in[2](n)                                                                                                                                                                           ;                   ;         ;
;      - AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_inst|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated|ddio_ina[2]  ; 0                 ; 0       ;
; rx_data_in[3](n)                                                                                                                                                                           ;                   ;         ;
;      - AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_inst|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated|ddio_ina[3]  ; 0                 ; 0       ;
; rx_data_in[4](n)                                                                                                                                                                           ;                   ;         ;
;      - AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_inst|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated|ddio_ina[4]  ; 0                 ; 0       ;
; rx_data_in[5](n)                                                                                                                                                                           ;                   ;         ;
;      - AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_inst|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated|ddio_ina[5]  ; 0                 ; 0       ;
; rx_clk_in(n)                                                                                                                                                                               ;                   ;         ;
; rx_frame_in(n)                                                                                                                                                                             ;                   ;         ;
;      - AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_frame|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated|ddio_ina[0] ; 0                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                   ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; AD9361:AD9361_inst|PLL_CONFIGER:pll_configer_inst|PLL_CONFIGER_0002:pll_configer_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X89_Y5_N1 ; 267     ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; AD9361:AD9361_inst|PLL_TR:pll_tr_inst|PLL_TR_0002:pll_tr_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y60_N1 ; 104     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; AD9361:AD9361_inst|PLL_TR:pll_tr_inst|PLL_TR_0002:pll_tr_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y63_N1 ; 4374    ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|acc_1ms[14]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y72_N21        ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|acc_1ms[15]~1                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y72_N9         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|acc_1us[15]~1                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y72_N3         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|acc_1us[2]~0                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y71_N51       ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|addr_9361_reg[9]~0                                                                                                                                                                                                                                                          ; LABCELL_X29_Y70_N9         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|cnt11[0]~1                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y70_N51        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|data_out[0]~0                                                                                                                                                                                                                                                               ; LABCELL_X31_Y70_N54        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|rst_d                                                                                                                                                                                                                                                                       ; FF_X30_Y70_N59             ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|state.00                                                                                                                                                                                                                                                                    ; FF_X30_Y70_N35             ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|ad9361_wr_rd:ad9361_wr_rd_inst|state~17                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y70_N54        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_AD_SETUP[5]~1                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y70_N54       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_Mixer_GM[3]~1                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y67_N57        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_RX_AGC[6]~1                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y67_N54        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_RX_FIR[6]~1                                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y66_N54        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|addr_TX_FIR[6]~2                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y66_N54        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[3]                                                                                                                                                                                                                                                                                                    ; FF_X34_Y69_N26             ; 670     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt_1ms[3]~0                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y71_N51        ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt_1ms[3]~3                                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y72_N6         ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt_1us[7]~0                                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y72_N15        ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt_1us[7]~3                                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y72_N0         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|num_1ms[3]~12                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y69_N18        ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|num_1us[1]~5                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y69_N30       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|DDIO_IN:DDIO_IN_frame|altddio_in:ALTDDIO_IN_component|ddio_in_v9f:auto_generated|dataout_h[0]                                                                                                                                                                       ; DDIOINCELL_X26_Y81_N54     ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|cmpr_su5:rdempty_eq_comp|aneb_result_wire[0]                                                                                                                             ; MLABCELL_X15_Y36_N6        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|valid_wrreq~0                                                                                                                                                            ; LABCELL_X13_Y36_N39        ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rst_d2                                                                                                                                                                                                                                                                                                     ; FF_X35_Y68_N14             ; 62      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|state[1]                                                                                                                                                                                                                                                                                                   ; FF_X27_Y70_N14             ; 289     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|state[3]                                                                                                                                                                                                                                                                                                   ; FF_X18_Y70_N26             ; 113     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|state[4]                                                                                                                                                                                                                                                                                                   ; FF_X21_Y67_N26             ; 100     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|state_9361[0]~2                                                                                                                                                                                                                                                                                            ; LABCELL_X35_Y68_N30        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|state_breakpoint[4]~12                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y70_N42       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|rst_d14                                                                                                                                                                                                                                                        ; FF_X11_Y46_N20             ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|cmpr_su5:wrfull_eq_comp|aneb_result_wire[0]                                                                                                                         ; MLABCELL_X15_Y46_N30       ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|valid_rdreq~0                                                                                                                                                       ; LABCELL_X13_Y46_N6         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude1:theAverageMagnitude1|And_rsrvd_fix_q[0]                                                                                                                                                                                                                        ; LABCELL_X43_Y29_N33        ; 31      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude1:theAverageMagnitude1|dspba_delay:redist1_ChannelIn_in_2_dv_2|delay_signals[0][0]                                                                                                                                                                               ; FF_X40_Y27_N35             ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3|And_rsrvd_fix_q[0]                                                                                                                                                                                                                        ; MLABCELL_X47_Y30_N3        ; 30      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_AverageMagnitude3:theAverageMagnitude3|dspba_delay:redist1_ChannelIn_in_2_dv_2|delay_signals[0][0]                                                                                                                                                                               ; FF_X47_Y30_N41             ; 50      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Add59~1                                                                                                                                                                                                                                                               ; LABCELL_X27_Y38_N33        ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult_Sub_Mult1_merged_cma_s[0][23]                                                                                                                                                                                                                                    ; FF_X30_Y49_N20             ; 90      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|redist4_ChannelIn_in_1_I_in_5_sticky_ena_q[0]                                                                                                                                                                                                                         ; FF_X33_Y33_N19             ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|redist5_ChannelIn_in_2_Q_in_5_sticky_ena_q[0]                                                                                                                                                                                                                         ; FF_X33_Y33_N13             ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation|Equal0~0                                                                                                                                                                                                                                                ; LABCELL_X40_Y29_N24        ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Decimation:theDecimation|dspba_delay:CmpEQ_delay|delay_signals[0][0]                                                                                                                                                                                                             ; FF_X40_Y29_N38             ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]                                                                                                                                                                            ; FF_X25_Y50_N5              ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]                                                                                                                                                                                    ; FF_X30_Y51_N2              ; 240     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]                                                                                                                                                                                    ; FF_X29_Y50_N37             ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]                                                                                                                                                                                    ; FF_X24_Y47_N49             ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                                                                                                                                                           ; FF_X24_Y47_N17             ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_wi0_r0_delayr1_enaAnd_q[0]                                                                                                                                                                                                        ; LABCELL_X27_Y53_N15        ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_wi0_r0_we10_q[0]                                                                                                                                                                                                                  ; LABCELL_X30_Y51_N48        ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_wi0_r0_we11_q[0]                                                                                                                                                                                                                  ; LABCELL_X30_Y51_N51        ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_wi0_r0_we4_q[0]                                                                                                                                                                                                                   ; LABCELL_X30_Y51_N39        ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|u0_m0_wo0_wi0_r0_we9_q[0]                                                                                                                                                                                                                   ; LABCELL_X30_Y51_N12        ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|dspba_delay:redist4_ChannelIn_in_3_dv_9|delay_signals[0][0]                                                                                                                                                                                             ; FF_X42_Y29_N28             ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|vStagei_uid109_leadingZeros_uid15_Sqrt_q[1]~1                                                                                                                                                                                                           ; LABCELL_X33_Y30_N6         ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|dspba_delay:redist4_ChannelIn_in_3_dv_9|delay_signals[0][0]                                                                                                                                                                                             ; FF_X46_Y29_N29             ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|vStagei_uid109_leadingZeros_uid15_Sqrt_q[1]~1                                                                                                                                                                                                           ; LABCELL_X37_Y28_N6         ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator|Sequence_rsrvd_fix_q[0]                                                                                                                                                                                                                           ; FF_X25_Y52_N14             ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Scale1:theScale1|Add2~1                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y36_N54       ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Scale2:theScale2|Add2~1                                                                                                                                                                                                                                                          ; LABCELL_X30_Y24_N54        ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Scale:theScale|Add2~1                                                                                                                                                                                                                                                            ; LABCELL_X24_Y46_N48        ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|dspba_delay:d_u0_m0_wo0_compute_q_12|delay_signals[0][0]                                                                                                                                                                                        ; FF_X19_Y20_N14             ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|dspba_delay:d_u0_m0_wo0_compute_q_12|delay_signals[0][0]                                                                                                                                                                                          ; FF_X23_Y49_N26             ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 639     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; areset_n                                                                                                                                                                                                                                                                                                                                                   ; PIN_AJ4                    ; 3481    ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; rx_clk_in                                                                                                                                                                                                                                                                                                                                                  ; PIN_H15                    ; 129     ; Clock                      ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X2_Y1_N59               ; 28      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; LABCELL_X1_Y3_N39          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X2_Y1_N30          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                           ; LABCELL_X2_Y1_N6           ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                             ; FF_X7_Y2_N38               ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ; FF_X7_Y2_N20               ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0                             ; MLABCELL_X3_Y1_N36         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2                             ; LABCELL_X1_Y3_N45          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1              ; MLABCELL_X6_Y3_N39         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X2_Y1_N0           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; MLABCELL_X6_Y3_N27         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; MLABCELL_X6_Y3_N42         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X1_Y1_N59               ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X2_Y1_N35               ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X2_Y1_N17               ; 59      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X1_Y1_N48          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X2_Y1_N26               ; 58      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y1_N45          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                      ; LABCELL_X4_Y4_N12          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                      ; LABCELL_X4_Y4_N15          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                       ; FF_X8_Y3_N26               ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                    ; FF_X8_Y4_N31               ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                          ; LABCELL_X7_Y3_N6           ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                   ; LABCELL_X7_Y4_N57          ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                    ; LABCELL_X2_Y2_N48          ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                    ; MLABCELL_X6_Y3_N54         ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                      ; FF_X4_Y4_N47               ; 450     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                            ; MLABCELL_X8_Y4_N21         ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]~1                                                                                                                                                                                              ; MLABCELL_X3_Y3_N42         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]~1                                                                                                                                                                                       ; LABCELL_X4_Y5_N9           ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                 ; LABCELL_X7_Y4_N45          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                  ; LABCELL_X7_Y4_N39          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                 ; LABCELL_X4_Y5_N57          ; 35      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                      ; LABCELL_X7_Y4_N21          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                            ; MLABCELL_X6_Y1_N45         ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|cout_actual                                                                 ; MLABCELL_X8_Y3_N54         ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|cout_actual                                                                                ; LABCELL_X7_Y4_N42          ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                   ; LABCELL_X4_Y5_N36          ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                             ; MLABCELL_X6_Y1_N42         ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                ; MLABCELL_X6_Y1_N51         ; 76      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                  ; MLABCELL_X6_Y1_N36         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                         ; LABCELL_X7_Y4_N36          ; 1       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                      ; LABCELL_X7_Y4_N27          ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                         ; MLABCELL_X8_Y4_N12         ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~5                                                                                                                                                                                                             ; LABCELL_X4_Y1_N36          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~1                                                                                                                                                                                                        ; LABCELL_X4_Y1_N33          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                          ; MLABCELL_X8_Y4_N6          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]~0                                                                                                                                                                                                                          ; MLABCELL_X3_Y3_N36         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                         ; MLABCELL_X3_Y3_N0          ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                     ; LABCELL_X7_Y3_N48          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                              ; LABCELL_X7_Y3_N39          ; 266     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                                                                                                                                    ; PIN_Y26                    ; 9       ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                         ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; AD9361:AD9361_inst|PLL_CONFIGER:pll_configer_inst|PLL_CONFIGER_0002:pll_configer_inst|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X89_Y5_N1 ; 267     ; Global Clock         ; GCLK6            ; --                        ;
; AD9361:AD9361_inst|PLL_TR:pll_tr_inst|PLL_TR_0002:pll_tr_inst|altera_pll:altera_pll_i|outclk_wire[0]                         ; PLLOUTPUTCOUNTER_X0_Y60_N1 ; 104     ; Global Clock         ; GCLK2            ; --                        ;
; AD9361:AD9361_inst|PLL_TR:pll_tr_inst|PLL_TR_0002:pll_tr_inst|altera_pll:altera_pll_i|outclk_wire[1]                         ; PLLOUTPUTCOUNTER_X0_Y63_N1 ; 4374    ; Global Clock         ; GCLK13           ; --                        ;
; areset_n                                                                                                                     ; PIN_AJ4                    ; 3481    ; Global Clock         ; GCLK3            ; --                        ;
; rx_clk_in                                                                                                                    ; PIN_H15                    ; 129     ; Global Clock         ; GCLK14           ; --                        ;
; sys_clk                                                                                                                      ; PIN_Y26                    ; 9       ; Global Clock         ; GCLK9            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                             ;
+-------------------------------------------------------------------+---------+
; Name                                                              ; Fan-Out ;
+-------------------------------------------------------------------+---------+
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[3]           ; 670     ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[2]           ; 644     ;
; altera_internal_jtag~TCKUTAP                                      ; 639     ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[4]~DUPLICATE ; 626     ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[5]~DUPLICATE ; 602     ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[1]~DUPLICATE ; 590     ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|cnt1[0]~DUPLICATE ; 547     ;
+-------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; Name                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                                                                   ; Location                                                                                                                                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|receive_data_buf:receive_data_buf_inst|transmit_data_fifo:receive_data_fifo_U2|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 24           ; 8            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 192    ; 8                           ; 24                          ; 8                           ; 24                          ; 192                 ; 1           ; 0     ; None                                                                                  ; M10K_X14_Y36_N0                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128byte_RX_GAIN_DATA1_H:rom_128byte_RX_GAIN_DATA1_inst|altsyncram:altsyncram_component|altsyncram_j5i1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; ROM              ; Single Clock ; 128          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1024   ; 128                         ; 8                           ; --                          ; --                          ; 1024                ; 1           ; 0     ; ad9361/mif/rom_128byte_RX_GAIN_DATA1_H.mif                                            ; M10K_X26_Y65_N0                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128byte_RX_GAIN_DATA2_H:rom_128byte_RX_GAIN_DATA2_inst|altsyncram:altsyncram_component|altsyncram_k5i1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; ROM              ; Single Clock ; 128          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1024   ; 128                         ; 8                           ; --                          ; --                          ; 1024                ; 1           ; 0     ; ad9361/mif/rom_128byte_RX_GAIN_DATA2_H.mif                                            ; M10K_X26_Y65_N0                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128byte_RX_GAIN_DATA3_H:rom_128byte_RX_GAIN_DATA3_inst|altsyncram:altsyncram_component|altsyncram_l5i1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; ROM              ; Single Clock ; 128          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1024   ; 128                         ; 8                           ; --                          ; --                          ; 1024                ; 1           ; 0     ; ad9361/mif/rom_128byte_RX_GAIN_DATA3_H.mif                                            ; M10K_X26_Y65_N0                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128word_RX_fir:rom_128word_RX_fir_inst|altsyncram:altsyncram_component|altsyncram_rch1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; ROM              ; Single Clock ; 128          ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048   ; 128                         ; 16                          ; --                          ; --                          ; 2048                ; 1           ; 0     ; ad9361/mif/rom_128word_RX_fir.mif                                                     ; M10K_X14_Y66_N0                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_128word_TX_fir:rom_128word_TX_fir_inst|altsyncram:altsyncram_component|altsyncram_tch1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; ROM              ; Single Clock ; 128          ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048   ; 128                         ; 16                          ; --                          ; --                          ; 2048                ; 1           ; 0     ; ad9361/mif/rom_128word_TX_fir.mif                                                     ; M10K_X26_Y66_N0                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_16byte_Mixer_Bias:rom_16byte_Mixer_Bias_inst|altsyncram:altsyncram_component|altsyncram_ikh1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; ROM              ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 128    ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1           ; 0     ; ad9361/mif/rom_16byte_Mixer_Bias.mif                                                  ; M10K_X26_Y67_N0                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_16byte_Mixer_GM:rom_16byte_Mixer_GM_inst|altsyncram:altsyncram_component|altsyncram_7eh1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; ROM              ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 128    ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1           ; 0     ; ad9361/mif/rom_16byte_Mixer_GM.mif                                                    ; M10K_X26_Y67_N0                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_16byte_Mixer_Gain:rom_16byte_Mixer_Gain_inst|altsyncram:altsyncram_component|altsyncram_hkh1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; ROM              ; Single Clock ; 32           ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 256    ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1           ; 0     ; ad9361/mif/rom_16byte_Mixer_Gain.mif                                                  ; M10K_X26_Y67_N0                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|rom_64byte_AD_SETUP:rom_64byte_AD_SETUP_inst|altsyncram:altsyncram_component|altsyncram_ceh1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; ROM              ; Single Clock ; 64           ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 512    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; ad9361/mif/rom_64byte_AD_SETUP.mif                                                    ; M10K_X26_Y71_N0                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 24           ; 8            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 192    ; 8                           ; 24                          ; 8                           ; 24                          ; 192                 ; 1           ; 0     ; None                                                                                  ; M10K_X14_Y46_N0                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; AD9361:AD9361_inst|manage_top:manage_top_inst|altshift_taps:locked_clk_d1_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 13           ; 4            ; 13           ; yes                    ; no                      ; yes                    ; yes                     ; 52     ; 4                           ; 13                          ; 4                           ; 13                          ; 52                  ; 1           ; 0     ; None                                                                                  ; M10K_X26_Y70_N0                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist4_ChannelIn_in_1_I_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|ALTDPRAM_INSTANCE                      ; MLAB ; Simple Dual Port ; Single Clock ; 3            ; 12           ; 3            ; 12           ; yes                    ; no                      ; no                     ; yes                     ; 36     ; 3                           ; 12                          ; 3                           ; 12                          ; 36                  ; 0           ; 1     ; None                                                                                  ; LAB_X34_Y32_N0                                                                                                                                                                                                                                         ;                      ;                 ;                 ;          ;                        ;                                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|altera_syncram:redist5_ChannelIn_in_2_Q_in_5_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|ALTDPRAM_INSTANCE                      ; MLAB ; Simple Dual Port ; Single Clock ; 3            ; 12           ; 3            ; 12           ; yes                    ; no                      ; no                     ; yes                     ; 36     ; 3                           ; 12                          ; 3                           ; 12                          ; 36                  ; 0           ; 1     ; None                                                                                  ; LAB_X34_Y36_N0                                                                                                                                                                                                                                         ;                      ;                 ;                 ;          ;                        ;                                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_9a14:auto_generated|altsyncram_anb4:altsyncram1|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Single Clock ; 6            ; 48           ; 6            ; 48           ; yes                    ; no                      ; no                     ; yes                     ; 288    ; 6                           ; 48                          ; 6                           ; 48                          ; 288                 ; 0           ; 3     ; None                                                                                  ; LAB_X28_Y52_N0, LAB_X28_Y53_N0, LAB_X28_Y54_N0                                                                                                                                                                                                         ;                      ;                 ;                 ;          ;                        ;                                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|ALTDPRAM_INSTANCE       ; MLAB ; Simple Dual Port ; Single Clock ; 2            ; 12           ; 2            ; 12           ; yes                    ; no                      ; no                     ; yes                     ; 24     ; 2                           ; 12                          ; 2                           ; 12                          ; 24                  ; 0           ; 1     ; None                                                                                  ; LAB_X28_Y50_N0                                                                                                                                                                                                                                         ;                      ;                 ;                 ;          ;                        ;                                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr10_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|ALTDPRAM_INSTANCE      ; MLAB ; Simple Dual Port ; Single Clock ; 2            ; 12           ; 2            ; 12           ; yes                    ; no                      ; no                     ; yes                     ; 24     ; 2                           ; 12                          ; 2                           ; 12                          ; 24                  ; 0           ; 1     ; None                                                                                  ; LAB_X28_Y49_N0                                                                                                                                                                                                                                         ;                      ;                 ;                 ;          ;                        ;                                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr11_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|ALTDPRAM_INSTANCE      ; MLAB ; Simple Dual Port ; Single Clock ; 2            ; 12           ; 2            ; 12           ; yes                    ; no                      ; no                     ; yes                     ; 24     ; 2                           ; 12                          ; 2                           ; 12                          ; 24                  ; 0           ; 1     ; None                                                                                  ; LAB_X34_Y49_N0                                                                                                                                                                                                                                         ;                      ;                 ;                 ;          ;                        ;                                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr4_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|ALTDPRAM_INSTANCE       ; MLAB ; Simple Dual Port ; Single Clock ; 2            ; 12           ; 2            ; 12           ; yes                    ; no                      ; no                     ; yes                     ; 24     ; 2                           ; 12                          ; 2                           ; 12                          ; 24                  ; 0           ; 1     ; None                                                                                  ; LAB_X34_Y53_N0                                                                                                                                                                                                                                         ;                      ;                 ;                 ;          ;                        ;                                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|altera_syncram:u0_m0_wo0_wi0_r0_memr9_dmem|altera_syncram_dbv3:auto_generated|altsyncram_eo94:altsyncram1|ALTDPRAM_INSTANCE       ; MLAB ; Simple Dual Port ; Single Clock ; 2            ; 12           ; 2            ; 12           ; yes                    ; no                      ; no                     ; yes                     ; 24     ; 2                           ; 12                          ; 2                           ; 12                          ; 24                  ; 0           ; 1     ; None                                                                                  ; LAB_X28_Y51_N0                                                                                                                                                                                                                                         ;                      ;                 ;                 ;          ;                        ;                                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem|altera_syncram_hl84:auto_generated|altsyncram_tjg4:altsyncram1|ALTSYNCRAM                ; AUTO ; ROM              ; Single Clock ; 4096         ; 5            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 20480  ; 4096                        ; 5                           ; --                          ; --                          ; 20480               ; 3           ; 0     ; ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1_cPrimeTableOut_uid40_Sqrt_lutmem.hex ; M10K_X41_Y32_N0, M10K_X38_Y36_N0, M10K_X38_Y33_N0                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem|altera_syncram_ql84:auto_generated|altsyncram_6kg4:altsyncram1|ALTSYNCRAM                ; AUTO ; ROM              ; Single Clock ; 4096         ; 5            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 20480  ; 4096                        ; 5                           ; --                          ; --                          ; 20480               ; 3           ; 0     ; ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1_cPrimeTableOut_uid41_Sqrt_lutmem.hex ; M10K_X38_Y33_N0, M10K_X49_Y35_N0, M10K_X41_Y35_N0                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem|altera_syncram_pl84:auto_generated|altsyncram_5kg4:altsyncram1|ALTSYNCRAM                ; AUTO ; ROM              ; Single Clock ; 4096         ; 5            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 20480  ; 4096                        ; 5                           ; --                          ; --                          ; 20480               ; 3           ; 0     ; ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1_cPrimeTableOut_uid42_Sqrt_lutmem.hex ; M10K_X41_Y33_N0, M10K_X49_Y34_N0, M10K_X49_Y36_N0                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem|altera_syncram_ol84:auto_generated|altsyncram_4kg4:altsyncram1|ALTSYNCRAM                ; AUTO ; ROM              ; Single Clock ; 4096         ; 5            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 20480  ; 4096                        ; 5                           ; --                          ; --                          ; 20480               ; 3           ; 0     ; ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1_cPrimeTableOut_uid43_Sqrt_lutmem.hex ; M10K_X49_Y36_N0, M10K_X38_Y35_N0, M10K_X41_Y36_N0                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem|altera_syncram_nl84:auto_generated|altsyncram_3kg4:altsyncram1|ALTSYNCRAM                ; AUTO ; ROM              ; Single Clock ; 4096         ; 5            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 20480  ; 4096                        ; 5                           ; --                          ; --                          ; 20480               ; 3           ; 0     ; ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude1_cPrimeTableOut_uid44_Sqrt_lutmem.hex ; M10K_X41_Y34_N0, M10K_X38_Y34_N0, M10K_X38_Y32_N0                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid40_Sqrt_lutmem_dmem|altera_syncram_il84:auto_generated|altsyncram_ujg4:altsyncram1|ALTSYNCRAM                ; AUTO ; ROM              ; Single Clock ; 4096         ; 5            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 20480  ; 4096                        ; 5                           ; --                          ; --                          ; 20480               ; 3           ; 0     ; ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2_cPrimeTableOut_uid40_Sqrt_lutmem.hex ; M10K_X49_Y29_N0, M10K_X49_Y28_N0, M10K_X38_Y30_N0                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid41_Sqrt_lutmem_dmem|altera_syncram_jl84:auto_generated|altsyncram_vjg4:altsyncram1|ALTSYNCRAM                ; AUTO ; ROM              ; Single Clock ; 4096         ; 5            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 20480  ; 4096                        ; 5                           ; --                          ; --                          ; 20480               ; 3           ; 0     ; ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2_cPrimeTableOut_uid41_Sqrt_lutmem.hex ; M10K_X38_Y30_N0, M10K_X38_Y29_N0, M10K_X49_Y27_N0                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid42_Sqrt_lutmem_dmem|altera_syncram_kl84:auto_generated|altsyncram_0kg4:altsyncram1|ALTSYNCRAM                ; AUTO ; ROM              ; Single Clock ; 4096         ; 5            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 20480  ; 4096                        ; 5                           ; --                          ; --                          ; 20480               ; 3           ; 0     ; ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2_cPrimeTableOut_uid42_Sqrt_lutmem.hex ; M10K_X41_Y30_N0, M10K_X38_Y31_N0, M10K_X49_Y30_N0                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid43_Sqrt_lutmem_dmem|altera_syncram_ll84:auto_generated|altsyncram_1kg4:altsyncram1|ALTSYNCRAM                ; AUTO ; ROM              ; Single Clock ; 4096         ; 5            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 20480  ; 4096                        ; 5                           ; --                          ; --                          ; 20480               ; 3           ; 0     ; ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2_cPrimeTableOut_uid43_Sqrt_lutmem.hex ; M10K_X49_Y30_N0, M10K_X41_Y28_N0, M10K_X49_Y31_N0                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|altera_syncram:cPrimeTableOut_uid44_Sqrt_lutmem_dmem|altera_syncram_ml84:auto_generated|altsyncram_2kg4:altsyncram1|ALTSYNCRAM                ; AUTO ; ROM              ; Single Clock ; 4096         ; 5            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 20480  ; 4096                        ; 5                           ; --                          ; --                          ; 20480               ; 3           ; 0     ; ../kafe/MCC150/MCC150_TransceiverBPSK_Magnitude2_cPrimeTableOut_uid44_Sqrt_lutmem.hex ; M10K_X41_Y29_N0, M10K_X38_Y28_N0, M10K_X41_Y27_N0                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_PRBSGenerator:thePRBSGenerator|altera_syncram:DualMem_dmem|altera_syncram_ig64:auto_generated|altsyncram_uee4:altsyncram1|ALTSYNCRAM                                   ; AUTO ; ROM              ; Single Clock ; 1024         ; 1            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1024   ; 1024                        ; 1                           ; --                          ; --                          ; 1024                ; 1           ; 0     ; ../kafe/MCC150/MCC150_TransceiverBPSK_PRBSGenerator_DualMem.hex                       ; M10K_X26_Y52_N0                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uh84:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 77           ; 2048         ; 77           ; yes                    ; no                      ; yes                    ; no                      ; 157696 ; 2048                        ; 77                          ; 2048                        ; 77                          ; 157696              ; 16          ; 0     ; None                                                                                  ; M10K_X14_Y2_N0, M10K_X14_Y4_N0, M10K_X14_Y1_N0, M10K_X14_Y8_N0, M10K_X14_Y7_N0, M10K_X14_Y5_N0, M10K_X5_Y3_N0, M10K_X14_Y3_N0, M10K_X14_Y6_N0, M10K_X5_Y6_N0, M10K_X5_Y7_N0, M10K_X5_Y8_N0, M10K_X5_Y5_N0, M10K_X5_Y4_N0, M10K_X5_Y2_N0, M10K_X5_Y1_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------+
; Fitter DSP Block Usage Summary                          ;
+-------------------------------------------+-------------+
; Statistic                                 ; Number Used ;
+-------------------------------------------+-------------+
; Two Independent 18x18                     ; 1           ;
; Sum of two 18x18 with systolic register   ; 29          ;
; Sum of two 18x18                          ; 3           ;
; Independent 27x27                         ; 2           ;
; Total number of DSP blocks                ; 35          ;
;                                           ;             ;
; Fixed Point Signed Multiplier             ; 65          ;
; Fixed Point Unsigned Multiplier           ; 2           ;
; Fixed Point Dedicated Pre-Adder           ; 58          ;
; Fixed Point Dedicated Coefficient Storage ; 58          ;
; Fixed Point Dedicated Output Adder Chain  ; 26          ;
+-------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                     ; Mode                                    ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|Mult1~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y49_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|Mult3~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y51_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_InterpolatingFIR:theInterpolatingFIR|Mult5~mac ; Sum of two 18x18 with systolic register ; DSP_X32_Y53_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; no                           ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Add1~mac                            ; Sum of two 18x18                        ; DSP_X32_Y41_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_CPR:theCPR|Mult0~mac                           ; Two Independent 18x18                   ; DSP_X32_Y43_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|Mult1~mac     ; Sum of two 18x18 with systolic register ; DSP_X20_Y10_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|Mult1~mac       ; Sum of two 18x18 with systolic register ; DSP_X20_Y37_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|Mult3~mac     ; Sum of two 18x18 with systolic register ; DSP_X20_Y12_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|Mult3~mac       ; Sum of two 18x18 with systolic register ; DSP_X20_Y39_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|Mult5~mac     ; Sum of two 18x18 with systolic register ; DSP_X20_Y14_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|Mult5~mac       ; Sum of two 18x18 with systolic register ; DSP_X20_Y41_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|Mult7~mac     ; Sum of two 18x18 with systolic register ; DSP_X20_Y16_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|Mult7~mac       ; Sum of two 18x18 with systolic register ; DSP_X20_Y43_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|Mult9~mac     ; Sum of two 18x18 with systolic register ; DSP_X20_Y18_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|Mult9~mac       ; Sum of two 18x18 with systolic register ; DSP_X20_Y45_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|Mult11~mac    ; Sum of two 18x18 with systolic register ; DSP_X20_Y20_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|Mult11~mac      ; Sum of two 18x18 with systolic register ; DSP_X20_Y47_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|Mult13~mac    ; Sum of two 18x18 with systolic register ; DSP_X20_Y22_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|Mult13~mac      ; Sum of two 18x18 with systolic register ; DSP_X20_Y49_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|Mult15~mac    ; Sum of two 18x18 with systolic register ; DSP_X20_Y24_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|Mult15~mac      ; Sum of two 18x18 with systolic register ; DSP_X20_Y51_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|Mult17~mac    ; Sum of two 18x18 with systolic register ; DSP_X20_Y26_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|Mult17~mac      ; Sum of two 18x18 with systolic register ; DSP_X20_Y53_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|Mult19~mac    ; Sum of two 18x18 with systolic register ; DSP_X20_Y28_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|Mult19~mac      ; Sum of two 18x18 with systolic register ; DSP_X20_Y55_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|Mult21~mac    ; Sum of two 18x18 with systolic register ; DSP_X20_Y30_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|Mult21~mac      ; Sum of two 18x18 with systolic register ; DSP_X20_Y57_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|Mult23~mac    ; Sum of two 18x18 with systolic register ; DSP_X20_Y33_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|Mult23~mac      ; Sum of two 18x18 with systolic register ; DSP_X20_Y59_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR1:theSingleRateFIR1|Mult25~mac    ; Sum of two 18x18 with systolic register ; DSP_X20_Y35_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; no                           ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|Mult25~mac      ; Sum of two 18x18 with systolic register ; DSP_X20_Y61_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; no                           ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Mult2~8               ; Independent 27x27                       ; DSP_X54_Y30_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Mult2~8               ; Independent 27x27                       ; DSP_X32_Y35_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude2:theMagnitude2|Add0~mac              ; Sum of two 18x18                        ; DSP_X32_Y28_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_Magnitude1:theMagnitude1|Add0~mac              ; Sum of two 18x18                        ; DSP_X32_Y30_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 15,102 / 289,320 ( 5 % )  ;
; C12 interconnects                           ; 190 / 13,420 ( 1 % )      ;
; C2 interconnects                            ; 5,106 / 119,108 ( 4 % )   ;
; C4 interconnects                            ; 3,393 / 56,300 ( 6 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 1,614 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 6 / 16 ( 38 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 3,287 / 84,580 ( 4 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 183 / 12,676 ( 1 % )      ;
; R14/C12 interconnect drivers                ; 332 / 20,720 ( 2 % )      ;
; R3 interconnects                            ; 6,350 / 130,992 ( 5 % )   ;
; R6 interconnects                            ; 8,820 / 266,960 ( 3 % )   ;
; Spine clocks                                ; 25 / 360 ( 7 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 14    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 43           ; 7            ; 43           ; 0            ; 0            ; 47        ; 43           ; 0            ; 47        ; 47        ; 11           ; 16           ; 0            ; 0            ; 0            ; 11           ; 16           ; 0            ; 0            ; 0            ; 0            ; 16           ; 27           ; 0            ; 0            ; 0            ; 0            ; 41           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 40           ; 4            ; 47           ; 47           ; 0         ; 4            ; 47           ; 0         ; 0         ; 36           ; 31           ; 47           ; 47           ; 47           ; 36           ; 31           ; 47           ; 47           ; 47           ; 47           ; 31           ; 20           ; 47           ; 47           ; 47           ; 47           ; 6            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; tx_clk_out          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tx_frame_out        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ad9361_resetb       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ad9361_en_agc       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ad9361_sync         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ad9361_enable       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ad9361_txnrx        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; spi_csn             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; spi_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; spi_mosi            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tx_data_out[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tx_data_out[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tx_data_out[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tx_data_out[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tx_data_out[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tx_data_out[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_data_in[0]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_data_in[1]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_data_in[2]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_data_in[3]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_data_in[4]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_data_in[5]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_clk_in           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; areset_n            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sys_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rx_frame_in         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; spi_miso            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tx_clk_out(n)       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tx_frame_out(n)     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tx_data_out[5](n)   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tx_data_out[4](n)   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tx_data_out[3](n)   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tx_data_out[2](n)   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tx_data_out[1](n)   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tx_data_out[0](n)   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_data_in[0](n)    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_data_in[1](n)    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_data_in[2](n)    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_data_in[3](n)    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_data_in[4](n)    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_data_in[5](n)    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_clk_in(n)        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_frame_in(n)      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; Clk_40M             ; Clk_40M              ; 837.5             ;
; altera_reserved_tck ; altera_reserved_tck  ; 547.8             ;
; Clk_25M             ; Clk_25M              ; 32.1              ;
; Clk_160M            ; Clk_40M              ; 26.6              ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_I_T_d2[6]                                                                                                                                                                                                                                                                                       ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram|ram_block9a18~porta_datain_reg0                                                                                                      ; 2.474             ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_I_T_d2[1]                                                                                                                                                                                                                                                                                       ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram|ram_block9a13~porta_datain_reg0                                                                                                      ; 2.293             ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_I_T_d2[7]                                                                                                                                                                                                                                                                                       ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram|ram_block9a19~porta_datain_reg0                                                                                                      ; 2.293             ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_I_T_d2[8]                                                                                                                                                                                                                                                                                       ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram|ram_block9a20~porta_datain_reg0                                                                                                      ; 2.293             ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_I_T_d2[4]                                                                                                                                                                                                                                                                                       ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram|ram_block9a16~porta_datain_reg0                                                                                                      ; 2.293             ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_I_T_d2[10]                                                                                                                                                                                                                                                                                      ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram|ram_block9a22~porta_datain_reg0                                                                                                      ; 2.293             ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_I_T_d2[5]                                                                                                                                                                                                                                                                                       ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram|ram_block9a17~porta_datain_reg0                                                                                                      ; 2.293             ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_I_T_d2[0]                                                                                                                                                                                                                                                                                       ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram|ram_block9a12~porta_datain_reg0                                                                                                      ; 2.220             ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_I_T_d2[11]                                                                                                                                                                                                                                                                                      ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram|ram_block9a23~porta_datain_reg0                                                                                                      ; 2.220             ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_I_T_d2[9]                                                                                                                                                                                                                                                                                       ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram|ram_block9a21~porta_datain_reg0                                                                                                      ; 2.017             ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_I_T_d2[2]                                                                                                                                                                                                                                                                                       ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram|ram_block9a14~porta_datain_reg0                                                                                                      ; 1.984             ;
; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|data_I_T_d2[3]                                                                                                                                                                                                                                                                                       ; AD9361:AD9361_inst|ad9361_main:ad9361_main_inst|transmit_data_buf:transmitter_data_buf_inst|transmit_data_fifo:transmit_data_fifo_U|dcfifo:dcfifo_component|dcfifo_02k1:auto_generated|altsyncram_6ia1:fifo_ram|ram_block9a15~porta_datain_reg0                                                                                                      ; 1.976             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                     ; 1.238             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                  ; 1.170             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                      ; 1.045             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                      ; 1.038             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.001             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.994             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.986             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.986             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.986             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.986             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.986             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.986             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.986             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 0.984             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 0.981             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 0.968             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                                   ; 0.967             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                ; 0.966             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 0.963             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uh84:auto_generated|ram_block1a44~portb_address_reg0                                                                                                                          ; 0.963             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                ; 0.951             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                             ; 0.948             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]                                                                  ; 0.946             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                                                  ; 0.946             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                  ; 0.943             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                  ; 0.943             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                  ; 0.943             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                     ; 0.942             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                     ; 0.939             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                         ; 0.939             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]                                                                  ; 0.939             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; 0.937             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                                                  ; 0.934             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                                   ; 0.927             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]  ; 0.927             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                         ; 0.925             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                         ; 0.925             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 0.924             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                                                  ; 0.923             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 0.922             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 0.922             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 0.921             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; 0.921             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 0.921             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                                                   ; 0.919             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 0.919             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 0.919             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 0.919             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 0.919             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 0.919             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 0.919             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                                                                  ; 0.915             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                     ; 0.905             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.903             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                                   ; 0.900             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                     ; 0.899             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 0.897             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 0.897             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 0.897             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                         ; 0.888             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.885             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 0.877             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 0.877             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                     ; 0.877             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                                                                  ; 0.875             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 0.868             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                ; 0.867             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                ; 0.865             ;
; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b0[3][3]                                                                                                                                                                                                                     ; MCC150_TransceiverBPSK:MCC150_TransceiverBPSK_inst|MCC150_TransceiverBPSK_SingleRateFIR:theSingleRateFIR|u0_m0_wo0_cma0_b1[3][3]                                                                                                                                                                                                                     ; 0.859             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.854             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.854             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                      ; 0.853             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]                                                                  ; 0.847             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 0.842             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.841             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]                                                                  ; 0.841             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                      ; 0.841             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                      ; 0.841             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                         ; 0.837             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                          ; 0.837             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                         ; 0.837             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]                                                                  ; 0.833             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                          ; 0.824             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                          ; 0.824             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                          ; 0.824             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                   ; 0.821             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                   ; 0.817             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "MCC150_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "AD9361:AD9361_inst|PLL_CONFIGER:pll_configer_inst|PLL_CONFIGER_0002:pll_configer_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184025): 16 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "tx_clk_out" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_clk_out(n)".
    Info (184026): differential I/O pin "tx_frame_out" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_frame_out(n)".
    Info (184026): differential I/O pin "tx_data_out[5]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_data_out[5](n)".
    Info (184026): differential I/O pin "tx_data_out[4]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_data_out[4](n)".
    Info (184026): differential I/O pin "tx_data_out[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_data_out[3](n)".
    Info (184026): differential I/O pin "tx_data_out[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_data_out[2](n)".
    Info (184026): differential I/O pin "tx_data_out[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_data_out[1](n)".
    Info (184026): differential I/O pin "tx_data_out[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_data_out[0](n)".
    Info (184026): differential I/O pin "rx_data_in[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_data_in[0](n)".
    Info (184026): differential I/O pin "rx_data_in[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_data_in[1](n)".
    Info (184026): differential I/O pin "rx_data_in[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_data_in[2](n)".
    Info (184026): differential I/O pin "rx_data_in[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_data_in[3](n)".
    Info (184026): differential I/O pin "rx_data_in[4]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_data_in[4](n)".
    Info (184026): differential I/O pin "rx_data_in[5]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_data_in[5](n)".
    Info (184026): differential I/O pin "rx_clk_in" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_clk_in(n)".
    Info (184026): differential I/O pin "rx_frame_in" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_frame_in(n)".
Critical Warning (12888): Cross talk of LVDS Pin rx_data_in[5] from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%.
    Info (12899): SE I/O from the bank contributed to 45.64% of the margin due to SSN
    Info (12900): SE I/O ad9361_txnrx contributed to 26.61% of margin due to crosstalk
    Info (12900): SE I/O ad9361_enable contributed to 46.43% of margin due to crosstalk
Info (184020): Starting Fitter periphery placement operations
Critical Warning (12888): Cross talk of LVDS Pin rx_data_in[5] from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%.
    Info (12899): SE I/O from the bank contributed to 45.64% of the margin due to SSN
    Info (12900): SE I/O ad9361_txnrx contributed to 26.61% of margin due to crosstalk
    Info (12900): SE I/O ad9361_enable contributed to 46.43% of margin due to crosstalk
Critical Warning (12888): Cross talk of LVDS Pin rx_data_in[5] from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%.
    Info (12899): SE I/O from the bank contributed to 45.64% of the margin due to SSN
    Info (12900): SE I/O ad9361_txnrx contributed to 26.61% of margin due to crosstalk
    Info (12900): SE I/O ad9361_enable contributed to 46.43% of margin due to crosstalk
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): AD9361:AD9361_inst|PLL_TR:pll_tr_inst|PLL_TR_0002:pll_tr_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 120 fanout uses global clock CLKCTRL_G2
    Info (11162): AD9361:AD9361_inst|PLL_TR:pll_tr_inst|PLL_TR_0002:pll_tr_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 6462 fanout uses global clock CLKCTRL_G13
    Info (11162): AD9361:AD9361_inst|PLL_CONFIGER:pll_configer_inst|PLL_CONFIGER_0002:pll_configer_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 330 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): areset_n~inputCLKENA0 with 5335 fanout uses global clock CLKCTRL_G5
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): rx_clk_in~inputCLKENA0 with 149 fanout uses global clock CLKCTRL_G14
    Info (11162): sys_clk~inputCLKENA0 with 7 fanout uses global clock CLKCTRL_G9
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver areset_n~inputCLKENA0, placed at CLKCTRL_G5
        Info (179012): Refclk input I/O pad areset_n is placed onto PIN_AJ4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_02k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_uu8:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_tu8:dffpipe10|dffe11a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MCC150_top.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: AD9361_inst|pll_configer_inst|pll_configer_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: AD9361_inst|pll_configer_inst|pll_configer_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: AD9361_inst|pll_configer_inst|pll_configer_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: AD9361_inst|pll_tr_inst|pll_tr_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: AD9361_inst|pll_tr_inst|pll_tr_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: AD9361_inst|pll_tr_inst|pll_tr_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[1]  to: clkout
    Info (332098): Cell: AD9361_inst|pll_tr_inst|pll_tr_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   40.000      Clk_25M
    Info (332111):   25.000      Clk_40M
    Info (332111):    6.250     Clk_160M
    Info (332111):   20.000   Master_50M
    Info (332111):   12.500       Rx_80M
    Info (332111):   12.500       Tx_80M
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 1938 registers into blocks of type DSP block
    Extra Info (176218): Packed 132 registers into blocks of type MLAB cell
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:28
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:19
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:14
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:23
Info (11888): Total time spent on timing analysis during the Fitter is 20.01 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:31
Info (144001): Generated suppressed messages file Z:/Lab 4/output_files/MCC150_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 7582 megabytes
    Info: Processing ended: Tue May 25 20:24:03 2021
    Info: Elapsed time: 00:03:18
    Info: Total CPU time (on all processors): 00:05:44


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in Z:/Lab 4/output_files/MCC150_top.fit.smsg.


