Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Sep 26 11:57:25 2024
| Host         : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file A7BoardTop_timing_summary_routed.rpt -pb A7BoardTop_timing_summary_routed.pb -rpx A7BoardTop_timing_summary_routed.rpx -warn_on_violation
| Design       : A7BoardTop
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       191         
DPIR-1     Warning           Asynchronous driver check         16          
HPDR-1     Warning           Port pin direction inconsistency  1           
SYNTH-10   Warning           Wide multiplier                   12          
TIMING-16  Warning           Large setup violation             498         
TIMING-18  Warning           Missing input or output delay     6           
TIMING-20  Warning           Non-clocked latch                 1           
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (192)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (416)
5. checking no_input_delay (38)
6. checking no_output_delay (73)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (192)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED (HIGH)

 There are 191 register/latch pins with no clock driven by root clock pin: tangerineSOCInst/i2sControllerInst/i2sClock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (416)
--------------------------------------------------
 There are 416 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (38)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (73)
--------------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.901     -889.409                    965                17090        0.052        0.000                      0                17072        3.500        0.000                       0                  5836  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysClk50              {0.000 10.000}       20.000          50.000          
  clk100_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk100ps_clk_wiz_0  {5.500 10.500}       10.000          100.000         
  clk125_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clk12_clk_wiz_1     {0.000 41.667}       83.333          12.000          
  clk25_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk50_clk_wiz_0     {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk50                                                                                                                                                                7.000        0.000                       0                     4  
  clk100_clk_wiz_0         -1.901     -884.938                    937                14653        0.053        0.000                      0                14653        4.020        0.000                       0                  4696  
  clk100ps_clk_wiz_0                                                                                                                                                    4.500        0.000                       0                    34  
  clk125_clk_wiz_0          1.922        0.000                      0                   48        0.168        0.000                      0                   48        3.500        0.000                       0                    46  
  clk12_clk_wiz_1          72.250        0.000                      0                 1092        0.052        0.000                      0                 1092       41.167        0.000                       0                   558  
  clk25_clk_wiz_0          15.636        0.000                      0                  753        0.122        0.000                      0                  753       19.500        0.000                       0                   374  
  clk50_clk_wiz_0          14.224        0.000                      0                  206        0.161        0.000                      0                  206        9.500        0.000                       0                   118  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  
  clkfbout_clk_wiz_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                    clk100_clk_wiz_0        998.660        0.000                      0                    9                                                                        
clk100ps_clk_wiz_0  clk100_clk_wiz_0          0.574        0.000                      0                   80        5.167        0.000                      0                   80  
clk12_clk_wiz_1     clk100_clk_wiz_0         -1.682       -4.471                     28                   85        0.090        0.000                      0                   85  
clk25_clk_wiz_0     clk100_clk_wiz_0          6.393        0.000                      0                   60        0.127        0.000                      0                   60  
clk50_clk_wiz_0     clk100_clk_wiz_0          2.578        0.000                      0                 1051        0.077        0.000                      0                 1051  
clk25_clk_wiz_0     clk125_clk_wiz_0          5.177        0.000                      0                   30        0.125        0.000                      0                   30  
clk100_clk_wiz_0    clk25_clk_wiz_0           2.640        0.000                      0                   69        0.131        0.000                      0                   69  
clk100_clk_wiz_0    clk50_clk_wiz_0           2.148        0.000                      0                  102        0.143        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk100_clk_wiz_0   clk100_clk_wiz_0         2.898        0.000                      0                  142        1.271        0.000                      0                  142  
**default**        clk100_clk_wiz_0                            8.728        0.000                      0                    9                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            clk100_clk_wiz_0                    
(none)                              clk100_clk_wiz_0  
(none)            clk100_clk_wiz_0  clk100_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk100_clk_wiz_0                        
(none)              clk100ps_clk_wiz_0                      
(none)              clk125_clk_wiz_0                        
(none)              clk12_clk_wiz_1                         
(none)              clk50_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk100_clk_wiz_0    
(none)                                  clk100ps_clk_wiz_0  
(none)                                  clk12_clk_wiz_1     
(none)                                  clk25_clk_wiz_0     
(none)                                  clk50_clk_wiz_0     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk50
  To Clock:  sysClk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y9    clk_wiz_0Inst/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y11   clk_wiz_1Inst/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :          937  Failing Endpoints,  Worst Slack       -1.901ns,  Total Violation     -884.938ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.901ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.319ns  (logic 3.918ns (34.615%)  route 7.401ns (65.385%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 15.402 - 10.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.800     5.855    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.309 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.667     9.976    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y138        LUT6 (Prop_lut6_I3_O)        0.124    10.100 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.100    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y138        MUXF7 (Prop_muxf7_I1_O)      0.217    10.317 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.317    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y138        MUXF8 (Prop_muxf8_I1_O)      0.094    10.411 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.584    11.995    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X48Y120        LUT6 (Prop_lut6_I3_O)        0.316    12.311 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           0.442    12.754    tangerineSOCInst/nekoRvInst/funct7[6]_i_2_1[20]
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    12.878 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_2/O
                         net (fo=1, routed)           0.480    13.358    tangerineSOCInst/nekoRvInst/itImm[0]_i_2_n_0
    SLICE_X59Y116        LUT3 (Prop_lut3_I0_O)        0.124    13.482 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1/O
                         net (fo=259, routed)         1.342    14.823    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I4_O)        0.124    14.947 r  tangerineSOCInst/nekoRvInst/rs2Val[0]_i_11/O
                         net (fo=1, routed)           0.944    15.892    tangerineSOCInst/nekoRvInst/rs2Val[0]_i_11_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124    16.016 r  tangerineSOCInst/nekoRvInst/rs2Val[0]_i_3/O
                         net (fo=1, routed)           0.000    16.016    tangerineSOCInst/nekoRvInst/rs2Val[0]_i_3_n_0
    SLICE_X63Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    16.233 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[0]_i_1/O
                         net (fo=7, routed)           0.941    17.174    tangerineSOCInst/nekoRvInst/regs[0]_32[0]
    SLICE_X65Y102        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.545    15.402    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X65Y102        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[0]/C
                         clock pessimism              0.198    15.600    
                         clock uncertainty           -0.085    15.515    
    SLICE_X65Y102        FDRE (Setup_fdre_C_D)       -0.242    15.273    tangerineSOCInst/nekoRvInst/rs2Val_reg[0]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -17.174    
  -------------------------------------------------------------------
                         slack                                 -1.901    

Slack (VIOLATED) :        -1.887ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rdVal[31]_i_97_psdsp_14/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.333ns  (logic 3.910ns (34.500%)  route 7.423ns (65.500%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 15.406 - 10.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.800     5.855    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.309 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.667     9.976    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y138        LUT6 (Prop_lut6_I3_O)        0.124    10.100 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.100    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y138        MUXF7 (Prop_muxf7_I1_O)      0.217    10.317 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.317    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y138        MUXF8 (Prop_muxf8_I1_O)      0.094    10.411 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.584    11.995    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X48Y120        LUT6 (Prop_lut6_I3_O)        0.316    12.311 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           0.442    12.754    tangerineSOCInst/nekoRvInst/funct7[6]_i_2_1[20]
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    12.878 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_2/O
                         net (fo=1, routed)           0.480    13.358    tangerineSOCInst/nekoRvInst/itImm[0]_i_2_n_0
    SLICE_X59Y116        LUT3 (Prop_lut3_I0_O)        0.124    13.482 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1/O
                         net (fo=259, routed)         1.415    14.897    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124    15.021 r  tangerineSOCInst/nekoRvInst/rs2Val[17]_i_4/O
                         net (fo=1, routed)           0.935    15.956    tangerineSOCInst/nekoRvInst/rs2Val[17]_i_4_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.080 r  tangerineSOCInst/nekoRvInst/rs2Val[17]_i_2/O
                         net (fo=1, routed)           0.000    16.080    tangerineSOCInst/nekoRvInst/rs2Val[17]_i_2_n_0
    SLICE_X62Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    16.289 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[17]_i_1/O
                         net (fo=7, routed)           0.899    17.188    tangerineSOCInst/nekoRvInst/regs[0]_32[17]
    SLICE_X56Y106        FDRE                                         r  tangerineSOCInst/nekoRvInst/rdVal[31]_i_97_psdsp_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.549    15.406    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X56Y106        FDRE                                         r  tangerineSOCInst/nekoRvInst/rdVal[31]_i_97_psdsp_14/C
                         clock pessimism              0.198    15.604    
                         clock uncertainty           -0.085    15.519    
    SLICE_X56Y106        FDRE (Setup_fdre_C_D)       -0.218    15.301    tangerineSOCInst/nekoRvInst/rdVal[31]_i_97_psdsp_14
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                         -17.188    
  -------------------------------------------------------------------
                         slack                                 -1.887    

Slack (VIOLATED) :        -1.882ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMul_reg[16]_psdsp_10/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.309ns  (logic 3.918ns (34.645%)  route 7.391ns (65.355%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 15.402 - 10.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.800     5.855    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.309 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.667     9.976    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y138        LUT6 (Prop_lut6_I3_O)        0.124    10.100 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.100    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y138        MUXF7 (Prop_muxf7_I1_O)      0.217    10.317 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.317    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y138        MUXF8 (Prop_muxf8_I1_O)      0.094    10.411 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.584    11.995    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X48Y120        LUT6 (Prop_lut6_I3_O)        0.316    12.311 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           0.442    12.754    tangerineSOCInst/nekoRvInst/funct7[6]_i_2_1[20]
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    12.878 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_2/O
                         net (fo=1, routed)           0.480    13.358    tangerineSOCInst/nekoRvInst/itImm[0]_i_2_n_0
    SLICE_X59Y116        LUT3 (Prop_lut3_I0_O)        0.124    13.482 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1/O
                         net (fo=259, routed)         1.392    14.873    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I4_O)        0.124    14.997 r  tangerineSOCInst/nekoRvInst/rs2Val[6]_i_10/O
                         net (fo=1, routed)           1.101    16.098    tangerineSOCInst/nekoRvInst/rs2Val[6]_i_10_n_0
    SLICE_X63Y104        LUT6 (Prop_lut6_I3_O)        0.124    16.222 r  tangerineSOCInst/nekoRvInst/rs2Val[6]_i_3/O
                         net (fo=1, routed)           0.000    16.222    tangerineSOCInst/nekoRvInst/rs2Val[6]_i_3_n_0
    SLICE_X63Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    16.439 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[6]_i_1/O
                         net (fo=7, routed)           0.725    17.164    tangerineSOCInst/nekoRvInst/regs[0]_32[6]
    SLICE_X63Y105        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMul_reg[16]_psdsp_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.545    15.402    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X63Y105        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMul_reg[16]_psdsp_10/C
                         clock pessimism              0.198    15.600    
                         clock uncertainty           -0.085    15.515    
    SLICE_X63Y105        FDRE (Setup_fdre_C_D)       -0.233    15.282    tangerineSOCInst/nekoRvInst/resultMul_reg[16]_psdsp_10
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -17.164    
  -------------------------------------------------------------------
                         slack                                 -1.882    

Slack (VIOLATED) :        -1.876ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rdVal[31]_i_47_psdsp_14/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.324ns  (logic 3.910ns (34.528%)  route 7.414ns (65.472%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 15.406 - 10.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.800     5.855    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.309 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.667     9.976    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y138        LUT6 (Prop_lut6_I3_O)        0.124    10.100 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.100    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y138        MUXF7 (Prop_muxf7_I1_O)      0.217    10.317 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.317    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y138        MUXF8 (Prop_muxf8_I1_O)      0.094    10.411 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.584    11.995    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X48Y120        LUT6 (Prop_lut6_I3_O)        0.316    12.311 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           0.442    12.754    tangerineSOCInst/nekoRvInst/funct7[6]_i_2_1[20]
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    12.878 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_2/O
                         net (fo=1, routed)           0.480    13.358    tangerineSOCInst/nekoRvInst/itImm[0]_i_2_n_0
    SLICE_X59Y116        LUT3 (Prop_lut3_I0_O)        0.124    13.482 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1/O
                         net (fo=259, routed)         1.415    14.897    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124    15.021 r  tangerineSOCInst/nekoRvInst/rs2Val[17]_i_4/O
                         net (fo=1, routed)           0.935    15.956    tangerineSOCInst/nekoRvInst/rs2Val[17]_i_4_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.080 r  tangerineSOCInst/nekoRvInst/rs2Val[17]_i_2/O
                         net (fo=1, routed)           0.000    16.080    tangerineSOCInst/nekoRvInst/rs2Val[17]_i_2_n_0
    SLICE_X62Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    16.289 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[17]_i_1/O
                         net (fo=7, routed)           0.890    17.179    tangerineSOCInst/nekoRvInst/regs[0]_32[17]
    SLICE_X56Y106        FDRE                                         r  tangerineSOCInst/nekoRvInst/rdVal[31]_i_47_psdsp_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.549    15.406    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X56Y106        FDRE                                         r  tangerineSOCInst/nekoRvInst/rdVal[31]_i_47_psdsp_14/C
                         clock pessimism              0.198    15.604    
                         clock uncertainty           -0.085    15.519    
    SLICE_X56Y106        FDRE (Setup_fdre_C_D)       -0.216    15.303    tangerineSOCInst/nekoRvInst/rdVal[31]_i_47_psdsp_14
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -17.179    
  -------------------------------------------------------------------
                         slack                                 -1.876    

Slack (VIOLATED) :        -1.866ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.304ns  (logic 3.915ns (34.633%)  route 7.389ns (65.367%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.800     5.855    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.309 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.667     9.976    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y138        LUT6 (Prop_lut6_I3_O)        0.124    10.100 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.100    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y138        MUXF7 (Prop_muxf7_I1_O)      0.217    10.317 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.317    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y138        MUXF8 (Prop_muxf8_I1_O)      0.094    10.411 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.584    11.995    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X48Y120        LUT6 (Prop_lut6_I3_O)        0.316    12.311 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           0.442    12.754    tangerineSOCInst/nekoRvInst/funct7[6]_i_2_1[20]
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    12.878 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_2/O
                         net (fo=1, routed)           0.480    13.358    tangerineSOCInst/nekoRvInst/itImm[0]_i_2_n_0
    SLICE_X59Y116        LUT3 (Prop_lut3_I0_O)        0.124    13.482 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1/O
                         net (fo=259, routed)         1.544    15.025    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I4_O)        0.124    15.149 r  tangerineSOCInst/nekoRvInst/rs2Val[21]_i_9/O
                         net (fo=1, routed)           0.805    15.954    tangerineSOCInst/nekoRvInst/rs2Val[21]_i_9_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.078 r  tangerineSOCInst/nekoRvInst/rs2Val[21]_i_3/O
                         net (fo=1, routed)           0.000    16.078    tangerineSOCInst/nekoRvInst/rs2Val[21]_i_3_n_0
    SLICE_X68Y103        MUXF7 (Prop_muxf7_I1_O)      0.214    16.292 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[21]_i_1/O
                         net (fo=7, routed)           0.867    17.159    tangerineSOCInst/nekoRvInst/regs[0]_32[21]
    SLICE_X68Y103        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.541    15.398    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X68Y103        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[21]/C
                         clock pessimism              0.198    15.596    
                         clock uncertainty           -0.085    15.511    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)       -0.218    15.293    tangerineSOCInst/nekoRvInst/rs2Val_reg[21]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -17.159    
  -------------------------------------------------------------------
                         slack                                 -1.866    

Slack (VIOLATED) :        -1.857ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]__1_psdsp_14/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.284ns  (logic 3.941ns (34.926%)  route 7.343ns (65.074%))
  Logic Levels:           9  (LUT4=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 15.403 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.780     5.835    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y34         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     8.289 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.726    10.015    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_9_3[5]
    SLICE_X23Y143        LUT6 (Prop_lut6_I5_O)        0.124    10.139 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    10.139    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_21_n_0
    SLICE_X23Y143        MUXF7 (Prop_muxf7_I0_O)      0.238    10.377 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    10.377    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_9_n_0
    SLICE_X23Y143        MUXF8 (Prop_muxf8_I0_O)      0.104    10.481 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3/O
                         net (fo=1, routed)           1.596    12.077    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3_n_0
    SLICE_X52Y118        LUT6 (Prop_lut6_I3_O)        0.316    12.393 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           0.698    13.091    tangerineSOCInst/nekoRvInst/funct7[6]_i_2_1[21]
    SLICE_X63Y117        LUT6 (Prop_lut6_I4_O)        0.124    13.215 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_4/O
                         net (fo=1, routed)           0.154    13.369    tangerineSOCInst/nekoRvInst/jtImm[1]_i_4_n_0
    SLICE_X63Y117        LUT4 (Prop_lut4_I3_O)        0.124    13.493 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_1/O
                         net (fo=259, routed)         1.425    14.918    tangerineSOCInst/nekoRvInst/jtImm[1]_i_1_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I2_O)        0.124    15.042 r  tangerineSOCInst/nekoRvInst/rs2Val[2]_i_5/O
                         net (fo=1, routed)           0.936    15.977    tangerineSOCInst/nekoRvInst/rs2Val[2]_i_5_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I1_O)        0.124    16.101 r  tangerineSOCInst/nekoRvInst/rs2Val[2]_i_2/O
                         net (fo=1, routed)           0.000    16.101    tangerineSOCInst/nekoRvInst/rs2Val[2]_i_2_n_0
    SLICE_X62Y101        MUXF7 (Prop_muxf7_I0_O)      0.209    16.310 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[2]_i_1/O
                         net (fo=7, routed)           0.809    17.119    tangerineSOCInst/nekoRvInst/regs[0]_32[2]
    SLICE_X63Y101        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]__1_psdsp_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.546    15.403    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X63Y101        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]__1_psdsp_14/C
                         clock pessimism              0.198    15.601    
                         clock uncertainty           -0.085    15.516    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)       -0.254    15.262    tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]__1_psdsp_14
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -17.119    
  -------------------------------------------------------------------
                         slack                                 -1.857    

Slack (VIOLATED) :        -1.845ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rdVal[31]_i_47_psdsp_29/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.251ns  (logic 3.910ns (34.753%)  route 7.341ns (65.247%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 15.402 - 10.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.800     5.855    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.309 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.667     9.976    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y138        LUT6 (Prop_lut6_I3_O)        0.124    10.100 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.100    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y138        MUXF7 (Prop_muxf7_I1_O)      0.217    10.317 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.317    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y138        MUXF8 (Prop_muxf8_I1_O)      0.094    10.411 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.584    11.995    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X48Y120        LUT6 (Prop_lut6_I3_O)        0.316    12.311 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           0.442    12.754    tangerineSOCInst/nekoRvInst/funct7[6]_i_2_1[20]
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    12.878 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_2/O
                         net (fo=1, routed)           0.480    13.358    tangerineSOCInst/nekoRvInst/itImm[0]_i_2_n_0
    SLICE_X59Y116        LUT3 (Prop_lut3_I0_O)        0.124    13.482 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1/O
                         net (fo=259, routed)         1.415    14.897    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124    15.021 r  tangerineSOCInst/nekoRvInst/rs2Val[17]_i_4/O
                         net (fo=1, routed)           0.935    15.956    tangerineSOCInst/nekoRvInst/rs2Val[17]_i_4_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.080 r  tangerineSOCInst/nekoRvInst/rs2Val[17]_i_2/O
                         net (fo=1, routed)           0.000    16.080    tangerineSOCInst/nekoRvInst/rs2Val[17]_i_2_n_0
    SLICE_X62Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    16.289 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[17]_i_1/O
                         net (fo=7, routed)           0.817    17.106    tangerineSOCInst/nekoRvInst/regs[0]_32[17]
    SLICE_X63Y105        FDRE                                         r  tangerineSOCInst/nekoRvInst/rdVal[31]_i_47_psdsp_29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.545    15.402    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X63Y105        FDRE                                         r  tangerineSOCInst/nekoRvInst/rdVal[31]_i_47_psdsp_29/C
                         clock pessimism              0.198    15.600    
                         clock uncertainty           -0.085    15.515    
    SLICE_X63Y105        FDRE (Setup_fdre_C_D)       -0.254    15.261    tangerineSOCInst/nekoRvInst/rdVal[31]_i_47_psdsp_29
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -17.106    
  -------------------------------------------------------------------
                         slack                                 -1.845    

Slack (VIOLATED) :        -1.835ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs1Val_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.467ns  (logic 4.151ns (36.199%)  route 7.316ns (63.801%))
  Logic Levels:           9  (LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.567ns = ( 15.567 - 10.000 ) 
    Source Clock Delay      (SCD):    6.019ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.965     6.019    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y12         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     8.473 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.892    10.365    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_9_2[7]
    SLICE_X101Y73        LUT6 (Prop_lut6_I3_O)        0.124    10.489 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    10.489    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_21_n_0
    SLICE_X101Y73        MUXF7 (Prop_muxf7_I0_O)      0.238    10.727 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    10.727    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_9_n_0
    SLICE_X101Y73        MUXF8 (Prop_muxf8_I0_O)      0.104    10.831 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.703    12.534    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3_n_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I3_O)        0.316    12.850 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.632    13.483    tangerineSOCInst/nekoRvInst/funct7[6]_i_2_1[15]
    SLICE_X73Y103        LUT6 (Prop_lut6_I5_O)        0.124    13.607 r  tangerineSOCInst/nekoRvInst/jtImm[15]_i_2_comp/O
                         net (fo=2, routed)           0.318    13.925    tangerineSOCInst/nekoRvInst/jtImm[15]_i_2_n_0
    SLICE_X72Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.049 r  tangerineSOCInst/nekoRvInst/resultMuluu0_i_197/O
                         net (fo=120, routed)         1.085    15.134    tangerineSOCInst/nekoRvInst/resultMuluu0_i_197_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    15.258 r  tangerineSOCInst/nekoRvInst/resultMuluu0_i_79/O
                         net (fo=1, routed)           0.000    15.258    tangerineSOCInst/nekoRvInst/resultMuluu0_i_79_n_0
    SLICE_X61Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    15.503 r  tangerineSOCInst/nekoRvInst/resultMuluu0_i_17/O
                         net (fo=1, routed)           1.130    16.632    tangerineSOCInst/nekoRvInst/resultMuluu0_i_17_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I1_O)        0.298    16.930 r  tangerineSOCInst/nekoRvInst/resultMuluu0_i_1/O
                         net (fo=7, routed)           0.556    17.487    tangerineSOCInst/nekoRvInst/resultMuluu0_i_1_n_0
    SLICE_X62Y97         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs1Val_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.711    15.567    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X62Y97         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs1Val_reg[31]/C
                         clock pessimism              0.215    15.782    
                         clock uncertainty           -0.085    15.697    
    SLICE_X62Y97         FDRE (Setup_fdre_C_D)       -0.045    15.652    tangerineSOCInst/nekoRvInst/rs1Val_reg[31]
  -------------------------------------------------------------------
                         required time                         15.652    
                         arrival time                         -17.487    
  -------------------------------------------------------------------
                         slack                                 -1.835    

Slack (VIOLATED) :        -1.832ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]_psdsp_10/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.289ns  (logic 3.918ns (34.706%)  route 7.371ns (65.294%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 15.402 - 10.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.800     5.855    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.309 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.667     9.976    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y138        LUT6 (Prop_lut6_I3_O)        0.124    10.100 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.100    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y138        MUXF7 (Prop_muxf7_I1_O)      0.217    10.317 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.317    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y138        MUXF8 (Prop_muxf8_I1_O)      0.094    10.411 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.584    11.995    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X48Y120        LUT6 (Prop_lut6_I3_O)        0.316    12.311 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           0.442    12.754    tangerineSOCInst/nekoRvInst/funct7[6]_i_2_1[20]
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    12.878 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_2/O
                         net (fo=1, routed)           0.480    13.358    tangerineSOCInst/nekoRvInst/itImm[0]_i_2_n_0
    SLICE_X59Y116        LUT3 (Prop_lut3_I0_O)        0.124    13.482 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1/O
                         net (fo=259, routed)         1.392    14.873    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I4_O)        0.124    14.997 r  tangerineSOCInst/nekoRvInst/rs2Val[6]_i_10/O
                         net (fo=1, routed)           1.101    16.098    tangerineSOCInst/nekoRvInst/rs2Val[6]_i_10_n_0
    SLICE_X63Y104        LUT6 (Prop_lut6_I3_O)        0.124    16.222 r  tangerineSOCInst/nekoRvInst/rs2Val[6]_i_3/O
                         net (fo=1, routed)           0.000    16.222    tangerineSOCInst/nekoRvInst/rs2Val[6]_i_3_n_0
    SLICE_X63Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    16.439 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[6]_i_1/O
                         net (fo=7, routed)           0.705    17.144    tangerineSOCInst/nekoRvInst/regs[0]_32[6]
    SLICE_X62Y106        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]_psdsp_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.545    15.402    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X62Y106        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]_psdsp_10/C
                         clock pessimism              0.198    15.600    
                         clock uncertainty           -0.085    15.515    
    SLICE_X62Y106        FDRE (Setup_fdre_C_D)       -0.203    15.312    tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]_psdsp_10
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -17.144    
  -------------------------------------------------------------------
                         slack                                 -1.832    

Slack (VIOLATED) :        -1.822ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rdVal[31]_i_97_psdsp_29/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.279ns  (logic 3.910ns (34.665%)  route 7.369ns (65.335%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 15.400 - 10.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.800     5.855    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.309 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.667     9.976    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y138        LUT6 (Prop_lut6_I3_O)        0.124    10.100 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.100    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y138        MUXF7 (Prop_muxf7_I1_O)      0.217    10.317 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.317    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y138        MUXF8 (Prop_muxf8_I1_O)      0.094    10.411 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.584    11.995    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X48Y120        LUT6 (Prop_lut6_I3_O)        0.316    12.311 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           0.442    12.754    tangerineSOCInst/nekoRvInst/funct7[6]_i_2_1[20]
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    12.878 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_2/O
                         net (fo=1, routed)           0.480    13.358    tangerineSOCInst/nekoRvInst/itImm[0]_i_2_n_0
    SLICE_X59Y116        LUT3 (Prop_lut3_I0_O)        0.124    13.482 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1/O
                         net (fo=259, routed)         1.415    14.897    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124    15.021 r  tangerineSOCInst/nekoRvInst/rs2Val[17]_i_4/O
                         net (fo=1, routed)           0.935    15.956    tangerineSOCInst/nekoRvInst/rs2Val[17]_i_4_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.080 r  tangerineSOCInst/nekoRvInst/rs2Val[17]_i_2/O
                         net (fo=1, routed)           0.000    16.080    tangerineSOCInst/nekoRvInst/rs2Val[17]_i_2_n_0
    SLICE_X62Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    16.289 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[17]_i_1/O
                         net (fo=7, routed)           0.846    17.134    tangerineSOCInst/nekoRvInst/regs[0]_32[17]
    SLICE_X62Y109        FDRE                                         r  tangerineSOCInst/nekoRvInst/rdVal[31]_i_97_psdsp_29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.543    15.400    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X62Y109        FDRE                                         r  tangerineSOCInst/nekoRvInst/rdVal[31]_i_97_psdsp_29/C
                         clock pessimism              0.198    15.598    
                         clock uncertainty           -0.085    15.513    
    SLICE_X62Y109        FDRE (Setup_fdre_C_D)       -0.201    15.312    tangerineSOCInst/nekoRvInst/rdVal[31]_i_97_psdsp_29
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                 -1.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 tangerineSOCInst/spriteGenInst/spRamDInB_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spriteDPRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.368%)  route 0.282ns (66.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.578     1.716    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X65Y153        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamDInB_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  tangerineSOCInst/spriteGenInst/spRamDInB_reg[29]/Q
                         net (fo=1, routed)           0.282     2.139    tangerineSOCInst/spriteGenInst/spriteDPRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[29]
    RAMB36_X4Y30         RAMB36E1                                     r  tangerineSOCInst/spriteGenInst/spriteDPRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.885     2.282    tangerineSOCInst/spriteGenInst/spriteDPRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y30         RAMB36E1                                     r  tangerineSOCInst/spriteGenInst/spriteDPRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.492     1.790    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                      0.296     2.086    tangerineSOCInst/spriteGenInst/spriteDPRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.355ns (83.065%)  route 0.072ns (16.935%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.587     1.725    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y149        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y149        FDRE (Prop_fdre_C_Q)         0.141     1.866 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.072     1.938    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[3]
    SLICE_X50Y149        LUT2 (Prop_lut2_I1_O)        0.045     1.983 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     1.983    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]_0[3]
    SLICE_X50Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.098 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.001     2.099    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X50Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.153 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.153    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[5]
    SLICE_X50Y150        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.854     2.252    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X50Y150        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/C
                         clock pessimism             -0.258     1.993    
    SLICE_X50Y150        FDRE (Hold_fdre_C_D)         0.105     2.098    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.598%)  route 0.173ns (51.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.579     1.717    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y147        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=28, routed)          0.173     2.055    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_0
    SLICE_X72Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.847     2.244    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.258     1.985    
    SLICE_X72Y151        FDRE (Hold_fdre_C_R)         0.009     1.994    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.598%)  route 0.173ns (51.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.579     1.717    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y147        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=28, routed)          0.173     2.055    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_0
    SLICE_X72Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.847     2.244    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.258     1.985    
    SLICE_X72Y151        FDRE (Hold_fdre_C_R)         0.009     1.994    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.598%)  route 0.173ns (51.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.579     1.717    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y147        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=28, routed)          0.173     2.055    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_0
    SLICE_X72Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.847     2.244    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.258     1.985    
    SLICE_X72Y151        FDRE (Hold_fdre_C_R)         0.009     1.994    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.598%)  route 0.173ns (51.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.579     1.717    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y147        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=28, routed)          0.173     2.055    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_0
    SLICE_X72Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.847     2.244    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.258     1.985    
    SLICE_X72Y151        FDRE (Hold_fdre_C_R)         0.009     1.994    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.366ns (83.490%)  route 0.072ns (16.510%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.587     1.725    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y149        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y149        FDRE (Prop_fdre_C_Q)         0.141     1.866 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.072     1.938    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[3]
    SLICE_X50Y149        LUT2 (Prop_lut2_I1_O)        0.045     1.983 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     1.983    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]_0[3]
    SLICE_X50Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.098 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.001     2.099    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X50Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.164    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[7]
    SLICE_X50Y150        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.854     2.252    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X50Y150        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/C
                         clock pessimism             -0.258     1.993    
    SLICE_X50Y150        FDRE (Hold_fdre_C_D)         0.105     2.098    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.372%)  route 0.269ns (65.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.567     1.705    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clk
    SLICE_X78Y147        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y147        FDRE (Prop_fdre_C_Q)         0.141     1.846 r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=3, routed)           0.269     2.115    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B
    SLICE_X79Y151        FDSE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.835     2.233    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clk
    SLICE_X79Y151        FDSE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                         clock pessimism             -0.258     1.974    
    SLICE_X79Y151        FDSE (Hold_fdse_C_D)         0.072     2.046    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.620%)  route 0.255ns (64.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.585     1.723    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y150        FDSE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y150        FDSE (Prop_fdse_C_Q)         0.141     1.864 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.255     2.119    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X52Y149        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.857     2.254    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y149        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.258     1.995    
    SLICE_X52Y149        FDRE (Hold_fdre_C_D)         0.053     2.048    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.189%)  route 0.244ns (59.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.587     1.725    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y149        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y149        FDRE (Prop_fdre_C_Q)         0.164     1.889 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=4, routed)           0.244     2.133    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[5]
    SLICE_X51Y152        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.854     2.252    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y152        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.258     1.993    
    SLICE_X51Y152        FDRE (Hold_fdre_C_D)         0.066     2.059    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y70     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y70     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y15     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y15     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y26     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y26     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y33     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y33     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y28     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y28     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y147    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y147    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y151    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y151    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y151    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y151    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y147    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y147    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y147    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y147    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y147    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y147    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y151    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y151    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y151    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y151    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y147    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y147    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y147    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y147    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk100ps_clk_wiz_0
  To Clock:  clk100ps_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100ps_clk_wiz_0
Waveform(ns):       { 5.500 10.500 }
Period(ns):         10.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0Inst/inst/clkout7_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X74Y125    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y114    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y115    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y115    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y114    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y127    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y125    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y125    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y114    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y114    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y115    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y115    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y125    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y125    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y114    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y114    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y115    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y115    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk125_clk_wiz_0
  To Clock:  clk125_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 0.704ns (13.549%)  route 4.492ns (86.451%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.166    11.077    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X46Y146        FDRE                                         r  dvidInst/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X46Y146        FDRE                                         r  dvidInst/shift_red_reg[8]/C
                         clock pessimism              0.198    13.606    
                         clock uncertainty           -0.082    13.524    
    SLICE_X46Y146        FDRE (Setup_fdre_C_R)       -0.524    13.000    dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 0.704ns (13.549%)  route 4.492ns (86.451%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.166    11.077    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X46Y146        FDRE                                         r  dvidInst/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X46Y146        FDRE                                         r  dvidInst/shift_red_reg[9]/C
                         clock pessimism              0.198    13.606    
                         clock uncertainty           -0.082    13.524    
    SLICE_X46Y146        FDRE (Setup_fdre_C_R)       -0.524    13.000    dvidInst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 0.704ns (14.113%)  route 4.284ns (85.887%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          2.959    10.870    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X44Y142        FDRE                                         r  dvidInst/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.550    13.407    dvidInst/clk125
    SLICE_X44Y142        FDRE                                         r  dvidInst/shift_green_reg[8]/C
                         clock pessimism              0.198    13.605    
                         clock uncertainty           -0.082    13.523    
    SLICE_X44Y142        FDRE (Setup_fdre_C_R)       -0.524    12.999    dvidInst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 0.704ns (14.113%)  route 4.284ns (85.887%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          2.959    10.870    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X44Y142        FDRE                                         r  dvidInst/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.550    13.407    dvidInst/clk125
    SLICE_X44Y142        FDRE                                         r  dvidInst/shift_green_reg[9]/C
                         clock pessimism              0.198    13.605    
                         clock uncertainty           -0.082    13.523    
    SLICE_X44Y142        FDRE (Setup_fdre_C_R)       -0.524    12.999    dvidInst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 0.828ns (15.242%)  route 4.604ns (84.757%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.279    11.190    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X44Y146        LUT3 (Prop_lut3_I1_O)        0.124    11.314 r  dvidInst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    11.314    dvidInst/shift_red[6]
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[6]/C
                         clock pessimism              0.198    13.606    
                         clock uncertainty           -0.082    13.524    
    SLICE_X44Y146        FDRE (Setup_fdre_C_D)        0.079    13.603    dvidInst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         13.603    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 0.860ns (15.739%)  route 4.604ns (84.261%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.279    11.190    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X44Y146        LUT3 (Prop_lut3_I1_O)        0.156    11.346 r  dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    11.346    dvidInst/shift_red[7]
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[7]/C
                         clock pessimism              0.198    13.606    
                         clock uncertainty           -0.082    13.524    
    SLICE_X44Y146        FDRE (Setup_fdre_C_D)        0.118    13.642    dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                         -11.346    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.828ns (15.349%)  route 4.566ns (84.651%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.241    11.152    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X44Y146        LUT3 (Prop_lut3_I1_O)        0.124    11.276 r  dvidInst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    11.276    dvidInst/shift_red[4]
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[4]/C
                         clock pessimism              0.198    13.606    
                         clock uncertainty           -0.082    13.524    
    SLICE_X44Y146        FDRE (Setup_fdre_C_D)        0.079    13.603    dvidInst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         13.603    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.857ns (15.802%)  route 4.566ns (84.198%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.241    11.152    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X44Y146        LUT3 (Prop_lut3_I1_O)        0.153    11.305 r  dvidInst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    11.305    dvidInst/shift_red[5]
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[5]/C
                         clock pessimism              0.198    13.606    
                         clock uncertainty           -0.082    13.524    
    SLICE_X44Y146        FDRE (Setup_fdre_C_D)        0.118    13.642    dvidInst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.828ns (15.662%)  route 4.459ns (84.338%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.133    11.044    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X44Y143        LUT3 (Prop_lut3_I1_O)        0.124    11.168 r  dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    11.168    dvidInst/shift_green_1[4]
    SLICE_X44Y143        FDRE                                         r  dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X44Y143        FDRE                                         r  dvidInst/shift_green_reg[4]/C
                         clock pessimism              0.198    13.606    
                         clock uncertainty           -0.082    13.524    
    SLICE_X44Y143        FDRE (Setup_fdre_C_D)        0.077    13.601    dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         13.601    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.828ns (15.692%)  route 4.449ns (84.308%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.123    11.034    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X44Y143        LUT3 (Prop_lut3_I1_O)        0.124    11.158 r  dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    11.158    dvidInst/shift_green_1[6]
    SLICE_X44Y143        FDRE                                         r  dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X44Y143        FDRE                                         r  dvidInst/shift_green_reg[6]/C
                         clock pessimism              0.198    13.606    
                         clock uncertainty           -0.082    13.524    
    SLICE_X44Y143        FDRE (Setup_fdre_C_D)        0.081    13.605    dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         13.605    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  2.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.615     1.753    dvidInst/clk125
    SLICE_X38Y142        FDRE                                         r  dvidInst/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y142        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  dvidInst/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.086     1.980    dvidInst/shift_blue[8]
    SLICE_X39Y142        LUT3 (Prop_lut3_I0_O)        0.045     2.025 r  dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     2.025    dvidInst/shift_blue_0[6]
    SLICE_X39Y142        FDRE                                         r  dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.887     2.284    dvidInst/clk125
    SLICE_X39Y142        FDRE                                         r  dvidInst/shift_blue_reg[6]/C
                         clock pessimism             -0.517     1.766    
    SLICE_X39Y142        FDRE (Hold_fdre_C_D)         0.091     1.857    dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.878%)  route 0.121ns (46.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.121     2.045    dvidInst/shift_clock_reg_n_0_[5]
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[3]/C
                         clock pessimism             -0.517     1.796    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.072     1.868    dvidInst/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128     2.052    dvidInst/shift_clock_reg_n_0_[2]
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
                         clock pessimism             -0.530     1.783    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.070     1.853    dvidInst/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.128     2.053    dvidInst/shift_clock_reg_n_0_[3]
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
                         clock pessimism             -0.530     1.783    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.066     1.849    dvidInst/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.615     1.753    dvidInst/clk125
    SLICE_X38Y142        FDRE                                         r  dvidInst/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y142        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  dvidInst/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.137     2.031    dvidInst/shift_blue[9]
    SLICE_X39Y142        LUT3 (Prop_lut3_I0_O)        0.046     2.077 r  dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.077    dvidInst/shift_blue_0[7]
    SLICE_X39Y142        FDRE                                         r  dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.887     2.284    dvidInst/clk125
    SLICE_X39Y142        FDRE                                         r  dvidInst/shift_blue_reg[7]/C
                         clock pessimism             -0.517     1.766    
    SLICE_X39Y142        FDRE (Hold_fdre_C_D)         0.107     1.873    dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dvidInst/shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.024%)  route 0.140ns (42.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.616     1.754    dvidInst/clk125
    SLICE_X41Y144        FDRE                                         r  dvidInst/shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144        FDRE (Prop_fdre_C_Q)         0.141     1.895 r  dvidInst/shift_green_reg[2]/Q
                         net (fo=1, routed)           0.140     2.035    dvidInst/shift_green[2]
    SLICE_X38Y145        LUT3 (Prop_lut3_I0_O)        0.045     2.080 r  dvidInst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.080    dvidInst/shift_green_1[0]
    SLICE_X38Y145        FDRE                                         r  dvidInst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.888     2.285    dvidInst/clk125
    SLICE_X38Y145        FDRE                                         r  dvidInst/shift_green_reg[0]/C
                         clock pessimism             -0.514     1.770    
    SLICE_X38Y145        FDRE (Hold_fdre_C_D)         0.091     1.861    dvidInst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.616     1.754    dvidInst/clk125
    SLICE_X38Y144        FDRE                                         r  dvidInst/shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y144        FDRE (Prop_fdre_C_Q)         0.128     1.882 r  dvidInst/shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.101     1.983    dvidInst/shift_blue[5]
    SLICE_X38Y144        LUT3 (Prop_lut3_I0_O)        0.102     2.085 r  dvidInst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.085    dvidInst/shift_blue_0[3]
    SLICE_X38Y144        FDRE                                         r  dvidInst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.888     2.285    dvidInst/clk125
    SLICE_X38Y144        FDRE                                         r  dvidInst/shift_blue_reg[3]/C
                         clock pessimism             -0.530     1.754    
    SLICE_X38Y144        FDRE (Hold_fdre_C_D)         0.107     1.861    dvidInst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.707%)  route 0.132ns (48.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.132     2.056    dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[5]/C
                         clock pessimism             -0.530     1.783    
    SLICE_X0Y169         FDRE (Hold_fdre_C_D)         0.047     1.830    dvidInst/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.515%)  route 0.148ns (41.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.586     1.724    dvidInst/clk125
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y146        FDRE (Prop_fdre_C_Q)         0.164     1.888 r  dvidInst/shift_red_reg[4]/Q
                         net (fo=1, routed)           0.148     2.036    dvidInst/data1[2]
    SLICE_X44Y146        LUT3 (Prop_lut3_I0_O)        0.045     2.081 r  dvidInst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.081    dvidInst/shift_red[2]
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.857     2.254    dvidInst/clk125
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[2]/C
                         clock pessimism             -0.529     1.724    
    SLICE_X44Y146        FDRE (Hold_fdre_C_D)         0.121     1.845    dvidInst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.212ns (51.703%)  route 0.198ns (48.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.586     1.724    dvidInst/clk125
    SLICE_X46Y146        FDRE                                         r  dvidInst/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y146        FDRE (Prop_fdre_C_Q)         0.164     1.888 r  dvidInst/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.198     2.086    dvidInst/data1[7]
    SLICE_X44Y146        LUT3 (Prop_lut3_I0_O)        0.048     2.134 r  dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     2.134    dvidInst/shift_red[7]
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.857     2.254    dvidInst/clk125
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[7]/C
                         clock pessimism             -0.492     1.761    
    SLICE_X44Y146        FDRE (Hold_fdre_C_D)         0.131     1.892    dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_wiz_0Inst/inst/clkout3_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y166    dvidInst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y170    dvidInst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y156    dvidInst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y160    dvidInst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y144    dvidInst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y144    dvidInst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y144    dvidInst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y144    dvidInst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y144    dvidInst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_1
  To Clock:  clk12_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       72.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.250ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 3.658ns (33.765%)  route 7.176ns (66.235%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 88.709 - 83.333 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.683     5.738    clk12
    RAMB18_X4Y63         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     8.192 f  usb_hid_host0Inst/ukp/ukprom/data_reg/DOBDO[2]
                         net (fo=32, routed)          2.278    10.470    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOBDO[2]
    SLICE_X89Y151        LUT2 (Prop_lut2_I1_O)        0.124    10.594 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_9__0/O
                         net (fo=2, routed)           0.742    11.336    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb_hid_host0Inst/ukp/ukprom/data_reg_2
    SLICE_X88Y150        LUT6 (Prop_lut6_I0_O)        0.124    11.460 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5__0/O
                         net (fo=1, routed)           1.015    12.475    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_0
    SLICE_X88Y149        LUT6 (Prop_lut6_I5_O)        0.124    12.599 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0/O
                         net (fo=3, routed)           1.395    13.994    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0_n_0
    SLICE_X83Y146        LUT2 (Prop_lut2_I0_O)        0.152    14.146 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0/O
                         net (fo=8, routed)           0.886    15.032    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_n_0
    SLICE_X82Y145        LUT4 (Prop_lut4_I0_O)        0.354    15.386 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_3__0/O
                         net (fo=1, routed)           0.860    16.246    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_3__0_n_0
    SLICE_X83Y145        LUT5 (Prop_lut5_I4_O)        0.326    16.572 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.572    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_1__0_n_0
    SLICE_X83Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.519    88.709    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X83Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct_reg[2]/C
                         clock pessimism              0.198    88.907    
                         clock uncertainty           -0.117    88.790    
    SLICE_X83Y145        FDRE (Setup_fdre_C_D)        0.031    88.821    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct_reg[2]
  -------------------------------------------------------------------
                         required time                         88.821    
                         arrival time                         -16.572    
  -------------------------------------------------------------------
                         slack                                 72.250    

Slack (MET) :             72.670ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.183ns  (logic 3.304ns (32.445%)  route 6.879ns (67.555%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 88.715 - 83.333 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.683     5.738    clk12
    RAMB18_X4Y63         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     8.192 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOBDO[2]
                         net (fo=32, routed)          2.278    10.470    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOBDO[2]
    SLICE_X89Y151        LUT2 (Prop_lut2_I1_O)        0.124    10.594 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_9__0/O
                         net (fo=2, routed)           0.742    11.336    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb_hid_host0Inst/ukp/ukprom/data_reg_2
    SLICE_X88Y150        LUT6 (Prop_lut6_I0_O)        0.124    11.460 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5__0/O
                         net (fo=1, routed)           1.015    12.475    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_0
    SLICE_X88Y149        LUT6 (Prop_lut6_I5_O)        0.124    12.599 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0/O
                         net (fo=3, routed)           1.395    13.994    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0_n_0
    SLICE_X83Y146        LUT2 (Prop_lut2_I0_O)        0.152    14.146 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0/O
                         net (fo=8, routed)           0.712    14.858    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_n_0
    SLICE_X83Y145        LUT4 (Prop_lut4_I0_O)        0.326    15.184 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data[7]_i_1__0/O
                         net (fo=8, routed)           0.738    15.921    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data
    SLICE_X87Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.525    88.715    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X87Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[0]/C
                         clock pessimism              0.198    88.913    
                         clock uncertainty           -0.117    88.796    
    SLICE_X87Y140        FDRE (Setup_fdre_C_CE)      -0.205    88.591    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[0]
  -------------------------------------------------------------------
                         required time                         88.591    
                         arrival time                         -15.921    
  -------------------------------------------------------------------
                         slack                                 72.670    

Slack (MET) :             72.670ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.183ns  (logic 3.304ns (32.445%)  route 6.879ns (67.555%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 88.715 - 83.333 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.683     5.738    clk12
    RAMB18_X4Y63         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     8.192 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOBDO[2]
                         net (fo=32, routed)          2.278    10.470    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOBDO[2]
    SLICE_X89Y151        LUT2 (Prop_lut2_I1_O)        0.124    10.594 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_9__0/O
                         net (fo=2, routed)           0.742    11.336    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb_hid_host0Inst/ukp/ukprom/data_reg_2
    SLICE_X88Y150        LUT6 (Prop_lut6_I0_O)        0.124    11.460 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5__0/O
                         net (fo=1, routed)           1.015    12.475    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_0
    SLICE_X88Y149        LUT6 (Prop_lut6_I5_O)        0.124    12.599 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0/O
                         net (fo=3, routed)           1.395    13.994    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0_n_0
    SLICE_X83Y146        LUT2 (Prop_lut2_I0_O)        0.152    14.146 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0/O
                         net (fo=8, routed)           0.712    14.858    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_n_0
    SLICE_X83Y145        LUT4 (Prop_lut4_I0_O)        0.326    15.184 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data[7]_i_1__0/O
                         net (fo=8, routed)           0.738    15.921    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data
    SLICE_X87Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.525    88.715    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X87Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[1]/C
                         clock pessimism              0.198    88.913    
                         clock uncertainty           -0.117    88.796    
    SLICE_X87Y140        FDRE (Setup_fdre_C_CE)      -0.205    88.591    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[1]
  -------------------------------------------------------------------
                         required time                         88.591    
                         arrival time                         -15.921    
  -------------------------------------------------------------------
                         slack                                 72.670    

Slack (MET) :             72.670ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.183ns  (logic 3.304ns (32.445%)  route 6.879ns (67.555%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 88.715 - 83.333 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.683     5.738    clk12
    RAMB18_X4Y63         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     8.192 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOBDO[2]
                         net (fo=32, routed)          2.278    10.470    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOBDO[2]
    SLICE_X89Y151        LUT2 (Prop_lut2_I1_O)        0.124    10.594 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_9__0/O
                         net (fo=2, routed)           0.742    11.336    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb_hid_host0Inst/ukp/ukprom/data_reg_2
    SLICE_X88Y150        LUT6 (Prop_lut6_I0_O)        0.124    11.460 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5__0/O
                         net (fo=1, routed)           1.015    12.475    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_0
    SLICE_X88Y149        LUT6 (Prop_lut6_I5_O)        0.124    12.599 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0/O
                         net (fo=3, routed)           1.395    13.994    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0_n_0
    SLICE_X83Y146        LUT2 (Prop_lut2_I0_O)        0.152    14.146 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0/O
                         net (fo=8, routed)           0.712    14.858    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_n_0
    SLICE_X83Y145        LUT4 (Prop_lut4_I0_O)        0.326    15.184 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data[7]_i_1__0/O
                         net (fo=8, routed)           0.738    15.921    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data
    SLICE_X87Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.525    88.715    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X87Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[2]/C
                         clock pessimism              0.198    88.913    
                         clock uncertainty           -0.117    88.796    
    SLICE_X87Y140        FDRE (Setup_fdre_C_CE)      -0.205    88.591    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[2]
  -------------------------------------------------------------------
                         required time                         88.591    
                         arrival time                         -15.921    
  -------------------------------------------------------------------
                         slack                                 72.670    

Slack (MET) :             72.778ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/bitadr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 3.074ns (30.526%)  route 6.996ns (69.474%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 88.710 - 83.333 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.683     5.738    clk12
    RAMB18_X4Y63         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     8.192 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOBDO[2]
                         net (fo=32, routed)          2.278    10.470    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOBDO[2]
    SLICE_X89Y151        LUT2 (Prop_lut2_I1_O)        0.124    10.594 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_9__0/O
                         net (fo=2, routed)           0.742    11.336    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb_hid_host0Inst/ukp/ukprom/data_reg_2
    SLICE_X88Y150        LUT6 (Prop_lut6_I0_O)        0.124    11.460 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5__0/O
                         net (fo=1, routed)           1.015    12.475    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_0
    SLICE_X88Y149        LUT6 (Prop_lut6_I5_O)        0.124    12.599 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0/O
                         net (fo=3, routed)           1.395    13.994    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0_n_0
    SLICE_X83Y146        LUT4 (Prop_lut4_I0_O)        0.124    14.118 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/bitadr[6]_i_3__0/O
                         net (fo=8, routed)           0.985    15.103    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[0]_0
    SLICE_X83Y148        LUT2 (Prop_lut2_I1_O)        0.124    15.227 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr[6]_i_1__0/O
                         net (fo=7, routed)           0.581    15.808    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/bitadr_reg[0]_0[0]
    SLICE_X83Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/bitadr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.520    88.710    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X83Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/bitadr_reg[0]/C
                         clock pessimism              0.198    88.908    
                         clock uncertainty           -0.117    88.791    
    SLICE_X83Y148        FDRE (Setup_fdre_C_CE)      -0.205    88.586    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/bitadr_reg[0]
  -------------------------------------------------------------------
                         required time                         88.586    
                         arrival time                         -15.808    
  -------------------------------------------------------------------
                         slack                                 72.778    

Slack (MET) :             72.778ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/bitadr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 3.074ns (30.526%)  route 6.996ns (69.474%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 88.710 - 83.333 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.683     5.738    clk12
    RAMB18_X4Y63         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     8.192 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOBDO[2]
                         net (fo=32, routed)          2.278    10.470    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOBDO[2]
    SLICE_X89Y151        LUT2 (Prop_lut2_I1_O)        0.124    10.594 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_9__0/O
                         net (fo=2, routed)           0.742    11.336    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb_hid_host0Inst/ukp/ukprom/data_reg_2
    SLICE_X88Y150        LUT6 (Prop_lut6_I0_O)        0.124    11.460 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5__0/O
                         net (fo=1, routed)           1.015    12.475    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_0
    SLICE_X88Y149        LUT6 (Prop_lut6_I5_O)        0.124    12.599 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0/O
                         net (fo=3, routed)           1.395    13.994    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0_n_0
    SLICE_X83Y146        LUT4 (Prop_lut4_I0_O)        0.124    14.118 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/bitadr[6]_i_3__0/O
                         net (fo=8, routed)           0.985    15.103    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[0]_0
    SLICE_X83Y148        LUT2 (Prop_lut2_I1_O)        0.124    15.227 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr[6]_i_1__0/O
                         net (fo=7, routed)           0.581    15.808    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/bitadr_reg[0]_0[0]
    SLICE_X83Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/bitadr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.520    88.710    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X83Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/bitadr_reg[1]/C
                         clock pessimism              0.198    88.908    
                         clock uncertainty           -0.117    88.791    
    SLICE_X83Y148        FDRE (Setup_fdre_C_CE)      -0.205    88.586    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/bitadr_reg[1]
  -------------------------------------------------------------------
                         required time                         88.586    
                         arrival time                         -15.808    
  -------------------------------------------------------------------
                         slack                                 72.778    

Slack (MET) :             72.859ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.994ns  (logic 3.304ns (33.060%)  route 6.690ns (66.940%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 88.715 - 83.333 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.683     5.738    clk12
    RAMB18_X4Y63         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     8.192 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOBDO[2]
                         net (fo=32, routed)          2.278    10.470    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOBDO[2]
    SLICE_X89Y151        LUT2 (Prop_lut2_I1_O)        0.124    10.594 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_9__0/O
                         net (fo=2, routed)           0.742    11.336    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb_hid_host0Inst/ukp/ukprom/data_reg_2
    SLICE_X88Y150        LUT6 (Prop_lut6_I0_O)        0.124    11.460 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5__0/O
                         net (fo=1, routed)           1.015    12.475    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_0
    SLICE_X88Y149        LUT6 (Prop_lut6_I5_O)        0.124    12.599 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0/O
                         net (fo=3, routed)           1.395    13.994    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0_n_0
    SLICE_X83Y146        LUT2 (Prop_lut2_I0_O)        0.152    14.146 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0/O
                         net (fo=8, routed)           0.712    14.858    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_n_0
    SLICE_X83Y145        LUT4 (Prop_lut4_I0_O)        0.326    15.184 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data[7]_i_1__0/O
                         net (fo=8, routed)           0.548    15.732    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data
    SLICE_X86Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.525    88.715    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X86Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[3]/C
                         clock pessimism              0.198    88.913    
                         clock uncertainty           -0.117    88.796    
    SLICE_X86Y140        FDRE (Setup_fdre_C_CE)      -0.205    88.591    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[3]
  -------------------------------------------------------------------
                         required time                         88.591    
                         arrival time                         -15.732    
  -------------------------------------------------------------------
                         slack                                 72.859    

Slack (MET) :             72.859ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.994ns  (logic 3.304ns (33.060%)  route 6.690ns (66.940%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 88.715 - 83.333 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.683     5.738    clk12
    RAMB18_X4Y63         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     8.192 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOBDO[2]
                         net (fo=32, routed)          2.278    10.470    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOBDO[2]
    SLICE_X89Y151        LUT2 (Prop_lut2_I1_O)        0.124    10.594 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_9__0/O
                         net (fo=2, routed)           0.742    11.336    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb_hid_host0Inst/ukp/ukprom/data_reg_2
    SLICE_X88Y150        LUT6 (Prop_lut6_I0_O)        0.124    11.460 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5__0/O
                         net (fo=1, routed)           1.015    12.475    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_0
    SLICE_X88Y149        LUT6 (Prop_lut6_I5_O)        0.124    12.599 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0/O
                         net (fo=3, routed)           1.395    13.994    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0_n_0
    SLICE_X83Y146        LUT2 (Prop_lut2_I0_O)        0.152    14.146 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0/O
                         net (fo=8, routed)           0.712    14.858    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_n_0
    SLICE_X83Y145        LUT4 (Prop_lut4_I0_O)        0.326    15.184 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data[7]_i_1__0/O
                         net (fo=8, routed)           0.548    15.732    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data
    SLICE_X86Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.525    88.715    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X86Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[4]/C
                         clock pessimism              0.198    88.913    
                         clock uncertainty           -0.117    88.796    
    SLICE_X86Y140        FDRE (Setup_fdre_C_CE)      -0.205    88.591    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[4]
  -------------------------------------------------------------------
                         required time                         88.591    
                         arrival time                         -15.732    
  -------------------------------------------------------------------
                         slack                                 72.859    

Slack (MET) :             72.859ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.994ns  (logic 3.304ns (33.060%)  route 6.690ns (66.940%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 88.715 - 83.333 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.683     5.738    clk12
    RAMB18_X4Y63         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     8.192 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOBDO[2]
                         net (fo=32, routed)          2.278    10.470    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOBDO[2]
    SLICE_X89Y151        LUT2 (Prop_lut2_I1_O)        0.124    10.594 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_9__0/O
                         net (fo=2, routed)           0.742    11.336    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb_hid_host0Inst/ukp/ukprom/data_reg_2
    SLICE_X88Y150        LUT6 (Prop_lut6_I0_O)        0.124    11.460 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5__0/O
                         net (fo=1, routed)           1.015    12.475    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_0
    SLICE_X88Y149        LUT6 (Prop_lut6_I5_O)        0.124    12.599 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0/O
                         net (fo=3, routed)           1.395    13.994    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0_n_0
    SLICE_X83Y146        LUT2 (Prop_lut2_I0_O)        0.152    14.146 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0/O
                         net (fo=8, routed)           0.712    14.858    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_n_0
    SLICE_X83Y145        LUT4 (Prop_lut4_I0_O)        0.326    15.184 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data[7]_i_1__0/O
                         net (fo=8, routed)           0.548    15.732    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data
    SLICE_X86Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.525    88.715    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X86Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[5]/C
                         clock pessimism              0.198    88.913    
                         clock uncertainty           -0.117    88.796    
    SLICE_X86Y140        FDRE (Setup_fdre_C_CE)      -0.205    88.591    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[5]
  -------------------------------------------------------------------
                         required time                         88.591    
                         arrival time                         -15.732    
  -------------------------------------------------------------------
                         slack                                 72.859    

Slack (MET) :             72.859ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.994ns  (logic 3.304ns (33.060%)  route 6.690ns (66.940%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 88.715 - 83.333 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.683     5.738    clk12
    RAMB18_X4Y63         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     8.192 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOBDO[2]
                         net (fo=32, routed)          2.278    10.470    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOBDO[2]
    SLICE_X89Y151        LUT2 (Prop_lut2_I1_O)        0.124    10.594 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_9__0/O
                         net (fo=2, routed)           0.742    11.336    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb_hid_host0Inst/ukp/ukprom/data_reg_2
    SLICE_X88Y150        LUT6 (Prop_lut6_I0_O)        0.124    11.460 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5__0/O
                         net (fo=1, routed)           1.015    12.475    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_0
    SLICE_X88Y149        LUT6 (Prop_lut6_I5_O)        0.124    12.599 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0/O
                         net (fo=3, routed)           1.395    13.994    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_4__0_n_0
    SLICE_X83Y146        LUT2 (Prop_lut2_I0_O)        0.152    14.146 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0/O
                         net (fo=8, routed)           0.712    14.858    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct[2]_i_2__0_n_0
    SLICE_X83Y145        LUT4 (Prop_lut4_I0_O)        0.326    15.184 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data[7]_i_1__0/O
                         net (fo=8, routed)           0.548    15.732    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data
    SLICE_X86Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.525    88.715    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X86Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[6]/C
                         clock pessimism              0.198    88.913    
                         clock uncertainty           -0.117    88.796    
    SLICE_X86Y140        FDRE (Setup_fdre_C_CE)      -0.205    88.591    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_reg[6]
  -------------------------------------------------------------------
                         required time                         88.591    
                         arrival time                         -15.732    
  -------------------------------------------------------------------
                         slack                                 72.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.393%)  route 0.181ns (58.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.565     1.703    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X85Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.128     1.831 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[4]/Q
                         net (fo=11, routed)          0.181     2.012    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp_n_64
    SLICE_X82Y141        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.834     2.231    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X82Y141        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[3][4]/C
                         clock pessimism             -0.263     1.967    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)        -0.007     1.960    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.014%)  route 0.238ns (64.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.565     1.703    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X85Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.128     1.831 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[7]/Q
                         net (fo=11, routed)          0.238     2.069    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/p_0_in[1]
    SLICE_X82Y141        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.834     2.231    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X82Y141        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[3][7]/C
                         clock pessimism             -0.263     1.967    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.025     1.992    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.255%)  route 0.248ns (63.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.565     1.703    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X85Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.141     1.844 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[0]/Q
                         net (fo=11, routed)          0.248     2.092    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp_n_68
    SLICE_X82Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.834     2.231    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X82Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[5][0]/C
                         clock pessimism             -0.263     1.967    
    SLICE_X82Y142        FDRE (Hold_fdre_C_D)         0.046     2.013    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/timing_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/timing_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.226ns (51.469%)  route 0.213ns (48.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.567     1.705    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X85Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/timing_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y149        FDRE (Prop_fdre_C_Q)         0.128     1.833 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/timing_reg[0]/Q
                         net (fo=10, routed)          0.213     2.046    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/timing_reg[0]_0
    SLICE_X85Y150        LUT6 (Prop_lut6_I3_O)        0.098     2.144 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/timing[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.144    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/timing[2]_i_1__0_n_0
    SLICE_X85Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/timing_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.834     2.232    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X85Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/timing_reg[2]/C
                         clock pessimism             -0.258     1.973    
    SLICE_X85Y150        FDRE (Hold_fdre_C_D)         0.092     2.065    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/timing_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_btn_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.050%)  route 0.248ns (65.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.565     1.703    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X85Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.128     1.831 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[6]/Q
                         net (fo=11, routed)          0.248     2.079    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/p_0_in[0]
    SLICE_X78Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_btn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.836     2.233    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X78Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_btn_reg[6]/C
                         clock pessimism             -0.263     1.969    
    SLICE_X78Y140        FDRE (Hold_fdre_C_D)         0.023     1.992    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_btn_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.535%)  route 0.254ns (66.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.565     1.703    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X85Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.128     1.831 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[4]/Q
                         net (fo=11, routed)          0.254     2.085    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp_n_64
    SLICE_X82Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.834     2.231    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X82Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[5][4]/C
                         clock pessimism             -0.263     1.967    
    SLICE_X82Y142        FDRE (Hold_fdre_C_D)         0.021     1.988    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.606%)  route 0.282ns (57.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.577     1.715    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X90Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y149        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[0]/Q
                         net (fo=10, routed)          0.282     2.161    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[0]_0[0]
    SLICE_X90Y150        LUT5 (Prop_lut5_I2_O)        0.045     2.206 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.206    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr[2]_i_1__0_n_0
    SLICE_X90Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.845     2.243    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X90Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[2]/C
                         clock pessimism             -0.258     1.984    
    SLICE_X90Y150        FDRE (Hold_fdre_C_D)         0.121     2.105    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.872%)  route 0.261ns (67.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.565     1.703    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X85Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.128     1.831 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat_reg[6]/Q
                         net (fo=11, routed)          0.261     2.093    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/p_0_in[0]
    SLICE_X82Y141        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.834     2.231    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X82Y141        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[3][6]/C
                         clock pessimism             -0.263     1.967    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.023     1.990    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/dat_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.385%)  route 0.284ns (57.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.577     1.715    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X90Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y149        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[0]/Q
                         net (fo=10, routed)          0.284     2.163    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[0]_0[0]
    SLICE_X90Y150        LUT6 (Prop_lut6_I3_O)        0.045     2.208 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr[3]_i_2__0/O
                         net (fo=1, routed)           0.000     2.208    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr[3]_i_2__0_n_0
    SLICE_X90Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.845     2.243    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X90Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[3]/C
                         clock pessimism             -0.258     1.984    
    SLICE_X90Y150        FDRE (Hold_fdre_C_D)         0.120     2.104    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sadr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.567     1.705    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X84Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y148        FDRE (Prop_fdre_C_Q)         0.164     1.869 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[6]/Q
                         net (fo=1, routed)           0.114     1.984    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg_n_0_[6]
    SLICE_X84Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.140 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.140    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/i_/i_/i__carry__0_n_0
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.180 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.180    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/i_/i_/i__carry__1_n_0
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.233 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/i_/i_/i__carry__2/O[0]
                         net (fo=1, routed)           0.000     2.233    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/i_/i_/i__carry__2_n_7
    SLICE_X84Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.834     2.232    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X84Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[12]/C
                         clock pessimism             -0.258     1.973    
    SLICE_X84Y150        FDRE (Hold_fdre_C_D)         0.134     2.107    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_clk_wiz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.333      80.757     RAMB18_X4Y63     usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.333      80.757     RAMB18_X4Y63     usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    clk_wiz_1Inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X82Y157    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X89Y155    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_5_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X71Y157    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X71Y154    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X69Y154    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X68Y153    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X82Y157    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X82Y157    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X89Y155    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_5_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X89Y155    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_5_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X71Y157    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X71Y157    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X71Y154    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X71Y154    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y154    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y154    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X82Y157    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X82Y157    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X89Y155    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_5_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X89Y155    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_5_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X71Y157    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X71Y157    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X71Y154    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X71Y154    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y154    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y154    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.636ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.129ns  (logic 2.454ns (59.427%)  route 1.675ns (40.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 45.495 - 40.000 ) 
    Source Clock Delay      (SCD):    5.857ns = ( 25.857 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.803    25.857    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454    28.311 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[18]
                         net (fo=1, routed)           1.675    29.987    tangerineSOCInst/pixelGenGfxInst/D[18]
    SLICE_X36Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.638    45.495    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X36Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[18]/C
                         clock pessimism              0.278    45.773    
                         clock uncertainty           -0.105    45.668    
    SLICE_X36Y145        FDRE (Setup_fdre_C_D)       -0.045    45.623    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[18]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                         -29.987    
  -------------------------------------------------------------------
                         slack                                 15.636    

Slack (MET) :             15.663ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.104ns  (logic 2.454ns (59.797%)  route 1.650ns (40.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 45.496 - 40.000 ) 
    Source Clock Delay      (SCD):    5.857ns = ( 25.857 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.803    25.857    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454    28.311 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           1.650    29.961    tangerineSOCInst/pixelGenGfxInst/D[14]
    SLICE_X36Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.639    45.496    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X36Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[14]/C
                         clock pessimism              0.278    45.774    
                         clock uncertainty           -0.105    45.669    
    SLICE_X36Y148        FDRE (Setup_fdre_C_D)       -0.045    45.624    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[14]
  -------------------------------------------------------------------
                         required time                         45.624    
                         arrival time                         -29.961    
  -------------------------------------------------------------------
                         slack                                 15.663    

Slack (MET) :             15.702ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.078ns  (logic 2.454ns (60.170%)  route 1.624ns (39.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 45.496 - 40.000 ) 
    Source Clock Delay      (SCD):    5.857ns = ( 25.857 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.803    25.857    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454    28.311 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.624    29.936    tangerineSOCInst/pixelGenGfxInst/D[13]
    SLICE_X36Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.639    45.496    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X36Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/C
                         clock pessimism              0.278    45.774    
                         clock uncertainty           -0.105    45.669    
    SLICE_X36Y148        FDRE (Setup_fdre_C_D)       -0.031    45.638    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]
  -------------------------------------------------------------------
                         required time                         45.638    
                         arrival time                         -29.936    
  -------------------------------------------------------------------
                         slack                                 15.702    

Slack (MET) :             15.716ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.065ns  (logic 2.454ns (60.373%)  route 1.611ns (39.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 45.496 - 40.000 ) 
    Source Clock Delay      (SCD):    5.857ns = ( 25.857 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.803    25.857    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454    28.311 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.611    29.922    tangerineSOCInst/pixelGenGfxInst/D[15]
    SLICE_X36Y147        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.639    45.496    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X36Y147        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/C
                         clock pessimism              0.278    45.774    
                         clock uncertainty           -0.105    45.669    
    SLICE_X36Y147        FDRE (Setup_fdre_C_D)       -0.031    45.638    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]
  -------------------------------------------------------------------
                         required time                         45.638    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                 15.716    

Slack (MET) :             15.719ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.061ns  (logic 2.454ns (60.430%)  route 1.607ns (39.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 45.495 - 40.000 ) 
    Source Clock Delay      (SCD):    5.857ns = ( 25.857 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.803    25.857    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    28.311 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           1.607    29.918    tangerineSOCInst/pixelGenGfxInst/D[8]
    SLICE_X36Y146        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.638    45.495    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X36Y146        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]/C
                         clock pessimism              0.278    45.773    
                         clock uncertainty           -0.105    45.668    
    SLICE_X36Y146        FDRE (Setup_fdre_C_D)       -0.031    45.637    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]
  -------------------------------------------------------------------
                         required time                         45.637    
                         arrival time                         -29.918    
  -------------------------------------------------------------------
                         slack                                 15.719    

Slack (MET) :             15.734ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.050ns  (logic 2.454ns (60.597%)  route 1.596ns (39.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 45.496 - 40.000 ) 
    Source Clock Delay      (SCD):    5.857ns = ( 25.857 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.803    25.857    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    28.311 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.596    29.907    tangerineSOCInst/pixelGenGfxInst/D[5]
    SLICE_X36Y147        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.639    45.496    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X36Y147        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]/C
                         clock pessimism              0.278    45.774    
                         clock uncertainty           -0.105    45.669    
    SLICE_X36Y147        FDRE (Setup_fdre_C_D)       -0.028    45.641    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]
  -------------------------------------------------------------------
                         required time                         45.641    
                         arrival time                         -29.907    
  -------------------------------------------------------------------
                         slack                                 15.734    

Slack (MET) :             15.752ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.030ns  (logic 2.454ns (60.886%)  route 1.576ns (39.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 45.495 - 40.000 ) 
    Source Clock Delay      (SCD):    5.857ns = ( 25.857 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.803    25.857    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.454    28.311 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=1, routed)           1.576    29.888    tangerineSOCInst/pixelGenGfxInst/D[25]
    SLICE_X36Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.638    45.495    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X36Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/C
                         clock pessimism              0.278    45.773    
                         clock uncertainty           -0.105    45.668    
    SLICE_X36Y145        FDRE (Setup_fdre_C_D)       -0.028    45.640    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]
  -------------------------------------------------------------------
                         required time                         45.640    
                         arrival time                         -29.888    
  -------------------------------------------------------------------
                         slack                                 15.752    

Slack (MET) :             15.772ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.957ns  (logic 2.454ns (62.009%)  route 1.503ns (37.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 45.495 - 40.000 ) 
    Source Clock Delay      (SCD):    5.857ns = ( 25.857 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.803    25.857    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    28.311 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.503    29.815    tangerineSOCInst/pixelGenGfxInst/D[4]
    SLICE_X37Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.638    45.495    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X37Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[4]/C
                         clock pessimism              0.278    45.773    
                         clock uncertainty           -0.105    45.668    
    SLICE_X37Y144        FDRE (Setup_fdre_C_D)       -0.081    45.587    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[4]
  -------------------------------------------------------------------
                         required time                         45.587    
                         arrival time                         -29.815    
  -------------------------------------------------------------------
                         slack                                 15.772    

Slack (MET) :             15.816ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.967ns  (logic 2.454ns (61.858%)  route 1.513ns (38.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 45.496 - 40.000 ) 
    Source Clock Delay      (SCD):    5.857ns = ( 25.857 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.803    25.857    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454    28.311 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=1, routed)           1.513    29.825    tangerineSOCInst/pixelGenGfxInst/D[29]
    SLICE_X36Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.639    45.496    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X36Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[29]/C
                         clock pessimism              0.278    45.774    
                         clock uncertainty           -0.105    45.669    
    SLICE_X36Y148        FDRE (Setup_fdre_C_D)       -0.028    45.641    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[29]
  -------------------------------------------------------------------
                         required time                         45.641    
                         arrival time                         -29.825    
  -------------------------------------------------------------------
                         slack                                 15.816    

Slack (MET) :             15.825ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.958ns  (logic 2.454ns (62.001%)  route 1.504ns (37.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 45.496 - 40.000 ) 
    Source Clock Delay      (SCD):    5.857ns = ( 25.857 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.803    25.857    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454    28.311 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           1.504    29.815    tangerineSOCInst/pixelGenGfxInst/D[31]
    SLICE_X36Y147        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.639    45.496    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X36Y147        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]/C
                         clock pessimism              0.278    45.774    
                         clock uncertainty           -0.105    45.669    
    SLICE_X36Y147        FDRE (Setup_fdre_C_D)       -0.028    45.641    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]
  -------------------------------------------------------------------
                         required time                         45.641    
                         arrival time                         -29.815    
  -------------------------------------------------------------------
                         slack                                 15.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvidInst/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.615     1.753    dvidInst/TDMS_encoder_blue/clk25
    SLICE_X37Y142        FDRE                                         r  dvidInst/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  dvidInst/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.056     1.950    dvidInst/TDMS_encoder_blue_n_5
    SLICE_X37Y142        FDRE                                         r  dvidInst/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.887     2.284    dvidInst/clk25
    SLICE_X37Y142        FDRE                                         r  dvidInst/latched_blue_reg[9]/C
                         clock pessimism             -0.530     1.753    
    SLICE_X37Y142        FDRE (Hold_fdre_C_D)         0.075     1.828    dvidInst/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.581     1.719    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X47Y116        FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDSE (Prop_fdse_C_Q)         0.141     1.860 r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[12]/Q
                         net (fo=1, routed)           0.091     1.951    tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow[12]
    SLICE_X46Y116        LUT6 (Prop_lut6_I4_O)        0.045     1.996 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr[12]_i_1/O
                         net (fo=1, routed)           0.000     1.996    tangerineSOCInst/pixelGenInst/pgDisplayPtr[12]_i_1_n_0
    SLICE_X46Y116        FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.849     2.246    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X46Y116        FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]/C
                         clock pessimism             -0.513     1.732    
    SLICE_X46Y116        FDSE (Hold_fdse_C_D)         0.121     1.853    tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteYCount_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spriteInYRegion_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.610     1.748    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X38Y132        FDSE                                         r  tangerineSOCInst/spriteGenInst/spriteYCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDSE (Prop_fdse_C_Q)         0.141     1.889 r  tangerineSOCInst/spriteGenInst/spriteYCount_reg[5]/Q
                         net (fo=2, routed)           0.065     1.954    tangerineSOCInst/spriteGenInst/spriteYCount_reg_n_0_[5]
    SLICE_X39Y132        LUT6 (Prop_lut6_I0_O)        0.045     1.999 r  tangerineSOCInst/spriteGenInst/spriteInYRegion_i_1/O
                         net (fo=1, routed)           0.000     1.999    tangerineSOCInst/spriteGenInst/spriteInYRegion_i_1_n_0
    SLICE_X39Y132        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteInYRegion_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.880     2.277    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X39Y132        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteInYRegion_reg/C
                         clock pessimism             -0.515     1.761    
    SLICE_X39Y132        FDRE (Hold_fdre_C_D)         0.091     1.852    tangerineSOCInst/spriteGenInst/spriteInYRegion_reg
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.617     1.755    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X36Y147        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.164     1.919 r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]/Q
                         net (fo=1, routed)           0.050     1.969    tangerineSOCInst/pixelGenGfxInst/in17[7]
    SLICE_X37Y147        LUT4 (Prop_lut4_I3_O)        0.045     2.014 r  tangerineSOCInst/pixelGenGfxInst/pggR[7]_i_2/O
                         net (fo=1, routed)           0.000     2.014    tangerineSOCInst/pixelGenGfxInst/pggR0_in[7]
    SLICE_X37Y147        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.889     2.286    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X37Y147        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]/C
                         clock pessimism             -0.517     1.768    
    SLICE_X37Y147        FDRE (Hold_fdre_C_D)         0.092     1.860    tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.616     1.754    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X36Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y145        FDRE (Prop_fdre_C_Q)         0.164     1.918 r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/Q
                         net (fo=1, routed)           0.050     1.968    tangerineSOCInst/pixelGenGfxInst/in19[6]
    SLICE_X37Y145        LUT4 (Prop_lut4_I3_O)        0.045     2.013 r  tangerineSOCInst/pixelGenGfxInst/pggG[6]_i_1/O
                         net (fo=1, routed)           0.000     2.013    tangerineSOCInst/pixelGenGfxInst/pggG[6]_i_1_n_0
    SLICE_X37Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.888     2.285    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X37Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggG_reg[6]/C
                         clock pessimism             -0.517     1.767    
    SLICE_X37Y145        FDRE (Hold_fdre_C_D)         0.092     1.859    tangerineSOCInst/pixelGenGfxInst/pggG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.617     1.755    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X36Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y148        FDRE (Prop_fdre_C_Q)         0.164     1.919 r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[29]/Q
                         net (fo=1, routed)           0.051     1.970    tangerineSOCInst/pixelGenGfxInst/in17[5]
    SLICE_X37Y148        LUT4 (Prop_lut4_I3_O)        0.045     2.015 r  tangerineSOCInst/pixelGenGfxInst/pggR[5]_i_1/O
                         net (fo=1, routed)           0.000     2.015    tangerineSOCInst/pixelGenGfxInst/pggR0_in[5]
    SLICE_X37Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.889     2.286    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X37Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[5]/C
                         clock pessimism             -0.517     1.768    
    SLICE_X37Y148        FDRE (Hold_fdre_C_D)         0.091     1.859    tangerineSOCInst/pixelGenGfxInst/pggR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dvidInst/TDMS_encoder_green/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/latched_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.586     1.724    dvidInst/TDMS_encoder_green/clk25
    SLICE_X45Y144        FDRE                                         r  dvidInst/TDMS_encoder_green/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  dvidInst/TDMS_encoder_green/encoded_reg[7]/Q
                         net (fo=1, routed)           0.110     1.975    dvidInst/TDMS_encoder_green_n_11
    SLICE_X45Y143        FDRE                                         r  dvidInst/latched_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.857     2.254    dvidInst/clk25
    SLICE_X45Y143        FDRE                                         r  dvidInst/latched_green_reg[7]/C
                         clock pessimism             -0.513     1.740    
    SLICE_X45Y143        FDRE (Hold_fdre_C_D)         0.070     1.810    dvidInst/latched_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.282%)  route 0.124ns (46.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.582     1.720    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y115        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[2]/Q
                         net (fo=3, routed)           0.124     1.985    tangerineSOCInst/pixelGenInst/pgDisplayPtr[2]
    SLICE_X48Y113        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.851     2.248    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X48Y113        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[2]/C
                         clock pessimism             -0.512     1.735    
    SLICE_X48Y113        FDRE (Hold_fdre_C_D)         0.076     1.811    tangerineSOCInst/pixelGenInst/videoRamBA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dvidInst/TDMS_encoder_blue/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.616     1.754    dvidInst/TDMS_encoder_blue/clk25
    SLICE_X38Y143        FDRE                                         r  dvidInst/TDMS_encoder_blue/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        FDRE (Prop_fdre_C_Q)         0.141     1.895 r  dvidInst/TDMS_encoder_blue/encoded_reg[8]/Q
                         net (fo=1, routed)           0.117     2.012    dvidInst/TDMS_encoder_blue_n_6
    SLICE_X38Y143        FDRE                                         r  dvidInst/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.888     2.285    dvidInst/clk25
    SLICE_X38Y143        FDRE                                         r  dvidInst/latched_blue_reg[8]/C
                         clock pessimism             -0.530     1.754    
    SLICE_X38Y143        FDRE (Hold_fdre_C_D)         0.078     1.832    dvidInst/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.336%)  route 0.135ns (41.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.608     1.746    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X37Y130        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.141     1.887 r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[1]/Q
                         net (fo=7, routed)           0.135     2.022    tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter[1]
    SLICE_X36Y130        LUT5 (Prop_lut5_I4_O)        0.048     2.070 r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.070    tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter[3]_i_1_n_0
    SLICE_X36Y130        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.878     2.275    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X36Y130        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[3]/C
                         clock pessimism             -0.515     1.759    
    SLICE_X36Y130        FDRE (Hold_fdre_C_D)         0.131     1.890    tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y66     tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y66     tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y26     tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y30     tangerineSOCInst/spriteGenInst/spriteDPRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X8Y6      tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X7Y10     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y18     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y21     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y25     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y34     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y143    dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y143    dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y143    dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y143    dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y143    dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y143    dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y143    dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y143    dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y143    dvidInst/latched_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y143    dvidInst/latched_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y143    dvidInst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y143    dvidInst/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y143    dvidInst/latched_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y143    dvidInst/latched_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y143    dvidInst/latched_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y143    dvidInst/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y143    dvidInst/latched_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y143    dvidInst/latched_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y143    dvidInst/latched_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y143    dvidInst/latched_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50_clk_wiz_0
  To Clock:  clk50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.224ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.050ns (21.271%)  route 3.886ns (78.729%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 25.384 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X73Y127        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.054     7.207    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X73Y127        LUT2 (Prop_lut2_I0_O)        0.150     7.357 r  tangerineSOCInst/tickTimerCounter[0]_i_3/O
                         net (fo=1, routed)           0.782     8.139    tangerineSOCInst/tickTimerCounter[0]_i_3_n_0
    SLICE_X73Y129        LUT6 (Prop_lut6_I0_O)        0.326     8.465 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          0.777     9.242    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X69Y127        LUT3 (Prop_lut3_I2_O)        0.118     9.360 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.273    10.633    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X72Y129        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.527    25.384    tangerineSOCInst/clk50
    SLICE_X72Y129        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[10]/C
                         clock pessimism              0.294    25.678    
                         clock uncertainty           -0.094    25.584    
    SLICE_X72Y129        FDRE (Setup_fdre_C_R)       -0.726    24.858    tangerineSOCInst/tickTimerPrescalerCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 14.224    

Slack (MET) :             14.224ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.050ns (21.271%)  route 3.886ns (78.729%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 25.384 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X73Y127        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.054     7.207    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X73Y127        LUT2 (Prop_lut2_I0_O)        0.150     7.357 r  tangerineSOCInst/tickTimerCounter[0]_i_3/O
                         net (fo=1, routed)           0.782     8.139    tangerineSOCInst/tickTimerCounter[0]_i_3_n_0
    SLICE_X73Y129        LUT6 (Prop_lut6_I0_O)        0.326     8.465 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          0.777     9.242    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X69Y127        LUT3 (Prop_lut3_I2_O)        0.118     9.360 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.273    10.633    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X72Y129        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.527    25.384    tangerineSOCInst/clk50
    SLICE_X72Y129        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[11]/C
                         clock pessimism              0.294    25.678    
                         clock uncertainty           -0.094    25.584    
    SLICE_X72Y129        FDRE (Setup_fdre_C_R)       -0.726    24.858    tangerineSOCInst/tickTimerPrescalerCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 14.224    

Slack (MET) :             14.224ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.050ns (21.271%)  route 3.886ns (78.729%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 25.384 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X73Y127        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.054     7.207    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X73Y127        LUT2 (Prop_lut2_I0_O)        0.150     7.357 r  tangerineSOCInst/tickTimerCounter[0]_i_3/O
                         net (fo=1, routed)           0.782     8.139    tangerineSOCInst/tickTimerCounter[0]_i_3_n_0
    SLICE_X73Y129        LUT6 (Prop_lut6_I0_O)        0.326     8.465 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          0.777     9.242    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X69Y127        LUT3 (Prop_lut3_I2_O)        0.118     9.360 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.273    10.633    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X72Y129        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.527    25.384    tangerineSOCInst/clk50
    SLICE_X72Y129        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/C
                         clock pessimism              0.294    25.678    
                         clock uncertainty           -0.094    25.584    
    SLICE_X72Y129        FDRE (Setup_fdre_C_R)       -0.726    24.858    tangerineSOCInst/tickTimerPrescalerCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 14.224    

Slack (MET) :             14.384ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.050ns (21.980%)  route 3.727ns (78.020%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 25.384 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X73Y127        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.054     7.207    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X73Y127        LUT2 (Prop_lut2_I0_O)        0.150     7.357 r  tangerineSOCInst/tickTimerCounter[0]_i_3/O
                         net (fo=1, routed)           0.782     8.139    tangerineSOCInst/tickTimerCounter[0]_i_3_n_0
    SLICE_X73Y129        LUT6 (Prop_lut6_I0_O)        0.326     8.465 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          0.777     9.242    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X69Y127        LUT3 (Prop_lut3_I2_O)        0.118     9.360 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.114    10.474    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X72Y130        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.527    25.384    tangerineSOCInst/clk50
    SLICE_X72Y130        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[13]/C
                         clock pessimism              0.294    25.678    
                         clock uncertainty           -0.094    25.584    
    SLICE_X72Y130        FDRE (Setup_fdre_C_R)       -0.726    24.858    tangerineSOCInst/tickTimerPrescalerCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                 14.384    

Slack (MET) :             14.384ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.050ns (21.980%)  route 3.727ns (78.020%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 25.384 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X73Y127        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.054     7.207    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X73Y127        LUT2 (Prop_lut2_I0_O)        0.150     7.357 r  tangerineSOCInst/tickTimerCounter[0]_i_3/O
                         net (fo=1, routed)           0.782     8.139    tangerineSOCInst/tickTimerCounter[0]_i_3_n_0
    SLICE_X73Y129        LUT6 (Prop_lut6_I0_O)        0.326     8.465 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          0.777     9.242    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X69Y127        LUT3 (Prop_lut3_I2_O)        0.118     9.360 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.114    10.474    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X72Y130        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.527    25.384    tangerineSOCInst/clk50
    SLICE_X72Y130        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[16]/C
                         clock pessimism              0.294    25.678    
                         clock uncertainty           -0.094    25.584    
    SLICE_X72Y130        FDRE (Setup_fdre_C_R)       -0.726    24.858    tangerineSOCInst/tickTimerPrescalerCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                 14.384    

Slack (MET) :             14.514ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.050ns (22.601%)  route 3.596ns (77.399%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 25.383 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X73Y127        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.054     7.207    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X73Y127        LUT2 (Prop_lut2_I0_O)        0.150     7.357 r  tangerineSOCInst/tickTimerCounter[0]_i_3/O
                         net (fo=1, routed)           0.782     8.139    tangerineSOCInst/tickTimerCounter[0]_i_3_n_0
    SLICE_X73Y129        LUT6 (Prop_lut6_I0_O)        0.326     8.465 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          0.777     9.242    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X69Y127        LUT3 (Prop_lut3_I2_O)        0.118     9.360 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.983    10.343    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X72Y128        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.526    25.383    tangerineSOCInst/clk50
    SLICE_X72Y128        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[5]/C
                         clock pessimism              0.294    25.677    
                         clock uncertainty           -0.094    25.583    
    SLICE_X72Y128        FDRE (Setup_fdre_C_R)       -0.726    24.857    tangerineSOCInst/tickTimerPrescalerCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                 14.514    

Slack (MET) :             14.514ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.050ns (22.601%)  route 3.596ns (77.399%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 25.383 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X73Y127        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.054     7.207    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X73Y127        LUT2 (Prop_lut2_I0_O)        0.150     7.357 r  tangerineSOCInst/tickTimerCounter[0]_i_3/O
                         net (fo=1, routed)           0.782     8.139    tangerineSOCInst/tickTimerCounter[0]_i_3_n_0
    SLICE_X73Y129        LUT6 (Prop_lut6_I0_O)        0.326     8.465 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          0.777     9.242    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X69Y127        LUT3 (Prop_lut3_I2_O)        0.118     9.360 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.983    10.343    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X72Y128        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.526    25.383    tangerineSOCInst/clk50
    SLICE_X72Y128        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[7]/C
                         clock pessimism              0.294    25.677    
                         clock uncertainty           -0.094    25.583    
    SLICE_X72Y128        FDRE (Setup_fdre_C_R)       -0.726    24.857    tangerineSOCInst/tickTimerPrescalerCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                 14.514    

Slack (MET) :             14.644ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.050ns (23.219%)  route 3.472ns (76.781%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 25.389 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X73Y127        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.054     7.207    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X73Y127        LUT2 (Prop_lut2_I0_O)        0.150     7.357 r  tangerineSOCInst/tickTimerCounter[0]_i_3/O
                         net (fo=1, routed)           0.782     8.139    tangerineSOCInst/tickTimerCounter[0]_i_3_n_0
    SLICE_X73Y129        LUT6 (Prop_lut6_I0_O)        0.326     8.465 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          0.777     9.242    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X69Y127        LUT3 (Prop_lut3_I2_O)        0.118     9.360 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.859    10.219    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X72Y134        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.532    25.389    tangerineSOCInst/clk50
    SLICE_X72Y134        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[29]/C
                         clock pessimism              0.294    25.683    
                         clock uncertainty           -0.094    25.589    
    SLICE_X72Y134        FDRE (Setup_fdre_C_R)       -0.726    24.863    tangerineSOCInst/tickTimerPrescalerCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         24.863    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                 14.644    

Slack (MET) :             14.644ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.050ns (23.219%)  route 3.472ns (76.781%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 25.389 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X73Y127        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.054     7.207    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X73Y127        LUT2 (Prop_lut2_I0_O)        0.150     7.357 r  tangerineSOCInst/tickTimerCounter[0]_i_3/O
                         net (fo=1, routed)           0.782     8.139    tangerineSOCInst/tickTimerCounter[0]_i_3_n_0
    SLICE_X73Y129        LUT6 (Prop_lut6_I0_O)        0.326     8.465 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          0.777     9.242    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X69Y127        LUT3 (Prop_lut3_I2_O)        0.118     9.360 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.859    10.219    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X72Y134        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.532    25.389    tangerineSOCInst/clk50
    SLICE_X72Y134        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/C
                         clock pessimism              0.294    25.683    
                         clock uncertainty           -0.094    25.589    
    SLICE_X72Y134        FDRE (Setup_fdre_C_R)       -0.726    24.863    tangerineSOCInst/tickTimerPrescalerCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         24.863    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                 14.644    

Slack (MET) :             14.644ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.050ns (23.219%)  route 3.472ns (76.781%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 25.389 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X73Y127        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.054     7.207    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X73Y127        LUT2 (Prop_lut2_I0_O)        0.150     7.357 r  tangerineSOCInst/tickTimerCounter[0]_i_3/O
                         net (fo=1, routed)           0.782     8.139    tangerineSOCInst/tickTimerCounter[0]_i_3_n_0
    SLICE_X73Y129        LUT6 (Prop_lut6_I0_O)        0.326     8.465 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          0.777     9.242    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X69Y127        LUT3 (Prop_lut3_I2_O)        0.118     9.360 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.859    10.219    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X72Y134        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.532    25.389    tangerineSOCInst/clk50
    SLICE_X72Y134        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[31]/C
                         clock pessimism              0.294    25.683    
                         clock uncertainty           -0.094    25.589    
    SLICE_X72Y134        FDRE (Setup_fdre_C_R)       -0.726    24.863    tangerineSOCInst/tickTimerPrescalerCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         24.863    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                 14.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.561     1.699    tangerineSOCInst/SPIInst/clk50
    SLICE_X82Y134        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y134        FDRE (Prop_fdre_C_Q)         0.141     1.840 r  tangerineSOCInst/SPIInst/dataToSend_reg[2]/Q
                         net (fo=1, routed)           0.119     1.959    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[2]
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.831     2.228    tangerineSOCInst/SPIInst/clk50
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[2]/C
                         clock pessimism             -0.492     1.735    
    SLICE_X80Y134        FDRE (Hold_fdre_C_D)         0.063     1.798    tangerineSOCInst/SPIInst/txBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.561     1.699    tangerineSOCInst/SPIInst/clk50
    SLICE_X82Y134        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y134        FDRE (Prop_fdre_C_Q)         0.141     1.840 r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/Q
                         net (fo=1, routed)           0.120     1.960    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[0]
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.831     2.228    tangerineSOCInst/SPIInst/clk50
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[0]/C
                         clock pessimism             -0.492     1.735    
    SLICE_X80Y134        FDRE (Hold_fdre_C_D)         0.059     1.794    tangerineSOCInst/SPIInst/txBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/rxBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.561     1.699    tangerineSOCInst/SPIInst/clk50
    SLICE_X79Y133        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y133        FDRE (Prop_fdre_C_Q)         0.141     1.840 r  tangerineSOCInst/SPIInst/rxBuffer_reg[5]/Q
                         net (fo=2, routed)           0.134     1.974    tangerineSOCInst/SPIInst/rxBuffer[5]
    SLICE_X78Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.830     2.227    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[5]/C
                         clock pessimism             -0.514     1.712    
    SLICE_X78Y133        FDRE (Hold_fdre_C_D)         0.075     1.787    tangerineSOCInst/SPIInst/dataReceived_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/rxBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.925%)  route 0.131ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.560     1.698    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y132        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y132        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  tangerineSOCInst/SPIInst/rxBuffer_reg[0]/Q
                         net (fo=2, routed)           0.131     1.970    tangerineSOCInst/SPIInst/rxBuffer[0]
    SLICE_X78Y131        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.828     2.225    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y131        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[0]/C
                         clock pessimism             -0.513     1.711    
    SLICE_X78Y131        FDRE (Hold_fdre_C_D)         0.070     1.781    tangerineSOCInst/SPIInst/dataReceived_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.068%)  route 0.172ns (54.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.561     1.699    tangerineSOCInst/SPIInst/clk50
    SLICE_X82Y134        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y134        FDRE (Prop_fdre_C_Q)         0.141     1.840 r  tangerineSOCInst/SPIInst/dataToSend_reg[3]/Q
                         net (fo=1, routed)           0.172     2.012    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[3]
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.831     2.228    tangerineSOCInst/SPIInst/clk50
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[3]/C
                         clock pessimism             -0.492     1.735    
    SLICE_X80Y134        FDRE (Hold_fdre_C_D)         0.063     1.798    tangerineSOCInst/SPIInst/txBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/rxBuffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.659%)  route 0.130ns (50.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.560     1.698    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y132        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y132        FDRE (Prop_fdre_C_Q)         0.128     1.826 r  tangerineSOCInst/SPIInst/rxBuffer_reg[7]/Q
                         net (fo=2, routed)           0.130     1.956    tangerineSOCInst/SPIInst/rxBuffer[7]
    SLICE_X78Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.830     2.227    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[7]/C
                         clock pessimism             -0.513     1.713    
    SLICE_X78Y133        FDRE (Hold_fdre_C_D)         0.022     1.735    tangerineSOCInst/SPIInst/dataReceived_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.213%)  route 0.171ns (54.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.561     1.699    tangerineSOCInst/SPIInst/clk50
    SLICE_X82Y134        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y134        FDRE (Prop_fdre_C_Q)         0.141     1.840 r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/Q
                         net (fo=1, routed)           0.171     2.011    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[1]
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.831     2.228    tangerineSOCInst/SPIInst/clk50
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[1]/C
                         clock pessimism             -0.492     1.735    
    SLICE_X80Y134        FDRE (Hold_fdre_C_D)         0.052     1.787    tangerineSOCInst/SPIInst/txBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.568     1.706    tangerineSOCInst/clk50
    SLICE_X72Y129        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y129        FDRE (Prop_fdre_C_Q)         0.164     1.870 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[11]/Q
                         net (fo=3, routed)           0.067     1.937    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[11]
    SLICE_X72Y129        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.066 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.066    tangerineSOCInst/minusOp[12]
    SLICE_X72Y129        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.837     2.234    tangerineSOCInst/clk50
    SLICE_X72Y129        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/C
                         clock pessimism             -0.527     1.706    
    SLICE_X72Y129        FDRE (Hold_fdre_C_D)         0.134     1.840    tangerineSOCInst/tickTimerPrescalerCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.572     1.710    tangerineSOCInst/clk50
    SLICE_X72Y133        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.164     1.874 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/Q
                         net (fo=3, routed)           0.078     1.952    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[27]
    SLICE_X72Y133        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.081 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.081    tangerineSOCInst/minusOp[28]
    SLICE_X72Y133        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.841     2.238    tangerineSOCInst/clk50
    SLICE_X72Y133        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[28]/C
                         clock pessimism             -0.527     1.710    
    SLICE_X72Y133        FDRE (Hold_fdre_C_D)         0.134     1.844    tangerineSOCInst/tickTimerPrescalerCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.571     1.709    tangerineSOCInst/clk50
    SLICE_X72Y132        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y132        FDRE (Prop_fdre_C_Q)         0.164     1.873 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[21]/Q
                         net (fo=3, routed)           0.078     1.951    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[21]
    SLICE_X72Y132        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.080 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.080    tangerineSOCInst/minusOp[22]
    SLICE_X72Y132        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.840     2.237    tangerineSOCInst/clk50
    SLICE_X72Y132        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[22]/C
                         clock pessimism             -0.527     1.709    
    SLICE_X72Y132        FDRE (Hold_fdre_C_D)         0.134     1.843    tangerineSOCInst/tickTimerPrescalerCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    clk_wiz_0Inst/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y125    tangerineSOCInst/tickTimerCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y127    tangerineSOCInst/tickTimerCounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y127    tangerineSOCInst/tickTimerCounter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y128    tangerineSOCInst/tickTimerCounter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y128    tangerineSOCInst/tickTimerCounter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y128    tangerineSOCInst/tickTimerCounter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y128    tangerineSOCInst/tickTimerCounter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y129    tangerineSOCInst/tickTimerCounter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y125    tangerineSOCInst/tickTimerCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y125    tangerineSOCInst/tickTimerCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y127    tangerineSOCInst/tickTimerCounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y127    tangerineSOCInst/tickTimerCounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y127    tangerineSOCInst/tickTimerCounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y127    tangerineSOCInst/tickTimerCounter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y128    tangerineSOCInst/tickTimerCounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y128    tangerineSOCInst/tickTimerCounter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y128    tangerineSOCInst/tickTimerCounter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y128    tangerineSOCInst/tickTimerCounter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y125    tangerineSOCInst/tickTimerCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y125    tangerineSOCInst/tickTimerCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y127    tangerineSOCInst/tickTimerCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y127    tangerineSOCInst/tickTimerCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y127    tangerineSOCInst/tickTimerCounter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y127    tangerineSOCInst/tickTimerCounter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y128    tangerineSOCInst/tickTimerCounter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y128    tangerineSOCInst/tickTimerCounter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y128    tangerineSOCInst/tickTimerCounter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y128    tangerineSOCInst/tickTimerCounter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y8    clk_wiz_0Inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y10   clk_wiz_1Inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      998.660ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.660ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.068ns  (logic 0.478ns (44.764%)  route 0.590ns (55.236%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X44Y151        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.590     1.068    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X49Y150        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X49Y150        FDRE (Setup_fdre_C_D)       -0.272   999.728    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.728    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                998.660    

Slack (MET) :             998.752ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.853%)  route 0.607ns (59.147%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X43Y151        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.607     1.026    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y151        FDRE (Setup_fdre_C_D)       -0.222   999.778    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                998.752    

Slack (MET) :             998.844ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.998%)  route 0.605ns (57.002%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X43Y151        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.605     1.061    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X47Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X47Y151        FDRE (Setup_fdre_C_D)       -0.095   999.905    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                998.844    

Slack (MET) :             998.856ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.928ns  (logic 0.478ns (51.506%)  route 0.450ns (48.494%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y151        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.450     0.928    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X46Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y151        FDRE (Setup_fdre_C_D)       -0.216   999.784    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.784    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                998.856    

Slack (MET) :             998.895ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X43Y151        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.471     0.890    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X46Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y151        FDRE (Setup_fdre_C_D)       -0.215   999.785    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.785    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                998.895    

Slack (MET) :             998.983ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.970ns  (logic 0.518ns (53.424%)  route 0.452ns (46.576%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X44Y151        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.452     0.970    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X46Y150        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y150        FDRE (Setup_fdre_C_D)       -0.047   999.953    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                998.983    

Slack (MET) :             998.995ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (49.983%)  route 0.456ns (50.017%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X43Y151        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.456     0.912    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X47Y151        FDRE (Setup_fdre_C_D)       -0.093   999.907    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                998.995    

Slack (MET) :             999.103ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.852ns  (logic 0.518ns (60.796%)  route 0.334ns (39.204%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X44Y151        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.334     0.852    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X46Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y151        FDRE (Setup_fdre_C_D)       -0.045   999.955    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                999.103    

Slack (MET) :             999.198ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.755ns  (logic 0.456ns (60.384%)  route 0.299ns (39.616%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X47Y150        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.299     0.755    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X48Y150        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X48Y150        FDRE (Setup_fdre_C_D)       -0.047   999.953    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                999.198    





---------------------------------------------------------------------------------------------------
From Clock:  clk100ps_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        3.348ns  (logic 0.518ns (15.470%)  route 2.830ns (84.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.808ns = ( 11.308 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.002 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.459    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.316    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.615 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.459    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.753    11.308    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y114        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.518    11.826 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/Q
                         net (fo=3, routed)           2.830    14.656    tangerineSOCInst/sdramDMAInst/sdramDInLatched[15]
    SLICE_X67Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.536    15.393    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X67Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
                         clock pessimism              0.110    15.503    
                         clock uncertainty           -0.205    15.298    
    SLICE_X67Y114        FDCE (Setup_fdce_C_D)       -0.067    15.231    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        3.063ns  (logic 0.518ns (16.910%)  route 2.545ns (83.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.808ns = ( 11.308 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.002 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.459    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.316    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.615 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.459    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.753    11.308    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y114        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.518    11.826 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/Q
                         net (fo=3, routed)           2.545    14.371    tangerineSOCInst/sdramDMAInst/sdramDInLatched[10]
    SLICE_X68Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.536    15.393    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X68Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]/C
                         clock pessimism              0.110    15.503    
                         clock uncertainty           -0.205    15.298    
    SLICE_X68Y114        FDCE (Setup_fdce_C_D)       -0.045    15.253    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        2.941ns  (logic 0.518ns (17.611%)  route 2.423ns (82.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 15.402 - 10.000 ) 
    Source Clock Delay      (SCD):    5.811ns = ( 11.311 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.002 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.459    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.316    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.615 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.459    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.756    11.311    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y110        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.518    11.829 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/Q
                         net (fo=3, routed)           2.423    14.252    tangerineSOCInst/sdramDMAInst/sdramDInLatched[13]
    SLICE_X58Y112        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.545    15.402    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X58Y112        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]/C
                         clock pessimism              0.110    15.512    
                         clock uncertainty           -0.205    15.307    
    SLICE_X58Y112        FDCE (Setup_fdce_C_D)       -0.058    15.249    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -14.252    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch1Dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        3.038ns  (logic 0.670ns (22.053%)  route 2.368ns (77.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 15.389 - 10.000 ) 
    Source Clock Delay      (SCD):    5.808ns = ( 11.308 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.002 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.459    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.316    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.615 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.459    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.753    11.308    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y114        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.518    11.826 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/Q
                         net (fo=3, routed)           2.368    14.194    tangerineSOCInst/sdramDMAInst/sdramDInLatched[15]
    SLICE_X55Y124        LUT3 (Prop_lut3_I2_O)        0.152    14.346 r  tangerineSOCInst/sdramDMAInst/ch1Dout[15]_i_2/O
                         net (fo=1, routed)           0.000    14.346    tangerineSOCInst/sdramDMAInst/ch1Dout[15]_i_2_n_0
    SLICE_X55Y124        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.532    15.389    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X55Y124        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[15]/C
                         clock pessimism              0.110    15.499    
                         clock uncertainty           -0.205    15.294    
    SLICE_X55Y124        FDCE (Setup_fdce_C_D)        0.075    15.369    tangerineSOCInst/sdramDMAInst/ch1Dout_reg[15]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -14.346    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch1Dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        2.965ns  (logic 0.670ns (22.599%)  route 2.295ns (77.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    5.795ns = ( 11.295 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.002 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.459    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.316    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.615 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.459    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.740    11.295    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_fdre_C_Q)         0.518    11.813 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/Q
                         net (fo=3, routed)           2.295    14.108    tangerineSOCInst/sdramDMAInst/sdramDInLatched[25]
    SLICE_X56Y123        LUT3 (Prop_lut3_I0_O)        0.152    14.260 r  tangerineSOCInst/sdramDMAInst/ch1Dout[9]_i_1/O
                         net (fo=1, routed)           0.000    14.260    tangerineSOCInst/sdramDMAInst/ch1Dout[9]_i_1_n_0
    SLICE_X56Y123        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.534    15.391    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X56Y123        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[9]/C
                         clock pessimism              0.110    15.501    
                         clock uncertainty           -0.205    15.296    
    SLICE_X56Y123        FDCE (Setup_fdce_C_D)        0.118    15.414    tangerineSOCInst/sdramDMAInst/ch1Dout_reg[9]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        2.675ns  (logic 0.518ns (19.362%)  route 2.157ns (80.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 15.392 - 10.000 ) 
    Source Clock Delay      (SCD):    5.690ns = ( 11.190 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.002 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.459    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.316    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.615 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.459    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.635    11.190    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y125        FDRE (Prop_fdre_C_Q)         0.518    11.708 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/Q
                         net (fo=3, routed)           2.157    13.865    tangerineSOCInst/sdramDMAInst/sdramDInLatched[0]
    SLICE_X43Y126        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.535    15.392    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X43Y126        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[0]/C
                         clock pessimism              0.110    15.502    
                         clock uncertainty           -0.205    15.297    
    SLICE_X43Y126        FDCE (Setup_fdce_C_D)       -0.067    15.230    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[0]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -13.865    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        2.509ns  (logic 0.456ns (18.177%)  route 2.053ns (81.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 15.397 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns = ( 11.202 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.002 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.459    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.316    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.615 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.459    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.647    11.202    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X71Y130        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y130        FDRE (Prop_fdre_C_Q)         0.456    11.658 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[2]/Q
                         net (fo=3, routed)           2.053    13.711    tangerineSOCInst/sdramDMAInst/sdramDInLatched[2]
    SLICE_X47Y130        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.540    15.397    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X47Y130        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[2]/C
                         clock pessimism              0.110    15.507    
                         clock uncertainty           -0.205    15.302    
    SLICE_X47Y130        FDCE (Setup_fdce_C_D)       -0.081    15.221    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[2]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch1Dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        2.584ns  (logic 0.642ns (24.847%)  route 1.942ns (75.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 15.389 - 10.000 ) 
    Source Clock Delay      (SCD):    5.690ns = ( 11.190 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.002 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.459    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.316    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.615 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.459    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.635    11.190    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y125        FDRE (Prop_fdre_C_Q)         0.518    11.708 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/Q
                         net (fo=3, routed)           1.942    13.650    tangerineSOCInst/sdramDMAInst/sdramDInLatched[0]
    SLICE_X55Y124        LUT3 (Prop_lut3_I2_O)        0.124    13.774 r  tangerineSOCInst/sdramDMAInst/ch1Dout[0]_i_1/O
                         net (fo=1, routed)           0.000    13.774    tangerineSOCInst/sdramDMAInst/ch1Dout[0]_i_1_n_0
    SLICE_X55Y124        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.532    15.389    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X55Y124        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[0]/C
                         clock pessimism              0.110    15.499    
                         clock uncertainty           -0.205    15.294    
    SLICE_X55Y124        FDCE (Setup_fdce_C_D)        0.029    15.323    tangerineSOCInst/sdramDMAInst/ch1Dout_reg[0]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        2.337ns  (logic 0.518ns (22.162%)  route 1.819ns (77.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.795ns = ( 11.295 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.002 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.459    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.316    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.615 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.459    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.740    11.295    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_fdre_C_Q)         0.518    11.813 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/Q
                         net (fo=3, routed)           1.819    13.632    tangerineSOCInst/sdramDMAInst/sdramDInLatched[25]
    SLICE_X50Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.542    15.399    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X50Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[25]/C
                         clock pessimism              0.110    15.509    
                         clock uncertainty           -0.205    15.304    
    SLICE_X50Y117        FDCE (Setup_fdce_C_D)       -0.105    15.199    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[25]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        2.477ns  (logic 0.456ns (18.409%)  route 2.021ns (81.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 15.395 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns = ( 11.206 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.002 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.459    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.316    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.615 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.459    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.651    11.206    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X63Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y128        FDRE (Prop_fdre_C_Q)         0.456    11.662 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[19]/Q
                         net (fo=3, routed)           2.021    13.683    tangerineSOCInst/sdramDMAInst/sdramDInLatched[19]
    SLICE_X42Y128        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.538    15.395    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X42Y128        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[19]/C
                         clock pessimism              0.110    15.505    
                         clock uncertainty           -0.205    15.300    
    SLICE_X42Y128        FDCE (Setup_fdce_C_D)       -0.031    15.269    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[19]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  1.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.167ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.500ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.744ns = ( 7.244 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.770 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.613    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.248    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.068 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.613    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.606     7.244    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X37Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y128        FDRE (Prop_fdre_C_Q)         0.141     7.385 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/Q
                         net (fo=3, routed)           0.124     7.509    tangerineSOCInst/sdramDMAInst/sdramDInLatched[24]
    SLICE_X37Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.877     2.274    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X37Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[24]/C
                         clock pessimism             -0.206     2.068    
                         clock uncertainty            0.205     2.273    
    SLICE_X37Y129        FDCE (Hold_fdce_C_D)         0.070     2.343    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           7.509    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.198ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.500ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.641%)  route 0.126ns (43.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.744ns = ( 7.244 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.770 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.613    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.248    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.068 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.613    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.606     7.244    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDRE (Prop_fdre_C_Q)         0.164     7.408 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/Q
                         net (fo=3, routed)           0.126     7.534    tangerineSOCInst/sdramDMAInst/sdramDInLatched[29]
    SLICE_X36Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.877     2.274    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X36Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[29]/C
                         clock pessimism             -0.206     2.068    
                         clock uncertainty            0.205     2.273    
    SLICE_X36Y129        FDCE (Hold_fdce_C_D)         0.063     2.336    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           7.534    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.500ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.641%)  route 0.126ns (43.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.744ns = ( 7.244 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.770 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.613    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.248    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.068 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.613    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.606     7.244    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDRE (Prop_fdre_C_Q)         0.164     7.408 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/Q
                         net (fo=3, routed)           0.126     7.534    tangerineSOCInst/sdramDMAInst/sdramDInLatched[31]
    SLICE_X36Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.877     2.274    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X36Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]/C
                         clock pessimism             -0.206     2.068    
                         clock uncertainty            0.205     2.273    
    SLICE_X36Y129        FDCE (Hold_fdce_C_D)         0.063     2.336    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           7.534    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.209ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.500ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.641%)  route 0.126ns (43.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.744ns = ( 7.244 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.770 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.613    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.248    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.068 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.613    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.606     7.244    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDRE (Prop_fdre_C_Q)         0.164     7.408 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/Q
                         net (fo=3, routed)           0.126     7.534    tangerineSOCInst/sdramDMAInst/sdramDInLatched[27]
    SLICE_X36Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.877     2.274    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X36Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[27]/C
                         clock pessimism             -0.206     2.068    
                         clock uncertainty            0.205     2.273    
    SLICE_X36Y129        FDCE (Hold_fdce_C_D)         0.052     2.325    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           7.534    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.248ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.500ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.360%)  route 0.182ns (52.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.742ns = ( 7.242 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.770 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.613    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.248    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.068 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.613    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.604     7.242    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_fdre_C_Q)         0.164     7.406 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/Q
                         net (fo=3, routed)           0.182     7.589    tangerineSOCInst/sdramDMAInst/sdramDInLatched[25]
    SLICE_X38Y126        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.873     2.270    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X38Y126        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[25]/C
                         clock pessimism             -0.206     2.064    
                         clock uncertainty            0.205     2.269    
    SLICE_X38Y126        FDCE (Hold_fdce_C_D)         0.072     2.341    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           7.589    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.264ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.500ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.579%)  route 0.188ns (53.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.744ns = ( 7.244 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.770 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.613    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.248    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.068 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.613    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.606     7.244    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDRE (Prop_fdre_C_Q)         0.164     7.408 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/Q
                         net (fo=3, routed)           0.188     7.596    tangerineSOCInst/sdramDMAInst/sdramDInLatched[26]
    SLICE_X36Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.877     2.274    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X36Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[26]/C
                         clock pessimism             -0.206     2.068    
                         clock uncertainty            0.205     2.273    
    SLICE_X36Y129        FDCE (Hold_fdce_C_D)         0.059     2.332    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           7.596    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.267ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.500ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.468%)  route 0.205ns (55.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.709ns = ( 7.209 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.770 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.613    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.248    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.068 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.613    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.571     7.209    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X60Y123        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y123        FDRE (Prop_fdre_C_Q)         0.164     7.373 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/Q
                         net (fo=3, routed)           0.205     7.578    tangerineSOCInst/sdramDMAInst/sdramDInLatched[6]
    SLICE_X59Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.845     2.242    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X59Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[6]/C
                         clock pessimism             -0.206     2.036    
                         clock uncertainty            0.205     2.241    
    SLICE_X59Y118        FDCE (Hold_fdce_C_D)         0.070     2.311    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           7.578    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.316ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch1Dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.500ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        0.450ns  (logic 0.189ns (42.033%)  route 0.261ns (57.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.709ns = ( 7.209 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.770 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.613    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.248    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.068 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.613    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.571     7.209    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X59Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDRE (Prop_fdre_C_Q)         0.141     7.350 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/Q
                         net (fo=3, routed)           0.261     7.611    tangerineSOCInst/sdramDMAInst/sdramDInLatched[1]
    SLICE_X55Y124        LUT3 (Prop_lut3_I2_O)        0.048     7.659 r  tangerineSOCInst/sdramDMAInst/ch1Dout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.659    tangerineSOCInst/sdramDMAInst/ch1Dout[1]_i_1_n_0
    SLICE_X55Y124        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.840     2.237    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X55Y124        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[1]/C
                         clock pessimism             -0.206     2.031    
                         clock uncertainty            0.205     2.236    
    SLICE_X55Y124        FDCE (Hold_fdce_C_D)         0.107     2.343    tangerineSOCInst/sdramDMAInst/ch1Dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           7.659    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.335ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.500ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.019%)  route 0.286ns (66.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.711ns = ( 7.211 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.770 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.613    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.248    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.068 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.613    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.573     7.211    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X58Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y127        FDRE (Prop_fdre_C_Q)         0.141     7.352 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/Q
                         net (fo=3, routed)           0.286     7.638    tangerineSOCInst/sdramDMAInst/sdramDInLatched[23]
    SLICE_X44Y127        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.844     2.241    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X44Y127        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[23]/C
                         clock pessimism             -0.206     2.035    
                         clock uncertainty            0.205     2.240    
    SLICE_X44Y127        FDCE (Hold_fdce_C_D)         0.063     2.303    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           7.638    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.340ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.500ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.500ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.765%)  route 0.303ns (68.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.709ns = ( 7.209 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.770 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.613    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.248    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.068 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.613    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.639 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.571     7.209    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X59Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDRE (Prop_fdre_C_Q)         0.141     7.350 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/Q
                         net (fo=3, routed)           0.303     7.653    tangerineSOCInst/sdramDMAInst/sdramDInLatched[1]
    SLICE_X59Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.847     2.244    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X59Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[1]/C
                         clock pessimism             -0.206     2.038    
                         clock uncertainty            0.205     2.243    
    SLICE_X59Y116        FDCE (Hold_fdce_C_D)         0.070     2.313    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           7.653    
  -------------------------------------------------------------------
                         slack                                  5.340    





---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_1
  To Clock:  clk100_clk_wiz_0

Setup :           28  Failing Endpoints,  Worst Slack       -1.682ns,  Total Violation       -4.471ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.682ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        4.095ns  (logic 0.606ns (14.798%)  route 3.489ns (85.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 175.382 - 170.000 ) 
    Source Clock Delay      (SCD):    5.701ns = ( 172.367 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.646   172.367    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X71Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y157        FDRE (Prop_fdre_C_Q)         0.456   172.823 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ_reg[1]/Q
                         net (fo=8, routed)           2.023   174.846    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/p_0_in[5]
    SLICE_X73Y157        LUT5 (Prop_lut5_I1_O)        0.150   174.996 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/fifoHidKeyboardWrEn_i_1/O
                         net (fo=1, routed)           1.466   176.462    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_14
    SLICE_X75Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.526   175.382    tangerineSOCInst/usbHostInst/clk100
    SLICE_X75Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/C
                         clock pessimism              0.071   175.453    
                         clock uncertainty           -0.424   175.029    
    SLICE_X75Y150        FDRE (Setup_fdre_C_D)       -0.249   174.780    tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg
  -------------------------------------------------------------------
                         required time                        174.780    
                         arrival time                        -176.462    
  -------------------------------------------------------------------
                         slack                                 -1.682    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.712ns  (logic 0.580ns (21.387%)  route 2.132ns (78.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 175.386 - 170.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 172.370 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.648   172.370    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X85Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456   172.826 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          1.037   173.863    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X78Y141        LUT4 (Prop_lut4_I0_O)        0.124   173.987 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.094   175.081    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X76Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.529   175.386    tangerineSOCInst/usbHostInst/clk100
    SLICE_X76Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[1]/C
                         clock pessimism              0.071   175.456    
                         clock uncertainty           -0.424   175.033    
    SLICE_X76Y138        FDRE (Setup_fdre_C_CE)      -0.169   174.864    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[1]
  -------------------------------------------------------------------
                         required time                        174.864    
                         arrival time                        -175.081    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.712ns  (logic 0.580ns (21.387%)  route 2.132ns (78.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 175.386 - 170.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 172.370 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.648   172.370    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X85Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456   172.826 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          1.037   173.863    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X78Y141        LUT4 (Prop_lut4_I0_O)        0.124   173.987 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.094   175.081    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X76Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.529   175.386    tangerineSOCInst/usbHostInst/clk100
    SLICE_X76Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[4]/C
                         clock pessimism              0.071   175.456    
                         clock uncertainty           -0.424   175.033    
    SLICE_X76Y138        FDRE (Setup_fdre_C_CE)      -0.169   174.864    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[4]
  -------------------------------------------------------------------
                         required time                        174.864    
                         arrival time                        -175.081    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.712ns  (logic 0.580ns (21.387%)  route 2.132ns (78.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 175.386 - 170.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 172.370 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.648   172.370    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X85Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456   172.826 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          1.037   173.863    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X78Y141        LUT4 (Prop_lut4_I0_O)        0.124   173.987 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.094   175.081    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X76Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.529   175.386    tangerineSOCInst/usbHostInst/clk100
    SLICE_X76Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[6]/C
                         clock pessimism              0.071   175.456    
                         clock uncertainty           -0.424   175.033    
    SLICE_X76Y138        FDRE (Setup_fdre_C_CE)      -0.169   174.864    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[6]
  -------------------------------------------------------------------
                         required time                        174.864    
                         arrival time                        -175.081    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.712ns  (logic 0.580ns (21.387%)  route 2.132ns (78.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 175.386 - 170.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 172.370 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.648   172.370    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X85Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456   172.826 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          1.037   173.863    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X78Y141        LUT4 (Prop_lut4_I0_O)        0.124   173.987 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.094   175.081    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X76Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.529   175.386    tangerineSOCInst/usbHostInst/clk100
    SLICE_X76Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[1]/C
                         clock pessimism              0.071   175.456    
                         clock uncertainty           -0.424   175.033    
    SLICE_X76Y138        FDRE (Setup_fdre_C_CE)      -0.169   174.864    tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[1]
  -------------------------------------------------------------------
                         required time                        174.864    
                         arrival time                        -175.081    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/hidMouseButtons_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.641ns  (logic 0.580ns (21.964%)  route 2.061ns (78.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 175.387 - 170.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 172.370 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.648   172.370    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X85Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456   172.826 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          1.037   173.863    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X78Y141        LUT4 (Prop_lut4_I0_O)        0.124   173.987 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.023   175.010    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X77Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.530   175.387    tangerineSOCInst/usbHostInst/clk100
    SLICE_X77Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[4]/C
                         clock pessimism              0.071   175.457    
                         clock uncertainty           -0.424   175.034    
    SLICE_X77Y139        FDRE (Setup_fdre_C_CE)      -0.205   174.829    tangerineSOCInst/usbHostInst/hidMouseButtons_reg[4]
  -------------------------------------------------------------------
                         required time                        174.829    
                         arrival time                        -175.010    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/hidMouseButtons_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.641ns  (logic 0.580ns (21.964%)  route 2.061ns (78.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 175.387 - 170.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 172.370 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.648   172.370    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X85Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456   172.826 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          1.037   173.863    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X78Y141        LUT4 (Prop_lut4_I0_O)        0.124   173.987 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.023   175.010    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X76Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.530   175.387    tangerineSOCInst/usbHostInst/clk100
    SLICE_X76Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[5]/C
                         clock pessimism              0.071   175.457    
                         clock uncertainty           -0.424   175.034    
    SLICE_X76Y139        FDRE (Setup_fdre_C_CE)      -0.169   174.865    tangerineSOCInst/usbHostInst/hidMouseButtons_reg[5]
  -------------------------------------------------------------------
                         required time                        174.865    
                         arrival time                        -175.010    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/hidMouseButtons_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.641ns  (logic 0.580ns (21.964%)  route 2.061ns (78.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 175.387 - 170.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 172.370 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.648   172.370    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X85Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456   172.826 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          1.037   173.863    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X78Y141        LUT4 (Prop_lut4_I0_O)        0.124   173.987 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.023   175.010    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X76Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.530   175.387    tangerineSOCInst/usbHostInst/clk100
    SLICE_X76Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[6]/C
                         clock pessimism              0.071   175.457    
                         clock uncertainty           -0.424   175.034    
    SLICE_X76Y139        FDRE (Setup_fdre_C_CE)      -0.169   174.865    tangerineSOCInst/usbHostInst/hidMouseButtons_reg[6]
  -------------------------------------------------------------------
                         required time                        174.865    
                         arrival time                        -175.010    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.641ns  (logic 0.580ns (21.964%)  route 2.061ns (78.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 175.387 - 170.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 172.370 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.648   172.370    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X85Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456   172.826 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          1.037   173.863    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X78Y141        LUT4 (Prop_lut4_I0_O)        0.124   173.987 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.023   175.010    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X76Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.530   175.387    tangerineSOCInst/usbHostInst/clk100
    SLICE_X76Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[6]/C
                         clock pessimism              0.071   175.457    
                         clock uncertainty           -0.424   175.034    
    SLICE_X76Y139        FDRE (Setup_fdre_C_CE)      -0.169   174.865    tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[6]
  -------------------------------------------------------------------
                         required time                        174.865    
                         arrival time                        -175.010    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.641ns  (logic 0.580ns (21.964%)  route 2.061ns (78.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 175.387 - 170.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 172.370 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.648   172.370    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X85Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456   172.826 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          1.037   173.863    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X78Y141        LUT4 (Prop_lut4_I0_O)        0.124   173.987 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.023   175.010    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X76Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.530   175.387    tangerineSOCInst/usbHostInst/clk100
    SLICE_X76Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[7]/C
                         clock pessimism              0.071   175.457    
                         clock uncertainty           -0.424   175.034    
    SLICE_X76Y139        FDRE (Setup_fdre_C_CE)      -0.169   174.865    tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[7]
  -------------------------------------------------------------------
                         required time                        174.865    
                         arrival time                        -175.010    
  -------------------------------------------------------------------
                         slack                                 -0.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.098%)  route 0.737ns (77.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.574     1.712    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X72Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y157        FDRE (Prop_fdre_C_Q)         0.164     1.876 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/Q
                         net (fo=2, routed)           0.737     2.613    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse
    SLICE_X73Y157        LUT4 (Prop_lut4_I3_O)        0.045     2.658 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/fifoHidKeyboardSyncState_inv_i_1/O
                         net (fo=1, routed)           0.000     2.658    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_13
    SLICE_X73Y157        FDSE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.845     2.242    tangerineSOCInst/usbHostInst/clk100
    SLICE_X73Y157        FDSE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/C
                         clock pessimism             -0.188     2.054    
                         clock uncertainty            0.424     2.477    
    SLICE_X73Y157        FDSE (Hold_fdse_C_D)         0.091     2.568    tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.148ns (16.626%)  route 0.742ns (83.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.573     1.711    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X74Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y156        FDRE (Prop_fdre_C_Q)         0.148     1.859 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[7]/Q
                         net (fo=1, routed)           0.742     2.602    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_45
    SLICE_X78Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.833     2.231    tangerineSOCInst/usbHostInst/clk100
    SLICE_X78Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[23]/C
                         clock pessimism             -0.188     2.043    
                         clock uncertainty            0.424     2.466    
    SLICE_X78Y157        FDRE (Hold_fdre_C_D)         0.013     2.479    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.148ns (16.736%)  route 0.736ns (83.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.573     1.711    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X74Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y156        FDRE (Prop_fdre_C_Q)         0.148     1.859 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[6]/Q
                         net (fo=1, routed)           0.736     2.596    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_46
    SLICE_X77Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.841     2.239    tangerineSOCInst/usbHostInst/clk100
    SLICE_X77Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[22]/C
                         clock pessimism             -0.188     2.051    
                         clock uncertainty            0.424     2.474    
    SLICE_X77Y156        FDRE (Hold_fdre_C_D)        -0.006     2.468    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.148ns (16.063%)  route 0.773ns (83.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.573     1.711    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X74Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y156        FDRE (Prop_fdre_C_Q)         0.148     1.859 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[5]/Q
                         net (fo=1, routed)           0.773     2.633    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_47
    SLICE_X75Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.842     2.240    tangerineSOCInst/usbHostInst/clk100
    SLICE_X75Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[21]/C
                         clock pessimism             -0.188     2.052    
                         clock uncertainty            0.424     2.475    
    SLICE_X75Y156        FDRE (Hold_fdre_C_D)         0.021     2.496    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.148ns (15.969%)  route 0.779ns (84.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.572     1.710    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X74Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y157        FDRE (Prop_fdre_C_Q)         0.148     1.858 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[6]/Q
                         net (fo=1, routed)           0.779     2.637    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_54
    SLICE_X75Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.841     2.239    tangerineSOCInst/usbHostInst/clk100
    SLICE_X75Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]/C
                         clock pessimism             -0.188     2.051    
                         clock uncertainty            0.424     2.474    
    SLICE_X75Y157        FDRE (Hold_fdre_C_D)         0.019     2.493    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/hidMouseButtons_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.288%)  route 0.688ns (78.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.566     1.704    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X85Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     1.845 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[1]/Q
                         net (fo=11, routed)          0.351     2.196    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[1]
    SLICE_X78Y141        LUT4 (Prop_lut4_I1_O)        0.045     2.241 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          0.337     2.578    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X79Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.835     2.232    tangerineSOCInst/usbHostInst/clk100
    SLICE_X79Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[0]/C
                         clock pessimism             -0.188     2.044    
                         clock uncertainty            0.424     2.467    
    SLICE_X79Y139        FDRE (Hold_fdre_C_CE)       -0.039     2.428    tangerineSOCInst/usbHostInst/hidMouseButtons_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/hidMouseButtons_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.288%)  route 0.688ns (78.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.566     1.704    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X85Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     1.845 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[1]/Q
                         net (fo=11, routed)          0.351     2.196    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[1]
    SLICE_X78Y141        LUT4 (Prop_lut4_I1_O)        0.045     2.241 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          0.337     2.578    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X79Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.835     2.232    tangerineSOCInst/usbHostInst/clk100
    SLICE_X79Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[2]/C
                         clock pessimism             -0.188     2.044    
                         clock uncertainty            0.424     2.467    
    SLICE_X79Y139        FDRE (Hold_fdre_C_CE)       -0.039     2.428    tangerineSOCInst/usbHostInst/hidMouseButtons_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/hidMouseButtons_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.288%)  route 0.688ns (78.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.566     1.704    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X85Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     1.845 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[1]/Q
                         net (fo=11, routed)          0.351     2.196    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[1]
    SLICE_X78Y141        LUT4 (Prop_lut4_I1_O)        0.045     2.241 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          0.337     2.578    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X79Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.835     2.232    tangerineSOCInst/usbHostInst/clk100
    SLICE_X79Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[3]/C
                         clock pessimism             -0.188     2.044    
                         clock uncertainty            0.424     2.467    
    SLICE_X79Y139        FDRE (Hold_fdre_C_CE)       -0.039     2.428    tangerineSOCInst/usbHostInst/hidMouseButtons_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.126%)  route 0.694ns (78.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.566     1.704    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X85Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     1.845 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[1]/Q
                         net (fo=11, routed)          0.351     2.196    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[1]
    SLICE_X78Y141        LUT4 (Prop_lut4_I1_O)        0.045     2.241 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          0.343     2.585    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X78Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.835     2.232    tangerineSOCInst/usbHostInst/clk100
    SLICE_X78Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[5]/C
                         clock pessimism             -0.188     2.044    
                         clock uncertainty            0.424     2.467    
    SLICE_X78Y139        FDRE (Hold_fdre_C_CE)       -0.039     2.428    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.126%)  route 0.694ns (78.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.566     1.704    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X85Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     1.845 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[1]/Q
                         net (fo=11, routed)          0.351     2.196    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[1]
    SLICE_X78Y141        LUT4 (Prop_lut4_I1_O)        0.045     2.241 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          0.343     2.585    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X78Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.835     2.232    tangerineSOCInst/usbHostInst/clk100
    SLICE_X78Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[0]/C
                         clock pessimism             -0.188     2.044    
                         clock uncertainty            0.424     2.467    
    SLICE_X78Y139        FDRE (Hold_fdre_C_CE)       -0.039     2.428    tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.263%)  route 2.431ns (80.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.655     5.710    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456     6.166 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          1.458     7.624    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X60Y120        LUT2 (Prop_lut2_I0_O)        0.124     7.748 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.973     8.721    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.541    15.398    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]/C
                         clock pessimism              0.110    15.508    
                         clock uncertainty           -0.225    15.283    
    SLICE_X60Y117        FDCE (Setup_fdce_C_CE)      -0.169    15.114    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.263%)  route 2.431ns (80.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.655     5.710    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456     6.166 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          1.458     7.624    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X60Y120        LUT2 (Prop_lut2_I0_O)        0.124     7.748 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.973     8.721    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.541    15.398    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]/C
                         clock pessimism              0.110    15.508    
                         clock uncertainty           -0.225    15.283    
    SLICE_X60Y117        FDCE (Setup_fdce_C_CE)      -0.169    15.114    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.263%)  route 2.431ns (80.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.655     5.710    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456     6.166 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          1.458     7.624    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X60Y120        LUT2 (Prop_lut2_I0_O)        0.124     7.748 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.973     8.721    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.541    15.398    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]/C
                         clock pessimism              0.110    15.508    
                         clock uncertainty           -0.225    15.283    
    SLICE_X60Y117        FDCE (Setup_fdce_C_CE)      -0.169    15.114    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.263%)  route 2.431ns (80.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.655     5.710    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456     6.166 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          1.458     7.624    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X60Y120        LUT2 (Prop_lut2_I0_O)        0.124     7.748 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.973     8.721    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.541    15.398    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]/C
                         clock pessimism              0.110    15.508    
                         clock uncertainty           -0.225    15.283    
    SLICE_X60Y117        FDCE (Setup_fdce_C_CE)      -0.169    15.114    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.263%)  route 2.431ns (80.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.655     5.710    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456     6.166 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          1.458     7.624    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X60Y120        LUT2 (Prop_lut2_I0_O)        0.124     7.748 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.973     8.721    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.541    15.398    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/C
                         clock pessimism              0.110    15.508    
                         clock uncertainty           -0.225    15.283    
    SLICE_X60Y117        FDCE (Setup_fdce_C_CE)      -0.169    15.114    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.263%)  route 2.431ns (80.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.655     5.710    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456     6.166 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          1.458     7.624    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X60Y120        LUT2 (Prop_lut2_I0_O)        0.124     7.748 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.973     8.721    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.541    15.398    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]/C
                         clock pessimism              0.110    15.508    
                         clock uncertainty           -0.225    15.283    
    SLICE_X60Y117        FDCE (Setup_fdce_C_CE)      -0.169    15.114    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.263%)  route 2.431ns (80.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.655     5.710    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456     6.166 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          1.458     7.624    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X60Y120        LUT2 (Prop_lut2_I0_O)        0.124     7.748 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.973     8.721    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.541    15.398    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]/C
                         clock pessimism              0.110    15.508    
                         clock uncertainty           -0.225    15.283    
    SLICE_X60Y117        FDCE (Setup_fdce_C_CE)      -0.169    15.114    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.263%)  route 2.431ns (80.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.655     5.710    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456     6.166 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          1.458     7.624    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X60Y120        LUT2 (Prop_lut2_I0_O)        0.124     7.748 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.973     8.721    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.541    15.398    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]/C
                         clock pessimism              0.110    15.508    
                         clock uncertainty           -0.225    15.283    
    SLICE_X60Y117        FDCE (Setup_fdce_C_CE)      -0.169    15.114    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.580ns (20.208%)  route 2.290ns (79.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.655     5.710    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456     6.166 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          1.458     7.624    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X60Y120        LUT2 (Prop_lut2_I0_O)        0.124     7.748 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.833     8.580    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X60Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.539    15.396    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/C
                         clock pessimism              0.110    15.506    
                         clock uncertainty           -0.225    15.281    
    SLICE_X60Y118        FDCE (Setup_fdce_C_CE)      -0.169    15.112    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.580ns (20.208%)  route 2.290ns (79.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.655     5.710    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456     6.166 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          1.458     7.624    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X60Y120        LUT2 (Prop_lut2_I0_O)        0.124     7.748 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.833     8.580    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X60Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.539    15.396    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[11]/C
                         clock pessimism              0.110    15.506    
                         clock uncertainty           -0.225    15.281    
    SLICE_X60Y118        FDCE (Setup_fdce_C_CE)      -0.169    15.112    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[11]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerPgPrvVSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.516%)  route 0.543ns (74.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.574     1.712    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          0.317     2.170    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X64Y127        LUT3 (Prop_lut3_I2_O)        0.045     2.215 r  tangerineSOCInst/pixelGenInst/frameTimerPgPrvVSync_i_1/O
                         net (fo=1, routed)           0.226     2.441    tangerineSOCInst/pixelGenInst_n_12
    SLICE_X64Y127        FDRE                                         r  tangerineSOCInst/frameTimerPgPrvVSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.838     2.235    tangerineSOCInst/clk100
    SLICE_X64Y127        FDRE                                         r  tangerineSOCInst/frameTimerPgPrvVSync_reg/C
                         clock pessimism             -0.206     2.029    
                         clock uncertainty            0.225     2.254    
    SLICE_X64Y127        FDRE (Hold_fdre_C_D)         0.060     2.314    tangerineSOCInst/frameTimerPgPrvVSync_reg
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.190ns (29.767%)  route 0.448ns (70.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.574     1.712    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          0.317     2.170    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X64Y127        LUT2 (Prop_lut2_I0_O)        0.049     2.219 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.131     2.351    tangerineSOCInst/frameTimerValue0
    SLICE_X65Y126        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.836     2.233    tangerineSOCInst/clk100
    SLICE_X65Y126        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[0]/C
                         clock pessimism             -0.206     2.027    
                         clock uncertainty            0.225     2.252    
    SLICE_X65Y126        FDRE (Hold_fdre_C_CE)       -0.107     2.145    tangerineSOCInst/frameTimerValue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.190ns (29.767%)  route 0.448ns (70.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.574     1.712    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          0.317     2.170    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X64Y127        LUT2 (Prop_lut2_I0_O)        0.049     2.219 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.131     2.351    tangerineSOCInst/frameTimerValue0
    SLICE_X65Y126        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.836     2.233    tangerineSOCInst/clk100
    SLICE_X65Y126        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[1]/C
                         clock pessimism             -0.206     2.027    
                         clock uncertainty            0.225     2.252    
    SLICE_X65Y126        FDRE (Hold_fdre_C_CE)       -0.107     2.145    tangerineSOCInst/frameTimerValue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.190ns (29.767%)  route 0.448ns (70.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.574     1.712    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          0.317     2.170    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X64Y127        LUT2 (Prop_lut2_I0_O)        0.049     2.219 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.131     2.351    tangerineSOCInst/frameTimerValue0
    SLICE_X65Y126        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.836     2.233    tangerineSOCInst/clk100
    SLICE_X65Y126        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[2]/C
                         clock pessimism             -0.206     2.027    
                         clock uncertainty            0.225     2.252    
    SLICE_X65Y126        FDRE (Hold_fdre_C_CE)       -0.107     2.145    tangerineSOCInst/frameTimerValue_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.190ns (29.767%)  route 0.448ns (70.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.574     1.712    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          0.317     2.170    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X64Y127        LUT2 (Prop_lut2_I0_O)        0.049     2.219 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.131     2.351    tangerineSOCInst/frameTimerValue0
    SLICE_X65Y126        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.836     2.233    tangerineSOCInst/clk100
    SLICE_X65Y126        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[3]/C
                         clock pessimism             -0.206     2.027    
                         clock uncertainty            0.225     2.252    
    SLICE_X65Y126        FDRE (Hold_fdre_C_CE)       -0.107     2.145    tangerineSOCInst/frameTimerValue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.209ns (24.698%)  route 0.637ns (75.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.606     1.744    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X40Y127        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.164     1.908 r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/Q
                         net (fo=2, routed)           0.637     2.545    tangerineSOCInst/sdramDMAInst/pggDMARequestClkD2[0]
    SLICE_X60Y125        LUT3 (Prop_lut3_I0_O)        0.045     2.590 r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[0]_i_1/O
                         net (fo=1, routed)           0.000     2.590    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[0]_i_1_n_0
    SLICE_X60Y125        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.838     2.235    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y125        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/C
                         clock pessimism             -0.206     2.029    
                         clock uncertainty            0.225     2.254    
    SLICE_X60Y125        FDCE (Hold_fdce_C_D)         0.120     2.374    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.208ns (23.892%)  route 0.663ns (76.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.606     1.744    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X40Y127        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.164     1.908 r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/Q
                         net (fo=2, routed)           0.663     2.571    tangerineSOCInst/sdramDMAInst/pggDMARequestClkD2[1]
    SLICE_X60Y125        LUT3 (Prop_lut3_I0_O)        0.044     2.615 r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[1]_i_1/O
                         net (fo=1, routed)           0.000     2.615    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[1]_i_1_n_0
    SLICE_X60Y125        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.838     2.235    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y125        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/C
                         clock pessimism             -0.206     2.029    
                         clock uncertainty            0.225     2.254    
    SLICE_X60Y125        FDCE (Hold_fdce_C_D)         0.131     2.385    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.190ns (27.524%)  route 0.500ns (72.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.574     1.712    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          0.317     2.170    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X64Y127        LUT2 (Prop_lut2_I0_O)        0.049     2.219 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.183     2.403    tangerineSOCInst/frameTimerValue0
    SLICE_X65Y128        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.839     2.236    tangerineSOCInst/clk100
    SLICE_X65Y128        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[10]/C
                         clock pessimism             -0.206     2.030    
                         clock uncertainty            0.225     2.255    
    SLICE_X65Y128        FDRE (Hold_fdre_C_CE)       -0.107     2.148    tangerineSOCInst/frameTimerValue_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.190ns (27.524%)  route 0.500ns (72.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.574     1.712    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          0.317     2.170    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X64Y127        LUT2 (Prop_lut2_I0_O)        0.049     2.219 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.183     2.403    tangerineSOCInst/frameTimerValue0
    SLICE_X65Y128        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.839     2.236    tangerineSOCInst/clk100
    SLICE_X65Y128        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[11]/C
                         clock pessimism             -0.206     2.030    
                         clock uncertainty            0.225     2.255    
    SLICE_X65Y128        FDRE (Hold_fdre_C_CE)       -0.107     2.148    tangerineSOCInst/frameTimerValue_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.190ns (27.524%)  route 0.500ns (72.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.574     1.712    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X69Y134        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=12, routed)          0.317     2.170    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X64Y127        LUT2 (Prop_lut2_I0_O)        0.049     2.219 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.183     2.403    tangerineSOCInst/frameTimerValue0
    SLICE_X65Y128        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.839     2.236    tangerineSOCInst/clk100
    SLICE_X65Y128        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[8]/C
                         clock pessimism             -0.206     2.030    
                         clock uncertainty            0.225     2.255    
    SLICE_X65Y128        FDRE (Hold_fdre_C_CE)       -0.107     2.148    tangerineSOCInst/frameTimerValue_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.254    





---------------------------------------------------------------------------------------------------
From Clock:  clk50_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]_psdsp_2/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 1.242ns (18.094%)  route 5.622ns (81.906%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 15.406 - 10.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.635     5.690    tangerineSOCInst/SPIInst/clk50
    SLICE_X76Y126        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518     6.208 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.975     7.182    tangerineSOCInst/nekoRvInst/spiReady
    SLICE_X75Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.306 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_10/O
                         net (fo=1, routed)           0.816     8.123    tangerineSOCInst/nekoRvInst/rvState[3]_i_10_n_0
    SLICE_X73Y115        LUT6 (Prop_lut6_I2_O)        0.124     8.247 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_5/O
                         net (fo=4, routed)           1.420     9.667    tangerineSOCInst/nekoRvInst/rvState[3]_i_5_n_0
    SLICE_X71Y92         LUT2 (Prop_lut2_I0_O)        0.150     9.817 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_3/O
                         net (fo=3, routed)           0.321    10.138    tangerineSOCInst/nekoRvInst/opcode[6]_i_3_n_0
    SLICE_X71Y93         LUT5 (Prop_lut5_I3_O)        0.326    10.464 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_1/O
                         net (fo=486, routed)         2.091    12.554    tangerineSOCInst/nekoRvInst/opcode0
    SLICE_X48Y110        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]_psdsp_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.549    15.406    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X48Y110        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]_psdsp_2/C
                         clock pessimism              0.110    15.516    
                         clock uncertainty           -0.214    15.301    
    SLICE_X48Y110        FDRE (Setup_fdre_C_CE)      -0.169    15.132    tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]_psdsp_2
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_1_psdsp_5/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 1.242ns (18.392%)  route 5.511ns (81.608%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 15.403 - 10.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.635     5.690    tangerineSOCInst/SPIInst/clk50
    SLICE_X76Y126        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518     6.208 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.975     7.182    tangerineSOCInst/nekoRvInst/spiReady
    SLICE_X75Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.306 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_10/O
                         net (fo=1, routed)           0.816     8.123    tangerineSOCInst/nekoRvInst/rvState[3]_i_10_n_0
    SLICE_X73Y115        LUT6 (Prop_lut6_I2_O)        0.124     8.247 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_5/O
                         net (fo=4, routed)           1.420     9.667    tangerineSOCInst/nekoRvInst/rvState[3]_i_5_n_0
    SLICE_X71Y92         LUT2 (Prop_lut2_I0_O)        0.150     9.817 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_3/O
                         net (fo=3, routed)           0.321    10.138    tangerineSOCInst/nekoRvInst/opcode[6]_i_3_n_0
    SLICE_X71Y93         LUT5 (Prop_lut5_I3_O)        0.326    10.464 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_1/O
                         net (fo=486, routed)         1.979    12.443    tangerineSOCInst/nekoRvInst/opcode0
    SLICE_X51Y112        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_1_psdsp_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.546    15.403    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X51Y112        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_1_psdsp_5/C
                         clock pessimism              0.110    15.513    
                         clock uncertainty           -0.214    15.298    
    SLICE_X51Y112        FDRE (Setup_fdre_C_CE)      -0.205    15.093    tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_1_psdsp_5
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -12.443    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_8_psdsp_4/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.242ns (18.520%)  route 5.464ns (81.480%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 15.407 - 10.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.635     5.690    tangerineSOCInst/SPIInst/clk50
    SLICE_X76Y126        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518     6.208 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.975     7.182    tangerineSOCInst/nekoRvInst/spiReady
    SLICE_X75Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.306 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_10/O
                         net (fo=1, routed)           0.816     8.123    tangerineSOCInst/nekoRvInst/rvState[3]_i_10_n_0
    SLICE_X73Y115        LUT6 (Prop_lut6_I2_O)        0.124     8.247 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_5/O
                         net (fo=4, routed)           1.420     9.667    tangerineSOCInst/nekoRvInst/rvState[3]_i_5_n_0
    SLICE_X71Y92         LUT2 (Prop_lut2_I0_O)        0.150     9.817 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_3/O
                         net (fo=3, routed)           0.321    10.138    tangerineSOCInst/nekoRvInst/opcode[6]_i_3_n_0
    SLICE_X71Y93         LUT5 (Prop_lut5_I3_O)        0.326    10.464 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_1/O
                         net (fo=486, routed)         1.933    12.396    tangerineSOCInst/nekoRvInst/opcode0
    SLICE_X50Y106        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_8_psdsp_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.550    15.407    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X50Y106        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_8_psdsp_4/C
                         clock pessimism              0.110    15.517    
                         clock uncertainty           -0.214    15.302    
    SLICE_X50Y106        FDRE (Setup_fdre_C_CE)      -0.205    15.097    tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_8_psdsp_4
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -12.396    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]__1_psdsp_1/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.242ns (18.520%)  route 5.464ns (81.480%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 15.407 - 10.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.635     5.690    tangerineSOCInst/SPIInst/clk50
    SLICE_X76Y126        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518     6.208 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.975     7.182    tangerineSOCInst/nekoRvInst/spiReady
    SLICE_X75Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.306 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_10/O
                         net (fo=1, routed)           0.816     8.123    tangerineSOCInst/nekoRvInst/rvState[3]_i_10_n_0
    SLICE_X73Y115        LUT6 (Prop_lut6_I2_O)        0.124     8.247 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_5/O
                         net (fo=4, routed)           1.420     9.667    tangerineSOCInst/nekoRvInst/rvState[3]_i_5_n_0
    SLICE_X71Y92         LUT2 (Prop_lut2_I0_O)        0.150     9.817 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_3/O
                         net (fo=3, routed)           0.321    10.138    tangerineSOCInst/nekoRvInst/opcode[6]_i_3_n_0
    SLICE_X71Y93         LUT5 (Prop_lut5_I3_O)        0.326    10.464 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_1/O
                         net (fo=486, routed)         1.933    12.396    tangerineSOCInst/nekoRvInst/opcode0
    SLICE_X50Y106        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]__1_psdsp_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.550    15.407    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X50Y106        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]__1_psdsp_1/C
                         clock pessimism              0.110    15.517    
                         clock uncertainty           -0.214    15.302    
    SLICE_X50Y106        FDRE (Setup_fdre_C_CE)      -0.205    15.097    tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]__1_psdsp_1
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -12.396    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMul_reg[16]__1_psdsp_1/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.242ns (18.545%)  route 5.455ns (81.455%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 15.405 - 10.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.635     5.690    tangerineSOCInst/SPIInst/clk50
    SLICE_X76Y126        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518     6.208 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.975     7.182    tangerineSOCInst/nekoRvInst/spiReady
    SLICE_X75Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.306 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_10/O
                         net (fo=1, routed)           0.816     8.123    tangerineSOCInst/nekoRvInst/rvState[3]_i_10_n_0
    SLICE_X73Y115        LUT6 (Prop_lut6_I2_O)        0.124     8.247 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_5/O
                         net (fo=4, routed)           1.420     9.667    tangerineSOCInst/nekoRvInst/rvState[3]_i_5_n_0
    SLICE_X71Y92         LUT2 (Prop_lut2_I0_O)        0.150     9.817 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_3/O
                         net (fo=3, routed)           0.321    10.138    tangerineSOCInst/nekoRvInst/opcode[6]_i_3_n_0
    SLICE_X71Y93         LUT5 (Prop_lut5_I3_O)        0.326    10.464 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_1/O
                         net (fo=486, routed)         1.924    12.387    tangerineSOCInst/nekoRvInst/opcode0
    SLICE_X50Y109        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMul_reg[16]__1_psdsp_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.548    15.405    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X50Y109        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMul_reg[16]__1_psdsp_1/C
                         clock pessimism              0.110    15.515    
                         clock uncertainty           -0.214    15.300    
    SLICE_X50Y109        FDRE (Setup_fdre_C_CE)      -0.205    15.095    tangerineSOCInst/nekoRvInst/resultMul_reg[16]__1_psdsp_1
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]__1_psdsp_1/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.242ns (18.545%)  route 5.455ns (81.455%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 15.405 - 10.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.635     5.690    tangerineSOCInst/SPIInst/clk50
    SLICE_X76Y126        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518     6.208 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.975     7.182    tangerineSOCInst/nekoRvInst/spiReady
    SLICE_X75Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.306 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_10/O
                         net (fo=1, routed)           0.816     8.123    tangerineSOCInst/nekoRvInst/rvState[3]_i_10_n_0
    SLICE_X73Y115        LUT6 (Prop_lut6_I2_O)        0.124     8.247 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_5/O
                         net (fo=4, routed)           1.420     9.667    tangerineSOCInst/nekoRvInst/rvState[3]_i_5_n_0
    SLICE_X71Y92         LUT2 (Prop_lut2_I0_O)        0.150     9.817 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_3/O
                         net (fo=3, routed)           0.321    10.138    tangerineSOCInst/nekoRvInst/opcode[6]_i_3_n_0
    SLICE_X71Y93         LUT5 (Prop_lut5_I3_O)        0.326    10.464 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_1/O
                         net (fo=486, routed)         1.924    12.387    tangerineSOCInst/nekoRvInst/opcode0
    SLICE_X50Y109        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]__1_psdsp_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.548    15.405    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X50Y109        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]__1_psdsp_1/C
                         clock pessimism              0.110    15.515    
                         clock uncertainty           -0.214    15.300    
    SLICE_X50Y109        FDRE (Setup_fdre_C_CE)      -0.205    15.095    tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]__1_psdsp_1
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]_psdsp_1/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.242ns (18.545%)  route 5.455ns (81.455%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 15.405 - 10.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.635     5.690    tangerineSOCInst/SPIInst/clk50
    SLICE_X76Y126        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518     6.208 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.975     7.182    tangerineSOCInst/nekoRvInst/spiReady
    SLICE_X75Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.306 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_10/O
                         net (fo=1, routed)           0.816     8.123    tangerineSOCInst/nekoRvInst/rvState[3]_i_10_n_0
    SLICE_X73Y115        LUT6 (Prop_lut6_I2_O)        0.124     8.247 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_5/O
                         net (fo=4, routed)           1.420     9.667    tangerineSOCInst/nekoRvInst/rvState[3]_i_5_n_0
    SLICE_X71Y92         LUT2 (Prop_lut2_I0_O)        0.150     9.817 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_3/O
                         net (fo=3, routed)           0.321    10.138    tangerineSOCInst/nekoRvInst/opcode[6]_i_3_n_0
    SLICE_X71Y93         LUT5 (Prop_lut5_I3_O)        0.326    10.464 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_1/O
                         net (fo=486, routed)         1.924    12.387    tangerineSOCInst/nekoRvInst/opcode0
    SLICE_X50Y109        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]_psdsp_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.548    15.405    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X50Y109        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]_psdsp_1/C
                         clock pessimism              0.110    15.515    
                         clock uncertainty           -0.214    15.300    
    SLICE_X50Y109        FDRE (Setup_fdre_C_CE)      -0.205    15.095    tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]_psdsp_1
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]__1_psdsp_14/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 1.299ns (19.609%)  route 5.325ns (80.391%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 15.403 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.641     5.696    tangerineSOCInst/SPIInst/clk50
    SLICE_X77Y130        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.419     6.115 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=1, routed)           0.975     7.090    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X75Y122        LUT6 (Prop_lut6_I4_O)        0.299     7.389 r  tangerineSOCInst/nekoRvInst/jtImm[18]_i_4/O
                         net (fo=4, routed)           1.182     8.571    tangerineSOCInst/nekoRvInst/jtImm[18]_i_4_n_0
    SLICE_X63Y117        LUT4 (Prop_lut4_I2_O)        0.124     8.695 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_1/O
                         net (fo=259, routed)         1.425    10.119    tangerineSOCInst/nekoRvInst/jtImm[1]_i_1_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.243 r  tangerineSOCInst/nekoRvInst/rs2Val[2]_i_5/O
                         net (fo=1, routed)           0.936    11.179    tangerineSOCInst/nekoRvInst/rs2Val[2]_i_5_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I1_O)        0.124    11.303 r  tangerineSOCInst/nekoRvInst/rs2Val[2]_i_2/O
                         net (fo=1, routed)           0.000    11.303    tangerineSOCInst/nekoRvInst/rs2Val[2]_i_2_n_0
    SLICE_X62Y101        MUXF7 (Prop_muxf7_I0_O)      0.209    11.512 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[2]_i_1/O
                         net (fo=7, routed)           0.809    12.320    tangerineSOCInst/nekoRvInst/regs[0]_32[2]
    SLICE_X63Y101        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]__1_psdsp_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.546    15.403    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X63Y101        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]__1_psdsp_14/C
                         clock pessimism              0.110    15.513    
                         clock uncertainty           -0.214    15.298    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)       -0.254    15.044    tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]__1_psdsp_14
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]_psdsp_3/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 1.242ns (18.504%)  route 5.470ns (81.496%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 15.407 - 10.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.635     5.690    tangerineSOCInst/SPIInst/clk50
    SLICE_X76Y126        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518     6.208 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.975     7.182    tangerineSOCInst/nekoRvInst/spiReady
    SLICE_X75Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.306 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_10/O
                         net (fo=1, routed)           0.816     8.123    tangerineSOCInst/nekoRvInst/rvState[3]_i_10_n_0
    SLICE_X73Y115        LUT6 (Prop_lut6_I2_O)        0.124     8.247 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_5/O
                         net (fo=4, routed)           1.420     9.667    tangerineSOCInst/nekoRvInst/rvState[3]_i_5_n_0
    SLICE_X71Y92         LUT2 (Prop_lut2_I0_O)        0.150     9.817 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_3/O
                         net (fo=3, routed)           0.321    10.138    tangerineSOCInst/nekoRvInst/opcode[6]_i_3_n_0
    SLICE_X71Y93         LUT5 (Prop_lut5_I3_O)        0.326    10.464 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_1/O
                         net (fo=486, routed)         1.939    12.402    tangerineSOCInst/nekoRvInst/opcode0
    SLICE_X48Y108        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]_psdsp_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.550    15.407    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X48Y108        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]_psdsp_3/C
                         clock pessimism              0.110    15.517    
                         clock uncertainty           -0.214    15.302    
    SLICE_X48Y108        FDRE (Setup_fdre_C_CE)      -0.169    15.133    tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]_psdsp_3
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMul_reg[16]__1_psdsp_3/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 1.242ns (18.556%)  route 5.451ns (81.444%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 15.406 - 10.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.635     5.690    tangerineSOCInst/SPIInst/clk50
    SLICE_X76Y126        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518     6.208 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.975     7.182    tangerineSOCInst/nekoRvInst/spiReady
    SLICE_X75Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.306 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_10/O
                         net (fo=1, routed)           0.816     8.123    tangerineSOCInst/nekoRvInst/rvState[3]_i_10_n_0
    SLICE_X73Y115        LUT6 (Prop_lut6_I2_O)        0.124     8.247 r  tangerineSOCInst/nekoRvInst/rvState[3]_i_5/O
                         net (fo=4, routed)           1.420     9.667    tangerineSOCInst/nekoRvInst/rvState[3]_i_5_n_0
    SLICE_X71Y92         LUT2 (Prop_lut2_I0_O)        0.150     9.817 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_3/O
                         net (fo=3, routed)           0.321    10.138    tangerineSOCInst/nekoRvInst/opcode[6]_i_3_n_0
    SLICE_X71Y93         LUT5 (Prop_lut5_I3_O)        0.326    10.464 r  tangerineSOCInst/nekoRvInst/opcode[6]_i_1/O
                         net (fo=486, routed)         1.920    12.383    tangerineSOCInst/nekoRvInst/opcode0
    SLICE_X52Y108        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMul_reg[16]__1_psdsp_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.549    15.406    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X52Y108        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMul_reg[16]__1_psdsp_3/C
                         clock pessimism              0.110    15.516    
                         clock uncertainty           -0.214    15.301    
    SLICE_X52Y108        FDRE (Setup_fdre_C_CE)      -0.169    15.132    tangerineSOCInst/nekoRvInst/resultMul_reg[16]__1_psdsp_3
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  2.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.258ns (34.677%)  route 0.486ns (65.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.567     1.705    tangerineSOCInst/clk50
    SLICE_X70Y127        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y127        FDRE (Prop_fdre_C_Q)         0.164     1.869 r  tangerineSOCInst/tickTimerCounter_reg[9]/Q
                         net (fo=2, routed)           0.265     2.134    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[9]
    SLICE_X63Y127        LUT6 (Prop_lut6_I5_O)        0.045     2.179 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[9]_i_2/O
                         net (fo=1, routed)           0.221     2.400    tangerineSOCInst/nekoRvInst/registersDoutForCPU[9]_i_2_n_0
    SLICE_X66Y127        LUT3 (Prop_lut3_I2_O)        0.049     2.449 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[9]_i_1/O
                         net (fo=1, routed)           0.000     2.449    tangerineSOCInst/p_1_in[9]
    SLICE_X66Y127        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.836     2.233    tangerineSOCInst/clk100
    SLICE_X66Y127        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[9]/C
                         clock pessimism             -0.206     2.027    
                         clock uncertainty            0.214     2.241    
    SLICE_X66Y127        FDRE (Hold_fdre_C_D)         0.131     2.372    tangerineSOCInst/registersDoutForCPU_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.593%)  route 0.577ns (73.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.569     1.707    tangerineSOCInst/clk50
    SLICE_X70Y130        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.164     1.871 r  tangerineSOCInst/tickTimerCounter_reg[20]/Q
                         net (fo=2, routed)           0.577     2.448    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[20]
    SLICE_X64Y128        LUT6 (Prop_lut6_I2_O)        0.045     2.493 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[20]_i_1/O
                         net (fo=1, routed)           0.000     2.493    tangerineSOCInst/p_1_in[20]
    SLICE_X64Y128        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.839     2.236    tangerineSOCInst/clk100
    SLICE_X64Y128        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[20]/C
                         clock pessimism             -0.206     2.030    
                         clock uncertainty            0.214     2.244    
    SLICE_X64Y128        FDRE (Hold_fdre_C_D)         0.121     2.365    tangerineSOCInst/registersDoutForCPU_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.384%)  route 0.554ns (72.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.570     1.708    tangerineSOCInst/clk50
    SLICE_X70Y131        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y131        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  tangerineSOCInst/tickTimerCounter_reg[25]/Q
                         net (fo=2, routed)           0.554     2.426    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[25]
    SLICE_X65Y134        LUT6 (Prop_lut6_I2_O)        0.045     2.471 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[25]_i_1/O
                         net (fo=1, routed)           0.000     2.471    tangerineSOCInst/p_1_in[25]
    SLICE_X65Y134        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.845     2.242    tangerineSOCInst/clk100
    SLICE_X65Y134        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[25]/C
                         clock pessimism             -0.206     2.036    
                         clock uncertainty            0.214     2.250    
    SLICE_X65Y134        FDRE (Hold_fdre_C_D)         0.091     2.341    tangerineSOCInst/registersDoutForCPU_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.254ns (31.905%)  route 0.542ns (68.095%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.564     1.702    tangerineSOCInst/clk50
    SLICE_X70Y125        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y125        FDRE (Prop_fdre_C_Q)         0.164     1.866 r  tangerineSOCInst/tickTimerCounter_reg[1]/Q
                         net (fo=2, routed)           0.211     2.078    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[1]
    SLICE_X66Y125        LUT6 (Prop_lut6_I5_O)        0.045     2.123 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[1]_i_2/O
                         net (fo=1, routed)           0.331     2.453    tangerineSOCInst/nekoRvInst/registersDoutForCPU[1]_i_2_n_0
    SLICE_X66Y126        LUT3 (Prop_lut3_I2_O)        0.045     2.498 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[1]_i_1/O
                         net (fo=1, routed)           0.000     2.498    tangerineSOCInst/p_1_in[1]
    SLICE_X66Y126        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.834     2.231    tangerineSOCInst/clk100
    SLICE_X66Y126        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[1]/C
                         clock pessimism             -0.206     2.025    
                         clock uncertainty            0.214     2.239    
    SLICE_X66Y126        FDRE (Hold_fdre_C_D)         0.120     2.359    tangerineSOCInst/registersDoutForCPU_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.209ns (27.031%)  route 0.564ns (72.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.571     1.709    tangerineSOCInst/clk50
    SLICE_X70Y132        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y132        FDRE (Prop_fdre_C_Q)         0.164     1.873 r  tangerineSOCInst/tickTimerCounter_reg[28]/Q
                         net (fo=2, routed)           0.564     2.437    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[28]
    SLICE_X63Y134        LUT6 (Prop_lut6_I2_O)        0.045     2.482 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[28]_i_1/O
                         net (fo=1, routed)           0.000     2.482    tangerineSOCInst/p_1_in[28]
    SLICE_X63Y134        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.846     2.243    tangerineSOCInst/clk100
    SLICE_X63Y134        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[28]/C
                         clock pessimism             -0.206     2.037    
                         clock uncertainty            0.214     2.251    
    SLICE_X63Y134        FDRE (Hold_fdre_C_D)         0.092     2.343    tangerineSOCInst/registersDoutForCPU_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.969%)  route 0.566ns (73.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.568     1.706    tangerineSOCInst/clk50
    SLICE_X70Y129        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.164     1.870 r  tangerineSOCInst/tickTimerCounter_reg[19]/Q
                         net (fo=2, routed)           0.566     2.436    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[19]
    SLICE_X67Y129        LUT6 (Prop_lut6_I2_O)        0.045     2.481 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[19]_i_1/O
                         net (fo=1, routed)           0.000     2.481    tangerineSOCInst/p_1_in[19]
    SLICE_X67Y129        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.838     2.235    tangerineSOCInst/clk100
    SLICE_X67Y129        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[19]/C
                         clock pessimism             -0.206     2.029    
                         clock uncertainty            0.214     2.243    
    SLICE_X67Y129        FDRE (Hold_fdre_C_D)         0.092     2.335    tangerineSOCInst/registersDoutForCPU_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.209ns (26.519%)  route 0.579ns (73.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.570     1.708    tangerineSOCInst/clk50
    SLICE_X70Y131        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y131        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  tangerineSOCInst/tickTimerCounter_reg[24]/Q
                         net (fo=2, routed)           0.579     2.451    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[24]
    SLICE_X63Y134        LUT6 (Prop_lut6_I2_O)        0.045     2.496 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[24]_i_1/O
                         net (fo=1, routed)           0.000     2.496    tangerineSOCInst/p_1_in[24]
    SLICE_X63Y134        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.846     2.243    tangerineSOCInst/clk100
    SLICE_X63Y134        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[24]/C
                         clock pessimism             -0.206     2.037    
                         clock uncertainty            0.214     2.251    
    SLICE_X63Y134        FDRE (Hold_fdre_C_D)         0.091     2.342    tangerineSOCInst/registersDoutForCPU_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.209ns (25.568%)  route 0.608ns (74.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.569     1.707    tangerineSOCInst/clk50
    SLICE_X70Y130        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.164     1.871 r  tangerineSOCInst/tickTimerCounter_reg[23]/Q
                         net (fo=2, routed)           0.608     2.480    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[23]
    SLICE_X66Y129        LUT6 (Prop_lut6_I2_O)        0.045     2.525 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[23]_i_1/O
                         net (fo=1, routed)           0.000     2.525    tangerineSOCInst/p_1_in[23]
    SLICE_X66Y129        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.838     2.235    tangerineSOCInst/clk100
    SLICE_X66Y129        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[23]/C
                         clock pessimism             -0.206     2.029    
                         clock uncertainty            0.214     2.243    
    SLICE_X66Y129        FDRE (Hold_fdre_C_D)         0.121     2.364    tangerineSOCInst/registersDoutForCPU_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.209ns (26.477%)  route 0.580ns (73.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.568     1.706    tangerineSOCInst/clk50
    SLICE_X70Y129        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.164     1.870 r  tangerineSOCInst/tickTimerCounter_reg[17]/Q
                         net (fo=2, routed)           0.580     2.451    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[17]
    SLICE_X67Y128        LUT6 (Prop_lut6_I2_O)        0.045     2.496 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[17]_i_1/O
                         net (fo=1, routed)           0.000     2.496    tangerineSOCInst/p_1_in[17]
    SLICE_X67Y128        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.837     2.234    tangerineSOCInst/clk100
    SLICE_X67Y128        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[17]/C
                         clock pessimism             -0.206     2.028    
                         clock uncertainty            0.214     2.242    
    SLICE_X67Y128        FDRE (Hold_fdre_C_D)         0.091     2.333    tangerineSOCInst/registersDoutForCPU_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.872%)  route 0.631ns (75.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.569     1.707    tangerineSOCInst/clk50
    SLICE_X70Y130        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.164     1.871 r  tangerineSOCInst/tickTimerCounter_reg[21]/Q
                         net (fo=2, routed)           0.631     2.503    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[21]
    SLICE_X66Y129        LUT6 (Prop_lut6_I3_O)        0.045     2.548 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[21]_i_1/O
                         net (fo=1, routed)           0.000     2.548    tangerineSOCInst/p_1_in[21]
    SLICE_X66Y129        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.838     2.235    tangerineSOCInst/clk100
    SLICE_X66Y129        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[21]/C
                         clock pessimism             -0.206     2.029    
                         clock uncertainty            0.214     2.243    
    SLICE_X66Y129        FDRE (Hold_fdre_C_D)         0.120     2.363    tangerineSOCInst/registersDoutForCPU_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk125_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.608ns (24.256%)  route 1.899ns (75.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.672     5.727    dvidInst/clk25
    SLICE_X45Y143        FDRE                                         r  dvidInst/latched_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y143        FDRE (Prop_fdre_C_Q)         0.456     6.183 r  dvidInst/latched_green_reg[7]/Q
                         net (fo=1, routed)           1.899     8.082    dvidInst/latched_green[7]
    SLICE_X44Y143        LUT3 (Prop_lut3_I2_O)        0.152     8.234 r  dvidInst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     8.234    dvidInst/shift_green_1[7]
    SLICE_X44Y143        FDRE                                         r  dvidInst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X44Y143        FDRE                                         r  dvidInst/shift_green_reg[7]/C
                         clock pessimism              0.110    13.518    
                         clock uncertainty           -0.225    13.293    
    SLICE_X44Y143        FDRE (Setup_fdre_C_D)        0.118    13.411    dvidInst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         13.411    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.419ns (19.756%)  route 1.702ns (80.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 13.492 - 8.000 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.757     5.812    dvidInst/clk25
    SLICE_X37Y142        FDRE                                         r  dvidInst/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142        FDRE (Prop_fdre_C_Q)         0.419     6.231 r  dvidInst/latched_blue_reg[9]/Q
                         net (fo=1, routed)           1.702     7.933    dvidInst/latched_blue[9]
    SLICE_X38Y142        FDRE                                         r  dvidInst/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.635    13.492    dvidInst/clk125
    SLICE_X38Y142        FDRE                                         r  dvidInst/shift_blue_reg[9]/C
                         clock pessimism              0.110    13.602    
                         clock uncertainty           -0.225    13.377    
    SLICE_X38Y142        FDRE (Setup_fdre_C_D)       -0.256    13.121    dvidInst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         13.121    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.716ns (30.052%)  route 1.667ns (69.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 13.493 - 8.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.756     5.811    dvidInst/clk25
    SLICE_X38Y143        FDRE                                         r  dvidInst/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        FDRE (Prop_fdre_C_Q)         0.419     6.230 r  dvidInst/latched_blue_reg[2]/Q
                         net (fo=1, routed)           1.667     7.897    dvidInst/latched_blue[2]
    SLICE_X38Y144        LUT3 (Prop_lut3_I2_O)        0.297     8.194 r  dvidInst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     8.194    dvidInst/shift_blue_0[2]
    SLICE_X38Y144        FDRE                                         r  dvidInst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.636    13.493    dvidInst/clk125
    SLICE_X38Y144        FDRE                                         r  dvidInst/shift_blue_reg[2]/C
                         clock pessimism              0.110    13.603    
                         clock uncertainty           -0.225    13.378    
    SLICE_X38Y144        FDRE (Setup_fdre_C_D)        0.031    13.409    dvidInst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.670ns (27.653%)  route 1.753ns (72.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 13.492 - 8.000 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.757     5.812    dvidInst/clk25
    SLICE_X36Y142        FDRE                                         r  dvidInst/latched_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.518     6.330 r  dvidInst/latched_blue_reg[7]/Q
                         net (fo=1, routed)           1.753     8.083    dvidInst/latched_blue[7]
    SLICE_X39Y142        LUT3 (Prop_lut3_I2_O)        0.152     8.235 r  dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     8.235    dvidInst/shift_blue_0[7]
    SLICE_X39Y142        FDRE                                         r  dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.635    13.492    dvidInst/clk125
    SLICE_X39Y142        FDRE                                         r  dvidInst/shift_blue_reg[7]/C
                         clock pessimism              0.110    13.602    
                         clock uncertainty           -0.225    13.377    
    SLICE_X39Y142        FDRE (Setup_fdre_C_D)        0.075    13.452    dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         13.452    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.744ns (30.275%)  route 1.713ns (69.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.672     5.727    dvidInst/clk25
    SLICE_X45Y146        FDRE                                         r  dvidInst/latched_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y146        FDRE (Prop_fdre_C_Q)         0.419     6.146 r  dvidInst/latched_red_reg[7]/Q
                         net (fo=1, routed)           1.713     7.859    dvidInst/latched_red[7]
    SLICE_X44Y146        LUT3 (Prop_lut3_I2_O)        0.325     8.184 r  dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     8.184    dvidInst/shift_red[7]
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[7]/C
                         clock pessimism              0.110    13.518    
                         clock uncertainty           -0.225    13.293    
    SLICE_X44Y146        FDRE (Setup_fdre_C_D)        0.118    13.411    dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         13.411    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.580ns (24.856%)  route 1.753ns (75.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.755     5.810    dvidInst/clk25
    SLICE_X41Y142        FDRE                                         r  dvidInst/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        FDRE (Prop_fdre_C_Q)         0.456     6.266 r  dvidInst/latched_green_reg[4]/Q
                         net (fo=1, routed)           1.753     8.019    dvidInst/latched_green[4]
    SLICE_X44Y143        LUT3 (Prop_lut3_I2_O)        0.124     8.143 r  dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     8.143    dvidInst/shift_green_1[4]
    SLICE_X44Y143        FDRE                                         r  dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X44Y143        FDRE                                         r  dvidInst/shift_green_reg[4]/C
                         clock pessimism              0.110    13.518    
                         clock uncertainty           -0.225    13.293    
    SLICE_X44Y143        FDRE (Setup_fdre_C_D)        0.077    13.370    dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.580ns (24.693%)  route 1.769ns (75.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 13.493 - 8.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.756     5.811    dvidInst/clk25
    SLICE_X39Y145        FDRE                                         r  dvidInst/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.456     6.267 r  dvidInst/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.769     8.036    dvidInst/latched_green[0]
    SLICE_X38Y145        LUT3 (Prop_lut3_I2_O)        0.124     8.160 r  dvidInst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     8.160    dvidInst/shift_green_1[0]
    SLICE_X38Y145        FDRE                                         r  dvidInst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.636    13.493    dvidInst/clk125
    SLICE_X38Y145        FDRE                                         r  dvidInst/shift_green_reg[0]/C
                         clock pessimism              0.110    13.603    
                         clock uncertainty           -0.225    13.378    
    SLICE_X38Y145        FDRE (Setup_fdre_C_D)        0.029    13.407    dvidInst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         13.407    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.776ns (32.363%)  route 1.622ns (67.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.672     5.727    dvidInst/clk25
    SLICE_X44Y144        FDRE                                         r  dvidInst/latched_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.478     6.205 r  dvidInst/latched_red_reg[4]/Q
                         net (fo=1, routed)           1.622     7.827    dvidInst/latched_red[4]
    SLICE_X44Y146        LUT3 (Prop_lut3_I2_O)        0.298     8.125 r  dvidInst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     8.125    dvidInst/shift_red[4]
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[4]/C
                         clock pessimism              0.110    13.518    
                         clock uncertainty           -0.225    13.293    
    SLICE_X44Y146        FDRE (Setup_fdre_C_D)        0.079    13.372    dvidInst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         13.372    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.580ns (25.312%)  route 1.711ns (74.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 13.492 - 8.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.756     5.811    dvidInst/clk25
    SLICE_X38Y143        FDRE                                         r  dvidInst/latched_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        FDRE (Prop_fdre_C_Q)         0.456     6.267 r  dvidInst/latched_blue_reg[6]/Q
                         net (fo=1, routed)           1.711     7.978    dvidInst/latched_blue[6]
    SLICE_X39Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.102 r  dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     8.102    dvidInst/shift_blue_0[6]
    SLICE_X39Y142        FDRE                                         r  dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.635    13.492    dvidInst/clk125
    SLICE_X39Y142        FDRE                                         r  dvidInst/shift_blue_reg[6]/C
                         clock pessimism              0.110    13.602    
                         clock uncertainty           -0.225    13.377    
    SLICE_X39Y142        FDRE (Setup_fdre_C_D)        0.029    13.406    dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         13.406    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.672ns (29.022%)  route 1.643ns (70.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 13.493 - 8.000 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.757     5.812    dvidInst/clk25
    SLICE_X36Y142        FDRE                                         r  dvidInst/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.518     6.330 r  dvidInst/latched_blue_reg[5]/Q
                         net (fo=1, routed)           1.643     7.973    dvidInst/latched_blue[5]
    SLICE_X38Y144        LUT3 (Prop_lut3_I2_O)        0.154     8.127 r  dvidInst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     8.127    dvidInst/shift_blue_0[5]
    SLICE_X38Y144        FDRE                                         r  dvidInst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.636    13.493    dvidInst/clk125
    SLICE_X38Y144        FDRE                                         r  dvidInst/shift_blue_reg[5]/C
                         clock pessimism              0.110    13.603    
                         clock uncertainty           -0.225    13.378    
    SLICE_X38Y144        FDRE (Setup_fdre_C_D)        0.075    13.453    dvidInst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         13.453    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  5.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.225ns (27.948%)  route 0.580ns (72.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.586     1.724    dvidInst/clk25
    SLICE_X45Y146        FDRE                                         r  dvidInst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y146        FDRE (Prop_fdre_C_Q)         0.128     1.852 r  dvidInst/latched_red_reg[5]/Q
                         net (fo=1, routed)           0.580     2.432    dvidInst/latched_red[5]
    SLICE_X44Y146        LUT3 (Prop_lut3_I2_O)        0.097     2.529 r  dvidInst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     2.529    dvidInst/shift_red[5]
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.857     2.254    dvidInst/clk125
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[5]/C
                         clock pessimism             -0.206     2.048    
                         clock uncertainty            0.225     2.273    
    SLICE_X44Y146        FDRE (Hold_fdre_C_D)         0.131     2.404    dvidInst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.228ns (28.497%)  route 0.572ns (71.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.616     1.754    dvidInst/clk25
    SLICE_X38Y143        FDRE                                         r  dvidInst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        FDRE (Prop_fdre_C_Q)         0.128     1.882 r  dvidInst/latched_blue_reg[1]/Q
                         net (fo=1, routed)           0.572     2.454    dvidInst/latched_blue[1]
    SLICE_X38Y144        LUT3 (Prop_lut3_I2_O)        0.100     2.554 r  dvidInst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.554    dvidInst/shift_blue_0[1]
    SLICE_X38Y144        FDRE                                         r  dvidInst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.888     2.285    dvidInst/clk125
    SLICE_X38Y144        FDRE                                         r  dvidInst/shift_blue_reg[1]/C
                         clock pessimism             -0.206     2.079    
                         clock uncertainty            0.225     2.304    
    SLICE_X38Y144        FDRE (Hold_fdre_C_D)         0.107     2.411    dvidInst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.187ns (23.207%)  route 0.619ns (76.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.616     1.754    dvidInst/clk25
    SLICE_X39Y145        FDRE                                         r  dvidInst/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.141     1.895 r  dvidInst/latched_green_reg[1]/Q
                         net (fo=1, routed)           0.619     2.514    dvidInst/latched_green[1]
    SLICE_X38Y145        LUT3 (Prop_lut3_I2_O)        0.046     2.560 r  dvidInst/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.560    dvidInst/shift_green_1[1]
    SLICE_X38Y145        FDRE                                         r  dvidInst/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.888     2.285    dvidInst/clk125
    SLICE_X38Y145        FDRE                                         r  dvidInst/shift_green_reg[1]/C
                         clock pessimism             -0.206     2.079    
                         clock uncertainty            0.225     2.304    
    SLICE_X38Y145        FDRE (Hold_fdre_C_D)         0.107     2.411    dvidInst/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.338%)  route 0.647ns (77.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.586     1.724    dvidInst/clk25
    SLICE_X45Y146        FDRE                                         r  dvidInst/latched_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y146        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  dvidInst/latched_red_reg[3]/Q
                         net (fo=1, routed)           0.647     2.512    dvidInst/latched_red[3]
    SLICE_X44Y146        LUT3 (Prop_lut3_I2_O)        0.045     2.557 r  dvidInst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.557    dvidInst/shift_red[3]
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.857     2.254    dvidInst/clk125
    SLICE_X44Y146        FDRE                                         r  dvidInst/shift_red_reg[3]/C
                         clock pessimism             -0.206     2.048    
                         clock uncertainty            0.225     2.273    
    SLICE_X44Y146        FDRE (Hold_fdre_C_D)         0.131     2.404    dvidInst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.128ns (17.265%)  route 0.613ns (82.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.616     1.754    dvidInst/clk25
    SLICE_X38Y143        FDRE                                         r  dvidInst/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        FDRE (Prop_fdre_C_Q)         0.128     1.882 r  dvidInst/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.613     2.496    dvidInst/latched_blue[8]
    SLICE_X38Y142        FDRE                                         r  dvidInst/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.887     2.284    dvidInst/clk125
    SLICE_X38Y142        FDRE                                         r  dvidInst/shift_blue_reg[8]/C
                         clock pessimism             -0.206     2.078    
                         clock uncertainty            0.225     2.303    
    SLICE_X38Y142        FDRE (Hold_fdre_C_D)         0.017     2.320    dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.877%)  route 0.622ns (79.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.586     1.724    dvidInst/clk25
    SLICE_X46Y145        FDRE                                         r  dvidInst/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y145        FDRE (Prop_fdre_C_Q)         0.164     1.888 r  dvidInst/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.622     2.510    dvidInst/latched_red[8]
    SLICE_X46Y146        FDRE                                         r  dvidInst/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.856     2.253    dvidInst/clk125
    SLICE_X46Y146        FDRE                                         r  dvidInst/shift_red_reg[8]/C
                         clock pessimism             -0.206     2.047    
                         clock uncertainty            0.225     2.272    
    SLICE_X46Y146        FDRE (Hold_fdre_C_D)         0.059     2.331    dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.226ns (27.416%)  route 0.598ns (72.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.616     1.754    dvidInst/clk25
    SLICE_X39Y143        FDRE                                         r  dvidInst/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y143        FDRE (Prop_fdre_C_Q)         0.128     1.882 r  dvidInst/latched_blue_reg[4]/Q
                         net (fo=1, routed)           0.598     2.481    dvidInst/latched_blue[4]
    SLICE_X38Y144        LUT3 (Prop_lut3_I2_O)        0.098     2.579 r  dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     2.579    dvidInst/shift_blue_0[4]
    SLICE_X38Y144        FDRE                                         r  dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.888     2.285    dvidInst/clk125
    SLICE_X38Y144        FDRE                                         r  dvidInst/shift_blue_reg[4]/C
                         clock pessimism             -0.206     2.079    
                         clock uncertainty            0.225     2.304    
    SLICE_X38Y144        FDRE (Hold_fdre_C_D)         0.092     2.396    dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.408%)  route 0.644ns (77.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.615     1.753    dvidInst/clk25
    SLICE_X41Y142        FDRE                                         r  dvidInst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  dvidInst/latched_green_reg[2]/Q
                         net (fo=1, routed)           0.644     2.538    dvidInst/latched_green[2]
    SLICE_X41Y144        LUT3 (Prop_lut3_I2_O)        0.045     2.583 r  dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.583    dvidInst/shift_green_1[2]
    SLICE_X41Y144        FDRE                                         r  dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.888     2.285    dvidInst/clk125
    SLICE_X41Y144        FDRE                                         r  dvidInst/shift_green_reg[2]/C
                         clock pessimism             -0.206     2.079    
                         clock uncertainty            0.225     2.304    
    SLICE_X41Y144        FDRE (Hold_fdre_C_D)         0.091     2.395    dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.212ns (24.168%)  route 0.665ns (75.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.585     1.723    dvidInst/clk25
    SLICE_X42Y142        FDRE                                         r  dvidInst/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  dvidInst/latched_green_reg[5]/Q
                         net (fo=1, routed)           0.665     2.552    dvidInst/latched_green[5]
    SLICE_X44Y143        LUT3 (Prop_lut3_I2_O)        0.048     2.600 r  dvidInst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     2.600    dvidInst/shift_green_1[5]
    SLICE_X44Y143        FDRE                                         r  dvidInst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.857     2.254    dvidInst/clk125
    SLICE_X44Y143        FDRE                                         r  dvidInst/shift_green_reg[5]/C
                         clock pessimism             -0.206     2.048    
                         clock uncertainty            0.225     2.273    
    SLICE_X44Y143        FDRE (Hold_fdre_C_D)         0.131     2.404    dvidInst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.187ns (21.883%)  route 0.668ns (78.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.616     1.754    dvidInst/clk25
    SLICE_X41Y143        FDRE                                         r  dvidInst/latched_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y143        FDRE (Prop_fdre_C_Q)         0.141     1.895 r  dvidInst/latched_green_reg[3]/Q
                         net (fo=1, routed)           0.668     2.563    dvidInst/latched_green[3]
    SLICE_X41Y144        LUT3 (Prop_lut3_I2_O)        0.046     2.609 r  dvidInst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.609    dvidInst/shift_green_1[3]
    SLICE_X41Y144        FDRE                                         r  dvidInst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.888     2.285    dvidInst/clk125
    SLICE_X41Y144        FDRE                                         r  dvidInst/shift_green_reg[3]/C
                         clock pessimism             -0.206     2.079    
                         clock uncertainty            0.225     2.304    
    SLICE_X41Y144        FDRE (Hold_fdre_C_D)         0.107     2.411    dvidInst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spRamAddrA_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.767ns  (logic 1.802ns (26.629%)  route 4.965ns (73.371%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 45.397 - 40.000 ) 
    Source Clock Delay      (SCD):    5.706ns = ( 35.706 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.651    35.706    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X68Y131        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDRE (Prop_fdre_C_Q)         0.518    36.224 r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/Q
                         net (fo=3, routed)           1.131    37.355    tangerineSOCInst/spriteGenInst/Q[3]
    SLICE_X63Y130        LUT4 (Prop_lut4_I0_O)        0.124    37.479 r  tangerineSOCInst/spriteGenInst/spriteYCount[5]_i_16/O
                         net (fo=1, routed)           0.000    37.479    tangerineSOCInst/pixelGenInst/S[1]
    SLICE_X63Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.029 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.029    tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5_n_0
    SLICE_X63Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.186 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3/CO[1]
                         net (fo=6, routed)           1.553    39.739    tangerineSOCInst/spriteGenInst/CO[0]
    SLICE_X39Y131        LUT6 (Prop_lut6_I1_O)        0.329    40.068 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3/O
                         net (fo=11, routed)          0.449    40.518    tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3_n_0
    SLICE_X39Y134        LUT5 (Prop_lut5_I4_O)        0.124    40.642 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_1/O
                         net (fo=10, routed)          1.831    42.473    tangerineSOCInst/spriteGenInst/spRamAddrA
    SLICE_X46Y154        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.541    45.397    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X46Y154        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[0]/C
                         clock pessimism              0.110    45.507    
                         clock uncertainty           -0.225    45.282    
    SLICE_X46Y154        FDRE (Setup_fdre_C_CE)      -0.169    45.113    tangerineSOCInst/spriteGenInst/spRamAddrA_reg[0]
  -------------------------------------------------------------------
                         required time                         45.113    
                         arrival time                         -42.473    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spRamAddrA_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.767ns  (logic 1.802ns (26.629%)  route 4.965ns (73.371%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 45.397 - 40.000 ) 
    Source Clock Delay      (SCD):    5.706ns = ( 35.706 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.651    35.706    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X68Y131        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDRE (Prop_fdre_C_Q)         0.518    36.224 r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/Q
                         net (fo=3, routed)           1.131    37.355    tangerineSOCInst/spriteGenInst/Q[3]
    SLICE_X63Y130        LUT4 (Prop_lut4_I0_O)        0.124    37.479 r  tangerineSOCInst/spriteGenInst/spriteYCount[5]_i_16/O
                         net (fo=1, routed)           0.000    37.479    tangerineSOCInst/pixelGenInst/S[1]
    SLICE_X63Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.029 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.029    tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5_n_0
    SLICE_X63Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.186 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3/CO[1]
                         net (fo=6, routed)           1.553    39.739    tangerineSOCInst/spriteGenInst/CO[0]
    SLICE_X39Y131        LUT6 (Prop_lut6_I1_O)        0.329    40.068 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3/O
                         net (fo=11, routed)          0.449    40.518    tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3_n_0
    SLICE_X39Y134        LUT5 (Prop_lut5_I4_O)        0.124    40.642 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_1/O
                         net (fo=10, routed)          1.831    42.473    tangerineSOCInst/spriteGenInst/spRamAddrA
    SLICE_X46Y154        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.541    45.397    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X46Y154        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[1]/C
                         clock pessimism              0.110    45.507    
                         clock uncertainty           -0.225    45.282    
    SLICE_X46Y154        FDRE (Setup_fdre_C_CE)      -0.169    45.113    tangerineSOCInst/spriteGenInst/spRamAddrA_reg[1]
  -------------------------------------------------------------------
                         required time                         45.113    
                         arrival time                         -42.473    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spRamAddrA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.767ns  (logic 1.802ns (26.629%)  route 4.965ns (73.371%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 45.397 - 40.000 ) 
    Source Clock Delay      (SCD):    5.706ns = ( 35.706 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.651    35.706    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X68Y131        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDRE (Prop_fdre_C_Q)         0.518    36.224 r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/Q
                         net (fo=3, routed)           1.131    37.355    tangerineSOCInst/spriteGenInst/Q[3]
    SLICE_X63Y130        LUT4 (Prop_lut4_I0_O)        0.124    37.479 r  tangerineSOCInst/spriteGenInst/spriteYCount[5]_i_16/O
                         net (fo=1, routed)           0.000    37.479    tangerineSOCInst/pixelGenInst/S[1]
    SLICE_X63Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.029 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.029    tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5_n_0
    SLICE_X63Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.186 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3/CO[1]
                         net (fo=6, routed)           1.553    39.739    tangerineSOCInst/spriteGenInst/CO[0]
    SLICE_X39Y131        LUT6 (Prop_lut6_I1_O)        0.329    40.068 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3/O
                         net (fo=11, routed)          0.449    40.518    tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3_n_0
    SLICE_X39Y134        LUT5 (Prop_lut5_I4_O)        0.124    40.642 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_1/O
                         net (fo=10, routed)          1.831    42.473    tangerineSOCInst/spriteGenInst/spRamAddrA
    SLICE_X46Y154        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.541    45.397    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X46Y154        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[2]/C
                         clock pessimism              0.110    45.507    
                         clock uncertainty           -0.225    45.282    
    SLICE_X46Y154        FDRE (Setup_fdre_C_CE)      -0.169    45.113    tangerineSOCInst/spriteGenInst/spRamAddrA_reg[2]
  -------------------------------------------------------------------
                         required time                         45.113    
                         arrival time                         -42.473    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spRamAddrA_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.767ns  (logic 1.802ns (26.629%)  route 4.965ns (73.371%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 45.397 - 40.000 ) 
    Source Clock Delay      (SCD):    5.706ns = ( 35.706 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.651    35.706    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X68Y131        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDRE (Prop_fdre_C_Q)         0.518    36.224 r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/Q
                         net (fo=3, routed)           1.131    37.355    tangerineSOCInst/spriteGenInst/Q[3]
    SLICE_X63Y130        LUT4 (Prop_lut4_I0_O)        0.124    37.479 r  tangerineSOCInst/spriteGenInst/spriteYCount[5]_i_16/O
                         net (fo=1, routed)           0.000    37.479    tangerineSOCInst/pixelGenInst/S[1]
    SLICE_X63Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.029 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.029    tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5_n_0
    SLICE_X63Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.186 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3/CO[1]
                         net (fo=6, routed)           1.553    39.739    tangerineSOCInst/spriteGenInst/CO[0]
    SLICE_X39Y131        LUT6 (Prop_lut6_I1_O)        0.329    40.068 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3/O
                         net (fo=11, routed)          0.449    40.518    tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3_n_0
    SLICE_X39Y134        LUT5 (Prop_lut5_I4_O)        0.124    40.642 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_1/O
                         net (fo=10, routed)          1.831    42.473    tangerineSOCInst/spriteGenInst/spRamAddrA
    SLICE_X46Y154        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.541    45.397    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X46Y154        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[3]/C
                         clock pessimism              0.110    45.507    
                         clock uncertainty           -0.225    45.282    
    SLICE_X46Y154        FDRE (Setup_fdre_C_CE)      -0.169    45.113    tangerineSOCInst/spriteGenInst/spRamAddrA_reg[3]
  -------------------------------------------------------------------
                         required time                         45.113    
                         arrival time                         -42.473    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spRamAddrA_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.578ns  (logic 1.802ns (27.395%)  route 4.776ns (72.605%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 45.397 - 40.000 ) 
    Source Clock Delay      (SCD):    5.706ns = ( 35.706 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.651    35.706    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X68Y131        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDRE (Prop_fdre_C_Q)         0.518    36.224 r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/Q
                         net (fo=3, routed)           1.131    37.355    tangerineSOCInst/spriteGenInst/Q[3]
    SLICE_X63Y130        LUT4 (Prop_lut4_I0_O)        0.124    37.479 r  tangerineSOCInst/spriteGenInst/spriteYCount[5]_i_16/O
                         net (fo=1, routed)           0.000    37.479    tangerineSOCInst/pixelGenInst/S[1]
    SLICE_X63Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.029 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.029    tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5_n_0
    SLICE_X63Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.186 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3/CO[1]
                         net (fo=6, routed)           1.553    39.739    tangerineSOCInst/spriteGenInst/CO[0]
    SLICE_X39Y131        LUT6 (Prop_lut6_I1_O)        0.329    40.068 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3/O
                         net (fo=11, routed)          0.449    40.518    tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3_n_0
    SLICE_X39Y134        LUT5 (Prop_lut5_I4_O)        0.124    40.642 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_1/O
                         net (fo=10, routed)          1.642    42.284    tangerineSOCInst/spriteGenInst/spRamAddrA
    SLICE_X47Y154        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.541    45.397    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X47Y154        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[4]/C
                         clock pessimism              0.110    45.507    
                         clock uncertainty           -0.225    45.282    
    SLICE_X47Y154        FDRE (Setup_fdre_C_CE)      -0.205    45.077    tangerineSOCInst/spriteGenInst/spRamAddrA_reg[4]
  -------------------------------------------------------------------
                         required time                         45.077    
                         arrival time                         -42.284    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spRamAddrA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.522ns  (logic 1.802ns (27.629%)  route 4.720ns (72.371%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 45.397 - 40.000 ) 
    Source Clock Delay      (SCD):    5.706ns = ( 35.706 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.651    35.706    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X68Y131        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDRE (Prop_fdre_C_Q)         0.518    36.224 r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/Q
                         net (fo=3, routed)           1.131    37.355    tangerineSOCInst/spriteGenInst/Q[3]
    SLICE_X63Y130        LUT4 (Prop_lut4_I0_O)        0.124    37.479 r  tangerineSOCInst/spriteGenInst/spriteYCount[5]_i_16/O
                         net (fo=1, routed)           0.000    37.479    tangerineSOCInst/pixelGenInst/S[1]
    SLICE_X63Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.029 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.029    tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5_n_0
    SLICE_X63Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.186 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3/CO[1]
                         net (fo=6, routed)           1.553    39.739    tangerineSOCInst/spriteGenInst/CO[0]
    SLICE_X39Y131        LUT6 (Prop_lut6_I1_O)        0.329    40.068 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3/O
                         net (fo=11, routed)          2.036    42.104    tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3_n_0
    SLICE_X47Y154        LUT6 (Prop_lut6_I0_O)        0.124    42.228 r  tangerineSOCInst/spriteGenInst/spRamAddrA[4]_i_1/O
                         net (fo=1, routed)           0.000    42.228    tangerineSOCInst/spriteGenInst/spRamAddrA[4]_i_1_n_0
    SLICE_X47Y154        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.541    45.397    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X47Y154        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[4]/C
                         clock pessimism              0.110    45.507    
                         clock uncertainty           -0.225    45.282    
    SLICE_X47Y154        FDRE (Setup_fdre_C_D)        0.029    45.311    tangerineSOCInst/spriteGenInst/spRamAddrA_reg[4]
  -------------------------------------------------------------------
                         required time                         45.311    
                         arrival time                         -42.228    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spRamAddrA_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.286ns  (logic 1.802ns (28.666%)  route 4.484ns (71.334%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 45.398 - 40.000 ) 
    Source Clock Delay      (SCD):    5.706ns = ( 35.706 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.651    35.706    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X68Y131        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDRE (Prop_fdre_C_Q)         0.518    36.224 r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/Q
                         net (fo=3, routed)           1.131    37.355    tangerineSOCInst/spriteGenInst/Q[3]
    SLICE_X63Y130        LUT4 (Prop_lut4_I0_O)        0.124    37.479 r  tangerineSOCInst/spriteGenInst/spriteYCount[5]_i_16/O
                         net (fo=1, routed)           0.000    37.479    tangerineSOCInst/pixelGenInst/S[1]
    SLICE_X63Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.029 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.029    tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5_n_0
    SLICE_X63Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.186 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3/CO[1]
                         net (fo=6, routed)           1.553    39.739    tangerineSOCInst/spriteGenInst/CO[0]
    SLICE_X39Y131        LUT6 (Prop_lut6_I1_O)        0.329    40.068 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3/O
                         net (fo=11, routed)          0.449    40.518    tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3_n_0
    SLICE_X39Y134        LUT5 (Prop_lut5_I4_O)        0.124    40.642 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_1/O
                         net (fo=10, routed)          1.351    41.992    tangerineSOCInst/spriteGenInst/spRamAddrA
    SLICE_X47Y152        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.542    45.398    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X47Y152        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[5]/C
                         clock pessimism              0.110    45.508    
                         clock uncertainty           -0.225    45.283    
    SLICE_X47Y152        FDRE (Setup_fdre_C_CE)      -0.205    45.078    tangerineSOCInst/spriteGenInst/spRamAddrA_reg[5]
  -------------------------------------------------------------------
                         required time                         45.078    
                         arrival time                         -41.992    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spRamAddrA_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.286ns  (logic 1.802ns (28.666%)  route 4.484ns (71.334%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 45.398 - 40.000 ) 
    Source Clock Delay      (SCD):    5.706ns = ( 35.706 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.651    35.706    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X68Y131        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDRE (Prop_fdre_C_Q)         0.518    36.224 r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/Q
                         net (fo=3, routed)           1.131    37.355    tangerineSOCInst/spriteGenInst/Q[3]
    SLICE_X63Y130        LUT4 (Prop_lut4_I0_O)        0.124    37.479 r  tangerineSOCInst/spriteGenInst/spriteYCount[5]_i_16/O
                         net (fo=1, routed)           0.000    37.479    tangerineSOCInst/pixelGenInst/S[1]
    SLICE_X63Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.029 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.029    tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5_n_0
    SLICE_X63Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.186 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3/CO[1]
                         net (fo=6, routed)           1.553    39.739    tangerineSOCInst/spriteGenInst/CO[0]
    SLICE_X39Y131        LUT6 (Prop_lut6_I1_O)        0.329    40.068 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3/O
                         net (fo=11, routed)          0.449    40.518    tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3_n_0
    SLICE_X39Y134        LUT5 (Prop_lut5_I4_O)        0.124    40.642 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_1/O
                         net (fo=10, routed)          1.351    41.992    tangerineSOCInst/spriteGenInst/spRamAddrA
    SLICE_X47Y152        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.542    45.398    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X47Y152        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[6]/C
                         clock pessimism              0.110    45.508    
                         clock uncertainty           -0.225    45.283    
    SLICE_X47Y152        FDRE (Setup_fdre_C_CE)      -0.205    45.078    tangerineSOCInst/spriteGenInst/spRamAddrA_reg[6]
  -------------------------------------------------------------------
                         required time                         45.078    
                         arrival time                         -41.992    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spRamAddrA_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.286ns  (logic 1.802ns (28.666%)  route 4.484ns (71.334%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 45.398 - 40.000 ) 
    Source Clock Delay      (SCD):    5.706ns = ( 35.706 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.651    35.706    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X68Y131        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDRE (Prop_fdre_C_Q)         0.518    36.224 r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/Q
                         net (fo=3, routed)           1.131    37.355    tangerineSOCInst/spriteGenInst/Q[3]
    SLICE_X63Y130        LUT4 (Prop_lut4_I0_O)        0.124    37.479 r  tangerineSOCInst/spriteGenInst/spriteYCount[5]_i_16/O
                         net (fo=1, routed)           0.000    37.479    tangerineSOCInst/pixelGenInst/S[1]
    SLICE_X63Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.029 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.029    tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5_n_0
    SLICE_X63Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.186 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3/CO[1]
                         net (fo=6, routed)           1.553    39.739    tangerineSOCInst/spriteGenInst/CO[0]
    SLICE_X39Y131        LUT6 (Prop_lut6_I1_O)        0.329    40.068 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3/O
                         net (fo=11, routed)          0.449    40.518    tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3_n_0
    SLICE_X39Y134        LUT5 (Prop_lut5_I4_O)        0.124    40.642 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_1/O
                         net (fo=10, routed)          1.351    41.992    tangerineSOCInst/spriteGenInst/spRamAddrA
    SLICE_X47Y152        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.542    45.398    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X47Y152        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[7]/C
                         clock pessimism              0.110    45.508    
                         clock uncertainty           -0.225    45.283    
    SLICE_X47Y152        FDRE (Setup_fdre_C_CE)      -0.205    45.078    tangerineSOCInst/spriteGenInst/spRamAddrA_reg[7]
  -------------------------------------------------------------------
                         required time                         45.078    
                         arrival time                         -41.992    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spRamAddrA_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.286ns  (logic 1.802ns (28.666%)  route 4.484ns (71.334%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 45.398 - 40.000 ) 
    Source Clock Delay      (SCD):    5.706ns = ( 35.706 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.651    35.706    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X68Y131        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDRE (Prop_fdre_C_Q)         0.518    36.224 r  tangerineSOCInst/spriteGenInst/spriteX_reg[3]/Q
                         net (fo=3, routed)           1.131    37.355    tangerineSOCInst/spriteGenInst/Q[3]
    SLICE_X63Y130        LUT4 (Prop_lut4_I0_O)        0.124    37.479 r  tangerineSOCInst/spriteGenInst/spriteYCount[5]_i_16/O
                         net (fo=1, routed)           0.000    37.479    tangerineSOCInst/pixelGenInst/S[1]
    SLICE_X63Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.029 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.029    tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_5_n_0
    SLICE_X63Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.186 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3/CO[1]
                         net (fo=6, routed)           1.553    39.739    tangerineSOCInst/spriteGenInst/CO[0]
    SLICE_X39Y131        LUT6 (Prop_lut6_I1_O)        0.329    40.068 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3/O
                         net (fo=11, routed)          0.449    40.518    tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_3_n_0
    SLICE_X39Y134        LUT5 (Prop_lut5_I4_O)        0.124    40.642 r  tangerineSOCInst/spriteGenInst/spRamAddrA[9]_i_1/O
                         net (fo=10, routed)          1.351    41.992    tangerineSOCInst/spriteGenInst/spRamAddrA
    SLICE_X47Y152        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.542    45.398    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X47Y152        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[8]/C
                         clock pessimism              0.110    45.508    
                         clock uncertainty           -0.225    45.283    
    SLICE_X47Y152        FDRE (Setup_fdre_C_CE)      -0.205    45.078    tangerineSOCInst/spriteGenInst/spRamAddrA_reg[8]
  -------------------------------------------------------------------
                         required time                         45.078    
                         arrival time                         -41.992    
  -------------------------------------------------------------------
                         slack                                  3.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.231ns (27.772%)  route 0.601ns (72.228%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.573     1.711    tangerineSOCInst/clk100
    SLICE_X58Y128        FDRE                                         r  tangerineSOCInst/vmMode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.141     1.852 r  tangerineSOCInst/vmMode_reg[5]/Q
                         net (fo=6, routed)           0.461     2.313    tangerineSOCInst/pixelGenGfxInst/Q[3]
    SLICE_X40Y128        LUT6 (Prop_lut6_I3_O)        0.045     2.358 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[0]_i_2/O
                         net (fo=1, routed)           0.140     2.498    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[0]_i_2_n_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I1_O)        0.045     2.543 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.543    tangerineSOCInst/pixelGenGfxInst/pggState__0[0]
    SLICE_X40Y128        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.876     2.273    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X40Y128        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]/C
                         clock pessimism             -0.206     2.067    
                         clock uncertainty            0.225     2.292    
    SLICE_X40Y128        FDRE (Hold_fdre_C_D)         0.120     2.412    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.744%)  route 0.573ns (71.256%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.573     1.711    tangerineSOCInst/clk100
    SLICE_X58Y128        FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.141     1.852 r  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          0.438     2.290    tangerineSOCInst/pixelGenGfxInst/Q[0]
    SLICE_X41Y127        LUT6 (Prop_lut6_I4_O)        0.045     2.335 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[2]_i_2/O
                         net (fo=1, routed)           0.135     2.470    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[2]_i_2_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.515 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[2]_i_1/O
                         net (fo=1, routed)           0.000     2.515    tangerineSOCInst/pixelGenGfxInst/pggState__0[2]
    SLICE_X41Y127        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.875     2.272    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X41Y127        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]/C
                         clock pessimism             -0.206     2.066    
                         clock uncertainty            0.225     2.291    
    SLICE_X41Y127        FDRE (Hold_fdre_C_D)         0.091     2.382    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.465%)  route 0.574ns (75.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X61Y125        FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141     1.849 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           0.446     2.295    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[3]
    SLICE_X44Y122        LUT6 (Prop_lut6_I3_O)        0.045     2.340 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.128     2.469    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X44Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.844     2.241    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X44Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/C
                         clock pessimism             -0.206     2.035    
                         clock uncertainty            0.225     2.260    
    SLICE_X44Y122        FDRE (Hold_fdre_C_CE)       -0.016     2.244    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.465%)  route 0.574ns (75.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X61Y125        FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141     1.849 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           0.446     2.295    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[3]
    SLICE_X44Y122        LUT6 (Prop_lut6_I3_O)        0.045     2.340 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.128     2.469    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X44Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.844     2.241    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X44Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]/C
                         clock pessimism             -0.206     2.035    
                         clock uncertainty            0.225     2.260    
    SLICE_X44Y122        FDRE (Hold_fdre_C_CE)       -0.016     2.244    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.231ns (25.448%)  route 0.677ns (74.552%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.573     1.711    tangerineSOCInst/clk100
    SLICE_X58Y128        FDRE                                         r  tangerineSOCInst/vmMode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.141     1.852 r  tangerineSOCInst/vmMode_reg[5]/Q
                         net (fo=6, routed)           0.542     2.394    tangerineSOCInst/pixelGenGfxInst/Q[3]
    SLICE_X41Y128        LUT5 (Prop_lut5_I3_O)        0.045     2.439 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[3]_i_2/O
                         net (fo=1, routed)           0.135     2.574    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[3]_i_2_n_0
    SLICE_X41Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.619 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[3]_i_1/O
                         net (fo=1, routed)           0.000     2.619    tangerineSOCInst/pixelGenGfxInst/pggState__0[3]
    SLICE_X41Y128        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.876     2.273    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X41Y128        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[3]/C
                         clock pessimism             -0.206     2.067    
                         clock uncertainty            0.225     2.292    
    SLICE_X41Y128        FDRE (Hold_fdre_C_D)         0.091     2.383    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.231ns (23.228%)  route 0.764ns (76.772%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.573     1.711    tangerineSOCInst/clk100
    SLICE_X58Y128        FDRE                                         r  tangerineSOCInst/vmMode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.141     1.852 r  tangerineSOCInst/vmMode_reg[4]/Q
                         net (fo=6, routed)           0.547     2.399    tangerineSOCInst/pixelGenGfxInst/Q[2]
    SLICE_X40Y128        LUT6 (Prop_lut6_I2_O)        0.045     2.444 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[1]_i_3/O
                         net (fo=1, routed)           0.217     2.661    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[1]_i_3_n_0
    SLICE_X40Y129        LUT6 (Prop_lut6_I3_O)        0.045     2.706 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.706    tangerineSOCInst/pixelGenGfxInst/pggState__0[1]
    SLICE_X40Y129        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.877     2.274    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X40Y129        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]/C
                         clock pessimism             -0.206     2.068    
                         clock uncertainty            0.225     2.293    
    SLICE_X40Y129        FDRE (Hold_fdre_C_D)         0.120     2.413    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.780%)  route 0.709ns (79.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X61Y125        FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141     1.849 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           0.446     2.295    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[3]
    SLICE_X44Y122        LUT6 (Prop_lut6_I3_O)        0.045     2.340 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.263     2.603    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.846     2.243    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X44Y120        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/C
                         clock pessimism             -0.206     2.037    
                         clock uncertainty            0.225     2.262    
    SLICE_X44Y120        FDRE (Hold_fdre_C_CE)       -0.016     2.246    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.186ns (18.016%)  route 0.846ns (81.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X61Y125        FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141     1.849 r  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           0.846     2.696    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[3]
    SLICE_X44Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.741 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.741    tangerineSOCInst/pixelGenInst/pgState__0[1]
    SLICE_X44Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.844     2.241    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X44Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/C
                         clock pessimism             -0.206     2.035    
                         clock uncertainty            0.225     2.260    
    SLICE_X44Y122        FDRE (Hold_fdre_C_D)         0.121     2.381    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.186ns (20.691%)  route 0.713ns (79.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X61Y125        FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141     1.849 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           0.446     2.295    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[3]
    SLICE_X44Y122        LUT6 (Prop_lut6_I3_O)        0.045     2.340 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.267     2.607    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X44Y121        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.845     2.242    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X44Y121        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]/C
                         clock pessimism             -0.206     2.036    
                         clock uncertainty            0.225     2.261    
    SLICE_X44Y121        FDRE (Hold_fdre_C_CE)       -0.016     2.245    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.186ns (20.691%)  route 0.713ns (79.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X61Y125        FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141     1.849 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           0.446     2.295    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[3]
    SLICE_X44Y122        LUT6 (Prop_lut6_I3_O)        0.045     2.340 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.267     2.607    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X44Y121        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.845     2.242    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X44Y121        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]/C
                         clock pessimism             -0.206     2.036    
                         clock uncertainty            0.225     2.261    
    SLICE_X44Y121        FDRE (Hold_fdre_C_CE)       -0.016     2.245    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.362    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.512ns  (logic 0.670ns (10.288%)  route 5.842ns (89.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 25.382 - 20.000 ) 
    Source Clock Delay      (SCD):    5.891ns = ( 15.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.836    15.891    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X62Y90         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    16.409 r  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/Q
                         net (fo=363, routed)         5.210    21.619    tangerineSOCInst/nekoRvInst/D[0]
    SLICE_X77Y133        LUT4 (Prop_lut4_I2_O)        0.152    21.771 r  tangerineSOCInst/nekoRvInst/dout[7]_i_1__0/O
                         net (fo=5, routed)           0.633    22.403    tangerineSOCInst/SPIInst/dout_reg[7]_0
    SLICE_X76Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.525    25.382    tangerineSOCInst/SPIInst/clk50
    SLICE_X76Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[2]/C
                         clock pessimism              0.110    25.492    
                         clock uncertainty           -0.214    25.277    
    SLICE_X76Y133        FDRE (Setup_fdre_C_R)       -0.726    24.551    tangerineSOCInst/SPIInst/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         24.551    
                         arrival time                         -22.403    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.512ns  (logic 0.670ns (10.288%)  route 5.842ns (89.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 25.382 - 20.000 ) 
    Source Clock Delay      (SCD):    5.891ns = ( 15.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.836    15.891    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X62Y90         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    16.409 r  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/Q
                         net (fo=363, routed)         5.210    21.619    tangerineSOCInst/nekoRvInst/D[0]
    SLICE_X77Y133        LUT4 (Prop_lut4_I2_O)        0.152    21.771 r  tangerineSOCInst/nekoRvInst/dout[7]_i_1__0/O
                         net (fo=5, routed)           0.633    22.403    tangerineSOCInst/SPIInst/dout_reg[7]_0
    SLICE_X77Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.525    25.382    tangerineSOCInst/SPIInst/clk50
    SLICE_X77Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[3]/C
                         clock pessimism              0.110    25.492    
                         clock uncertainty           -0.214    25.277    
    SLICE_X77Y133        FDRE (Setup_fdre_C_R)       -0.631    24.646    tangerineSOCInst/SPIInst/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         24.646    
                         arrival time                         -22.403    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.512ns  (logic 0.670ns (10.288%)  route 5.842ns (89.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 25.382 - 20.000 ) 
    Source Clock Delay      (SCD):    5.891ns = ( 15.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.836    15.891    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X62Y90         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    16.409 r  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/Q
                         net (fo=363, routed)         5.210    21.619    tangerineSOCInst/nekoRvInst/D[0]
    SLICE_X77Y133        LUT4 (Prop_lut4_I2_O)        0.152    21.771 r  tangerineSOCInst/nekoRvInst/dout[7]_i_1__0/O
                         net (fo=5, routed)           0.633    22.403    tangerineSOCInst/SPIInst/dout_reg[7]_0
    SLICE_X77Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.525    25.382    tangerineSOCInst/SPIInst/clk50
    SLICE_X77Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[4]/C
                         clock pessimism              0.110    25.492    
                         clock uncertainty           -0.214    25.277    
    SLICE_X77Y133        FDRE (Setup_fdre_C_R)       -0.631    24.646    tangerineSOCInst/SPIInst/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         24.646    
                         arrival time                         -22.403    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dout_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.512ns  (logic 0.670ns (10.288%)  route 5.842ns (89.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 25.382 - 20.000 ) 
    Source Clock Delay      (SCD):    5.891ns = ( 15.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.836    15.891    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X62Y90         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    16.409 r  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/Q
                         net (fo=363, routed)         5.210    21.619    tangerineSOCInst/nekoRvInst/D[0]
    SLICE_X77Y133        LUT4 (Prop_lut4_I2_O)        0.152    21.771 r  tangerineSOCInst/nekoRvInst/dout[7]_i_1__0/O
                         net (fo=5, routed)           0.633    22.403    tangerineSOCInst/SPIInst/dout_reg[7]_0
    SLICE_X77Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.525    25.382    tangerineSOCInst/SPIInst/clk50
    SLICE_X77Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[6]/C
                         clock pessimism              0.110    25.492    
                         clock uncertainty           -0.214    25.277    
    SLICE_X77Y133        FDRE (Setup_fdre_C_R)       -0.631    24.646    tangerineSOCInst/SPIInst/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         24.646    
                         arrival time                         -22.403    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dout_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.512ns  (logic 0.670ns (10.288%)  route 5.842ns (89.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 25.382 - 20.000 ) 
    Source Clock Delay      (SCD):    5.891ns = ( 15.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.836    15.891    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X62Y90         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    16.409 r  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/Q
                         net (fo=363, routed)         5.210    21.619    tangerineSOCInst/nekoRvInst/D[0]
    SLICE_X77Y133        LUT4 (Prop_lut4_I2_O)        0.152    21.771 r  tangerineSOCInst/nekoRvInst/dout[7]_i_1__0/O
                         net (fo=5, routed)           0.633    22.403    tangerineSOCInst/SPIInst/dout_reg[7]_0
    SLICE_X77Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.525    25.382    tangerineSOCInst/SPIInst/clk50
    SLICE_X77Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[7]/C
                         clock pessimism              0.110    25.492    
                         clock uncertainty           -0.214    25.277    
    SLICE_X77Y133        FDRE (Setup_fdre_C_R)       -0.631    24.646    tangerineSOCInst/SPIInst/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         24.646    
                         arrival time                         -22.403    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.723ns  (logic 0.642ns (9.550%)  route 6.081ns (90.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 25.370 - 20.000 ) 
    Source Clock Delay      (SCD):    5.891ns = ( 15.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.836    15.891    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X62Y90         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    16.409 f  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/Q
                         net (fo=363, routed)         5.210    21.619    tangerineSOCInst/nekoRvInst/D[0]
    SLICE_X77Y133        LUT5 (Prop_lut5_I4_O)        0.124    21.743 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_1__0/O
                         net (fo=9, routed)           0.871    22.614    tangerineSOCInst/SPIInst/E[0]
    SLICE_X82Y134        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.513    25.370    tangerineSOCInst/SPIInst/clk50
    SLICE_X82Y134        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/C
                         clock pessimism              0.110    25.480    
                         clock uncertainty           -0.214    25.265    
    SLICE_X82Y134        FDRE (Setup_fdre_C_CE)      -0.205    25.060    tangerineSOCInst/SPIInst/dataToSend_reg[0]
  -------------------------------------------------------------------
                         required time                         25.060    
                         arrival time                         -22.614    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.723ns  (logic 0.642ns (9.550%)  route 6.081ns (90.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 25.370 - 20.000 ) 
    Source Clock Delay      (SCD):    5.891ns = ( 15.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.836    15.891    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X62Y90         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    16.409 f  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/Q
                         net (fo=363, routed)         5.210    21.619    tangerineSOCInst/nekoRvInst/D[0]
    SLICE_X77Y133        LUT5 (Prop_lut5_I4_O)        0.124    21.743 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_1__0/O
                         net (fo=9, routed)           0.871    22.614    tangerineSOCInst/SPIInst/E[0]
    SLICE_X82Y134        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.513    25.370    tangerineSOCInst/SPIInst/clk50
    SLICE_X82Y134        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/C
                         clock pessimism              0.110    25.480    
                         clock uncertainty           -0.214    25.265    
    SLICE_X82Y134        FDRE (Setup_fdre_C_CE)      -0.205    25.060    tangerineSOCInst/SPIInst/dataToSend_reg[1]
  -------------------------------------------------------------------
                         required time                         25.060    
                         arrival time                         -22.614    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.723ns  (logic 0.642ns (9.550%)  route 6.081ns (90.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 25.370 - 20.000 ) 
    Source Clock Delay      (SCD):    5.891ns = ( 15.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.836    15.891    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X62Y90         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    16.409 f  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/Q
                         net (fo=363, routed)         5.210    21.619    tangerineSOCInst/nekoRvInst/D[0]
    SLICE_X77Y133        LUT5 (Prop_lut5_I4_O)        0.124    21.743 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_1__0/O
                         net (fo=9, routed)           0.871    22.614    tangerineSOCInst/SPIInst/E[0]
    SLICE_X82Y134        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.513    25.370    tangerineSOCInst/SPIInst/clk50
    SLICE_X82Y134        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[2]/C
                         clock pessimism              0.110    25.480    
                         clock uncertainty           -0.214    25.265    
    SLICE_X82Y134        FDRE (Setup_fdre_C_CE)      -0.205    25.060    tangerineSOCInst/SPIInst/dataToSend_reg[2]
  -------------------------------------------------------------------
                         required time                         25.060    
                         arrival time                         -22.614    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.723ns  (logic 0.642ns (9.550%)  route 6.081ns (90.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 25.370 - 20.000 ) 
    Source Clock Delay      (SCD):    5.891ns = ( 15.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.836    15.891    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X62Y90         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    16.409 f  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/Q
                         net (fo=363, routed)         5.210    21.619    tangerineSOCInst/nekoRvInst/D[0]
    SLICE_X77Y133        LUT5 (Prop_lut5_I4_O)        0.124    21.743 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_1__0/O
                         net (fo=9, routed)           0.871    22.614    tangerineSOCInst/SPIInst/E[0]
    SLICE_X82Y134        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.513    25.370    tangerineSOCInst/SPIInst/clk50
    SLICE_X82Y134        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[3]/C
                         clock pessimism              0.110    25.480    
                         clock uncertainty           -0.214    25.265    
    SLICE_X82Y134        FDRE (Setup_fdre_C_CE)      -0.205    25.060    tangerineSOCInst/SPIInst/dataToSend_reg[3]
  -------------------------------------------------------------------
                         required time                         25.060    
                         arrival time                         -22.614    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.723ns  (logic 0.642ns (9.550%)  route 6.081ns (90.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 25.370 - 20.000 ) 
    Source Clock Delay      (SCD):    5.891ns = ( 15.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.836    15.891    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X62Y90         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    16.409 f  tangerineSOCInst/nekoRvInst/a_reg[2]_rep/Q
                         net (fo=363, routed)         5.210    21.619    tangerineSOCInst/nekoRvInst/D[0]
    SLICE_X77Y133        LUT5 (Prop_lut5_I4_O)        0.124    21.743 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_1__0/O
                         net (fo=9, routed)           0.871    22.614    tangerineSOCInst/SPIInst/E[0]
    SLICE_X82Y134        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.513    25.370    tangerineSOCInst/SPIInst/clk50
    SLICE_X82Y134        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[4]/C
                         clock pessimism              0.110    25.480    
                         clock uncertainty           -0.214    25.265    
    SLICE_X82Y134        FDRE (Setup_fdre_C_CE)      -0.205    25.060    tangerineSOCInst/SPIInst/dataToSend_reg[4]
  -------------------------------------------------------------------
                         required time                         25.060    
                         arrival time                         -22.614    
  -------------------------------------------------------------------
                         slack                                  2.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.644%)  route 0.473ns (69.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X64Y127        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.277     2.149    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X69Y127        LUT2 (Prop_lut2_I0_O)        0.045     2.194 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.196     2.390    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X70Y126        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.833     2.230    tangerineSOCInst/clk50
    SLICE_X70Y126        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[4]/C
                         clock pessimism             -0.206     2.024    
                         clock uncertainty            0.214     2.238    
    SLICE_X70Y126        FDRE (Hold_fdre_C_R)         0.009     2.247    tangerineSOCInst/tickTimerCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.644%)  route 0.473ns (69.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X64Y127        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.277     2.149    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X69Y127        LUT2 (Prop_lut2_I0_O)        0.045     2.194 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.196     2.390    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X70Y126        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.833     2.230    tangerineSOCInst/clk50
    SLICE_X70Y126        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[5]/C
                         clock pessimism             -0.206     2.024    
                         clock uncertainty            0.214     2.238    
    SLICE_X70Y126        FDRE (Hold_fdre_C_R)         0.009     2.247    tangerineSOCInst/tickTimerCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.644%)  route 0.473ns (69.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X64Y127        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.277     2.149    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X69Y127        LUT2 (Prop_lut2_I0_O)        0.045     2.194 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.196     2.390    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X70Y126        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.833     2.230    tangerineSOCInst/clk50
    SLICE_X70Y126        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[6]/C
                         clock pessimism             -0.206     2.024    
                         clock uncertainty            0.214     2.238    
    SLICE_X70Y126        FDRE (Hold_fdre_C_R)         0.009     2.247    tangerineSOCInst/tickTimerCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.644%)  route 0.473ns (69.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X64Y127        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.277     2.149    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X69Y127        LUT2 (Prop_lut2_I0_O)        0.045     2.194 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.196     2.390    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X70Y126        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.833     2.230    tangerineSOCInst/clk50
    SLICE_X70Y126        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[7]/C
                         clock pessimism             -0.206     2.024    
                         clock uncertainty            0.214     2.238    
    SLICE_X70Y126        FDRE (Hold_fdre_C_R)         0.009     2.247    tangerineSOCInst/tickTimerCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.206ns (31.453%)  route 0.449ns (68.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X64Y127        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.277     2.149    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X69Y127        LUT3 (Prop_lut3_I1_O)        0.042     2.191 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.172     2.363    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X72Y131        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.839     2.236    tangerineSOCInst/clk50
    SLICE_X72Y131        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[17]/C
                         clock pessimism             -0.206     2.030    
                         clock uncertainty            0.214     2.244    
    SLICE_X72Y131        FDRE (Hold_fdre_C_R)        -0.053     2.191    tangerineSOCInst/tickTimerPrescalerCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.206ns (31.453%)  route 0.449ns (68.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X64Y127        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.277     2.149    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X69Y127        LUT3 (Prop_lut3_I1_O)        0.042     2.191 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.172     2.363    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X72Y131        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.839     2.236    tangerineSOCInst/clk50
    SLICE_X72Y131        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[18]/C
                         clock pessimism             -0.206     2.030    
                         clock uncertainty            0.214     2.244    
    SLICE_X72Y131        FDRE (Hold_fdre_C_R)        -0.053     2.191    tangerineSOCInst/tickTimerPrescalerCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.206ns (31.453%)  route 0.449ns (68.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X64Y127        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.277     2.149    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X69Y127        LUT3 (Prop_lut3_I1_O)        0.042     2.191 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.172     2.363    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X72Y131        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.839     2.236    tangerineSOCInst/clk50
    SLICE_X72Y131        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[19]/C
                         clock pessimism             -0.206     2.030    
                         clock uncertainty            0.214     2.244    
    SLICE_X72Y131        FDRE (Hold_fdre_C_R)        -0.053     2.191    tangerineSOCInst/tickTimerPrescalerCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.206ns (31.453%)  route 0.449ns (68.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X64Y127        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.277     2.149    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X69Y127        LUT3 (Prop_lut3_I1_O)        0.042     2.191 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.172     2.363    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X72Y131        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.839     2.236    tangerineSOCInst/clk50
    SLICE_X72Y131        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[20]/C
                         clock pessimism             -0.206     2.030    
                         clock uncertainty            0.214     2.244    
    SLICE_X72Y131        FDRE (Hold_fdre_C_R)        -0.053     2.191    tangerineSOCInst/tickTimerPrescalerCounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.398%)  route 0.527ns (71.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X64Y127        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.277     2.149    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X69Y127        LUT2 (Prop_lut2_I0_O)        0.045     2.194 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.250     2.444    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X70Y125        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.832     2.229    tangerineSOCInst/clk50
    SLICE_X70Y125        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[0]/C
                         clock pessimism             -0.206     2.023    
                         clock uncertainty            0.214     2.237    
    SLICE_X70Y125        FDRE (Hold_fdre_C_R)         0.009     2.246    tangerineSOCInst/tickTimerCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.398%)  route 0.527ns (71.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.570     1.708    tangerineSOCInst/clk100
    SLICE_X64Y127        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.277     2.149    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X69Y127        LUT2 (Prop_lut2_I0_O)        0.045     2.194 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.250     2.444    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X70Y125        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.832     2.229    tangerineSOCInst/clk50
    SLICE_X70Y125        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[1]/C
                         clock pessimism             -0.206     2.023    
                         clock uncertainty            0.214     2.237    
    SLICE_X70Y125        FDRE (Hold_fdre_C_R)         0.009     2.246    tangerineSOCInst/tickTimerCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][14]/PRE
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 0.642ns (10.078%)  route 5.728ns (89.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 15.401 - 10.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.838     5.893    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.518     6.411 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.962     8.373    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         3.766    12.263    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X56Y114        FDPE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.544    15.401    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X56Y114        FDPE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][14]/C
                         clock pessimism              0.206    15.607    
                         clock uncertainty           -0.085    15.522    
    SLICE_X56Y114        FDPE (Recov_fdpe_C_PRE)     -0.361    15.161    tangerineSOCInst/nekoRvInst/regs_reg[2][14]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][12]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 0.642ns (10.078%)  route 5.728ns (89.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 15.401 - 10.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.838     5.893    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.518     6.411 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.962     8.373    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         3.766    12.263    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X56Y114        FDCE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.544    15.401    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X56Y114        FDCE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][12]/C
                         clock pessimism              0.206    15.607    
                         clock uncertainty           -0.085    15.522    
    SLICE_X56Y114        FDCE (Recov_fdce_C_CLR)     -0.319    15.203    tangerineSOCInst/nekoRvInst/regs_reg[2][12]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][15]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.642ns (10.399%)  route 5.532ns (89.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 15.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.838     5.893    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.518     6.411 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.962     8.373    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         3.570    12.067    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X58Y110        FDCE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.547    15.404    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X58Y110        FDCE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][15]/C
                         clock pessimism              0.206    15.610    
                         clock uncertainty           -0.085    15.525    
    SLICE_X58Y110        FDCE (Recov_fdce_C_CLR)     -0.405    15.120    tangerineSOCInst/nekoRvInst/regs_reg[2][15]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][16]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.642ns (10.399%)  route 5.532ns (89.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 15.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.838     5.893    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.518     6.411 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.962     8.373    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         3.570    12.067    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X58Y110        FDCE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.547    15.404    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X58Y110        FDCE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][16]/C
                         clock pessimism              0.206    15.610    
                         clock uncertainty           -0.085    15.525    
    SLICE_X58Y110        FDCE (Recov_fdce_C_CLR)     -0.405    15.120    tangerineSOCInst/nekoRvInst/regs_reg[2][16]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][10]/PRE
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.642ns (10.399%)  route 5.532ns (89.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 15.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.838     5.893    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.518     6.411 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.962     8.373    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         3.570    12.067    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X58Y110        FDPE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.547    15.404    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X58Y110        FDPE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][10]/C
                         clock pessimism              0.206    15.610    
                         clock uncertainty           -0.085    15.525    
    SLICE_X58Y110        FDPE (Recov_fdpe_C_PRE)     -0.359    15.166    tangerineSOCInst/nekoRvInst/regs_reg[2][10]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][11]/PRE
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.642ns (10.399%)  route 5.532ns (89.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 15.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.838     5.893    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.518     6.411 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.962     8.373    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         3.570    12.067    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X58Y110        FDPE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.547    15.404    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X58Y110        FDPE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][11]/C
                         clock pessimism              0.206    15.610    
                         clock uncertainty           -0.085    15.525    
    SLICE_X58Y110        FDPE (Recov_fdpe_C_PRE)     -0.359    15.166    tangerineSOCInst/nekoRvInst/regs_reg[2][11]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][13]/PRE
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.642ns (10.399%)  route 5.532ns (89.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 15.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.838     5.893    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.518     6.411 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.962     8.373    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         3.570    12.067    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X58Y110        FDPE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.547    15.404    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X58Y110        FDPE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][13]/C
                         clock pessimism              0.206    15.610    
                         clock uncertainty           -0.085    15.525    
    SLICE_X58Y110        FDPE (Recov_fdpe_C_PRE)     -0.359    15.166    tangerineSOCInst/nekoRvInst/regs_reg[2][13]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][6]/PRE
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.642ns (10.399%)  route 5.532ns (89.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 15.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.838     5.893    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.518     6.411 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.962     8.373    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         3.570    12.067    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X58Y110        FDPE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.547    15.404    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X58Y110        FDPE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][6]/C
                         clock pessimism              0.206    15.610    
                         clock uncertainty           -0.085    15.525    
    SLICE_X58Y110        FDPE (Recov_fdpe_C_PRE)     -0.359    15.166    tangerineSOCInst/nekoRvInst/regs_reg[2][6]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][8]/PRE
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.642ns (10.399%)  route 5.532ns (89.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 15.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.838     5.893    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.518     6.411 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.962     8.373    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         3.570    12.067    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X58Y110        FDPE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.547    15.404    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X58Y110        FDPE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][8]/C
                         clock pessimism              0.206    15.610    
                         clock uncertainty           -0.085    15.525    
    SLICE_X58Y110        FDPE (Recov_fdpe_C_PRE)     -0.359    15.166    tangerineSOCInst/nekoRvInst/regs_reg[2][8]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/pc_reg[23]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 0.642ns (10.137%)  route 5.691ns (89.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.570ns = ( 15.570 - 10.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.838     5.893    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.518     6.411 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.962     8.373    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         3.730    12.226    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X54Y95         FDCE                                         f  tangerineSOCInst/nekoRvInst/pc_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.714    15.570    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X54Y95         FDCE                                         r  tangerineSOCInst/nekoRvInst/pc_reg[23]/C
                         clock pessimism              0.287    15.857    
                         clock uncertainty           -0.085    15.772    
    SLICE_X54Y95         FDCE (Recov_fdce_C_CLR)     -0.405    15.367    tangerineSOCInst/nekoRvInst/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -12.226    
  -------------------------------------------------------------------
                         slack                                  3.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rvState_reg[3]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.209ns (16.914%)  route 1.027ns (83.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.648     1.787    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.164     1.951 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.831     2.782    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.827 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.196     3.023    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X68Y90         FDCE                                         f  tangerineSOCInst/nekoRvInst/rvState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.918     2.315    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X68Y90         FDCE                                         r  tangerineSOCInst/nekoRvInst/rvState_reg[3]/C
                         clock pessimism             -0.496     1.819    
    SLICE_X68Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.752    tangerineSOCInst/nekoRvInst/rvState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/pc_reg[6]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.209ns (16.581%)  route 1.051ns (83.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.648     1.787    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.164     1.951 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.831     2.782    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.827 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.221     3.047    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X63Y90         FDCE                                         f  tangerineSOCInst/nekoRvInst/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.921     2.318    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X63Y90         FDCE                                         r  tangerineSOCInst/nekoRvInst/pc_reg[6]/C
                         clock pessimism             -0.496     1.822    
    SLICE_X63Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.730    tangerineSOCInst/nekoRvInst/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMul_reg[13]__1/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.209ns (14.661%)  route 1.217ns (85.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.648     1.787    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.164     1.951 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.831     2.782    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.827 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.386     3.212    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X63Y102        FDCE                                         f  tangerineSOCInst/nekoRvInst/resultMul_reg[13]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.853     2.250    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X63Y102        FDCE                                         r  tangerineSOCInst/nekoRvInst/resultMul_reg[13]__1/C
                         clock pessimism             -0.263     1.986    
    SLICE_X63Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.894    tangerineSOCInst/nekoRvInst/resultMul_reg[13]__1
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMul_reg[14]__1/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.209ns (14.661%)  route 1.217ns (85.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.648     1.787    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.164     1.951 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.831     2.782    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.827 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.386     3.212    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X63Y102        FDCE                                         f  tangerineSOCInst/nekoRvInst/resultMul_reg[14]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.853     2.250    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X63Y102        FDCE                                         r  tangerineSOCInst/nekoRvInst/resultMul_reg[14]__1/C
                         clock pessimism             -0.263     1.986    
    SLICE_X63Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.894    tangerineSOCInst/nekoRvInst/resultMul_reg[14]__1
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMulsu_reg[2]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.209ns (16.149%)  route 1.085ns (83.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.648     1.787    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.164     1.951 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.831     2.782    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.827 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.254     3.081    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X66Y91         FDCE                                         f  tangerineSOCInst/nekoRvInst/resultMulsu_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.918     2.315    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X66Y91         FDCE                                         r  tangerineSOCInst/nekoRvInst/resultMulsu_reg[2]/C
                         clock pessimism             -0.496     1.819    
    SLICE_X66Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.752    tangerineSOCInst/nekoRvInst/resultMulsu_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rvState_reg[0]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.209ns (15.938%)  route 1.102ns (84.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.648     1.787    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.164     1.951 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.831     2.782    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.827 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.271     3.098    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X69Y91         FDCE                                         f  tangerineSOCInst/nekoRvInst/rvState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.918     2.315    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X69Y91         FDCE                                         r  tangerineSOCInst/nekoRvInst/rvState_reg[0]/C
                         clock pessimism             -0.496     1.819    
    SLICE_X69Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.727    tangerineSOCInst/nekoRvInst/rvState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rdWrite_reg/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.209ns (15.557%)  route 1.134ns (84.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.648     1.787    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.164     1.951 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.831     2.782    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.827 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.303     3.130    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X72Y90         FDCE                                         f  tangerineSOCInst/nekoRvInst/rdWrite_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.917     2.314    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X72Y90         FDCE                                         r  tangerineSOCInst/nekoRvInst/rdWrite_reg/C
                         clock pessimism             -0.496     1.818    
    SLICE_X72Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.751    tangerineSOCInst/nekoRvInst/rdWrite_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMulsu_reg[4]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.209ns (14.759%)  route 1.207ns (85.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.648     1.787    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.164     1.951 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.831     2.782    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.827 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.376     3.203    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X66Y92         FDCE                                         f  tangerineSOCInst/nekoRvInst/resultMulsu_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.918     2.315    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X66Y92         FDCE                                         r  tangerineSOCInst/nekoRvInst/resultMulsu_reg[4]/C
                         clock pessimism             -0.496     1.819    
    SLICE_X66Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.752    tangerineSOCInst/nekoRvInst/resultMulsu_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMulsu_reg[5]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.209ns (14.759%)  route 1.207ns (85.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.648     1.787    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.164     1.951 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.831     2.782    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.827 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.376     3.203    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X66Y92         FDCE                                         f  tangerineSOCInst/nekoRvInst/resultMulsu_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.918     2.315    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X66Y92         FDCE                                         r  tangerineSOCInst/nekoRvInst/resultMulsu_reg[5]/C
                         clock pessimism             -0.496     1.819    
    SLICE_X66Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.752    tangerineSOCInst/nekoRvInst/resultMulsu_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMulsu_reg[6]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.209ns (14.759%)  route 1.207ns (85.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.648     1.787    tangerineSOCInst/clk100
    SLICE_X44Y84         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.164     1.951 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.831     2.782    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.827 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.376     3.203    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X66Y92         FDCE                                         f  tangerineSOCInst/nekoRvInst/resultMulsu_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.918     2.315    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X66Y92         FDCE                                         r  tangerineSOCInst/nekoRvInst/resultMulsu_reg[6]/C
                         clock pessimism             -0.496     1.819    
    SLICE_X66Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.752    tangerineSOCInst/nekoRvInst/resultMulsu_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  1.451    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk100_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.728ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.006ns  (logic 0.478ns (47.529%)  route 0.528ns (52.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X42Y154        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.528     1.006    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X41Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y153        FDRE (Setup_fdre_C_D)       -0.266     9.734    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.164%)  route 0.599ns (58.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X45Y154        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.599     1.018    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X44Y154        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y154        FDRE (Setup_fdre_C_D)       -0.218     9.782    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  8.764    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.026ns  (logic 0.456ns (44.466%)  route 0.570ns (55.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X38Y153        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.570     1.026    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X41Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y153        FDRE (Setup_fdre_C_D)       -0.093     9.907    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.882ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.487%)  route 0.617ns (57.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y153                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X39Y153        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.617     1.073    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X40Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y153        FDRE (Setup_fdre_C_D)       -0.045     9.955    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  8.882    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.889%)  route 0.456ns (52.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y153                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X39Y153        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.456     0.875    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X40Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y153        FDRE (Setup_fdre_C_D)       -0.218     9.782    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.727ns  (logic 0.419ns (57.640%)  route 0.308ns (42.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y153                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X39Y153        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.308     0.727    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X40Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y153        FDRE (Setup_fdre_C_D)       -0.217     9.783    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.092ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.813ns  (logic 0.518ns (63.701%)  route 0.295ns (36.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X42Y154        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.295     0.813    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X43Y154        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y154        FDRE (Setup_fdre_C_D)       -0.095     9.905    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  9.092    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.810ns  (logic 0.456ns (56.270%)  route 0.354ns (43.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X45Y154        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.354     0.810    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X44Y154        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y154        FDRE (Setup_fdre_C_D)       -0.047     9.953    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  9.143    

Slack (MET) :             9.198ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.755ns  (logic 0.456ns (60.384%)  route 0.299ns (39.616%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y153                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X39Y153        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.299     0.755    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X40Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y153        FDRE (Setup_fdre_C_D)       -0.047     9.953    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                  9.198    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.020ns  (logic 0.448ns (4.065%)  route 10.572ns (95.935%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.834    11.020    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X52Y148        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.795ns  (logic 0.134ns (2.794%)  route 4.661ns (97.206%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         3.754     3.754    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.046     3.800 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.262     4.062    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088     4.150 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        0.645     4.795    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X52Y148        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.996ns  (logic 0.456ns (45.800%)  route 0.540ns (54.200%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.671     5.726    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y149        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.456     6.182 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.540     6.722    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X56Y148        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.584     1.722    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X45Y154        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.116     1.980    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X44Y154        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.128ns (55.914%)  route 0.101ns (44.086%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.614     1.752    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X39Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y153        FDRE (Prop_fdre_C_Q)         0.128     1.880 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.101     1.981    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X40Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.584     1.722    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y154        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.105     1.992    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X43Y154        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.614     1.752    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X39Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y153        FDRE (Prop_fdre_C_Q)         0.141     1.893 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.102     1.996    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X40Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.128ns (45.080%)  route 0.156ns (54.920%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.614     1.752    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X39Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y153        FDRE (Prop_fdre_C_Q)         0.128     1.880 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.156     2.036    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X40Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.984%)  route 0.212ns (60.016%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.584     1.722    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y149        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.212     2.075    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X56Y148        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.128ns (36.069%)  route 0.227ns (63.931%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.584     1.722    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X45Y154        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_fdre_C_Q)         0.128     1.850 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.227     2.077    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X44Y154        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.148ns (38.875%)  route 0.233ns (61.125%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.584     1.722    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y154        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154        FDRE (Prop_fdre_C_Q)         0.148     1.870 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.233     2.103    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X41Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (40.000%)  route 0.212ns (60.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.614     1.752    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X38Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDRE (Prop_fdre_C_Q)         0.141     1.893 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.212     2.105    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X41Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.141ns (29.731%)  route 0.333ns (70.269%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.614     1.752    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X39Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y153        FDRE (Prop_fdre_C_Q)         0.141     1.893 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.333     2.227    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X40Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clk_wiz_0

Max Delay             5 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.260ns  (logic 0.448ns (3.979%)  route 10.812ns (96.021%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        2.074    11.260    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X78Y151        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.515     5.371    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X78Y151        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.011ns  (logic 0.448ns (4.069%)  route 10.563ns (95.931%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.825    11.011    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X68Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.542     5.399    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X68Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.011ns  (logic 0.448ns (4.069%)  route 10.563ns (95.931%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.825    11.011    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X68Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.542     5.399    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X68Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 0.448ns (4.072%)  route 10.555ns (95.928%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.817    11.003    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X58Y150        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.540     5.396    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X58Y150        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.994ns  (logic 0.518ns (52.124%)  route 0.476ns (47.876%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
    SLICE_X52Y148        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=65, routed)          0.476     0.994    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X56Y149        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.550     5.407    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X56Y149        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X47Y150        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.102     0.243    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X48Y150        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.854     2.252    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y150        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.546%)  route 0.126ns (43.454%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X44Y151        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.126     0.290    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X46Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.854     2.252    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.680%)  route 0.169ns (53.320%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y151        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.169     0.317    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X46Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.854     2.252    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.156%)  route 0.191ns (59.844%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X43Y151        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.191     0.319    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X46Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.854     2.252    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.883%)  route 0.180ns (56.117%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X43Y151        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.180     0.321    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.854     2.252    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.606%)  route 0.167ns (50.394%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X44Y151        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.167     0.331    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X46Y150        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.854     2.252    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y150        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.592%)  route 0.232ns (64.408%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X43Y151        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.232     0.360    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.854     2.252    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.141ns (39.003%)  route 0.221ns (60.997%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X43Y151        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.221     0.362    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X47Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.854     2.252    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y151        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.332%)  route 0.198ns (54.668%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
    SLICE_X52Y148        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=65, routed)          0.198     0.362    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X56Y149        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.857     2.254    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X56Y149        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.381%)  route 0.228ns (60.619%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y151        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X44Y151        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.228     0.376    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X49Y150        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.854     2.252    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y150        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.002ns  (logic 0.518ns (51.675%)  route 0.484ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.663     5.718    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y148        FDRE (Prop_fdre_C_Q)         0.518     6.236 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=63, routed)          0.484     6.720    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X66Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.542     5.399    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X66Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.990ns  (logic 0.518ns (52.306%)  route 0.472ns (47.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.663     5.718    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y147        FDRE (Prop_fdre_C_Q)         0.518     6.236 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=28, routed)          0.472     6.708    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X67Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.542     5.399    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X67Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.641%)  route 0.195ns (54.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.579     1.717    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y147        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=28, routed)          0.195     2.077    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X67Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.850     2.247    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X67Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.128%)  route 0.199ns (54.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.579     1.717    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y148        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=63, routed)          0.199     2.081    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X66Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.850     2.247    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X66Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           419 Endpoints
Min Delay           419 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.402ns  (logic 0.448ns (3.929%)  route 10.954ns (96.071%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        2.216    11.402    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X0Y89          LDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.053ns  (logic 0.448ns (4.053%)  route 10.605ns (95.947%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.867    11.053    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X50Y157        FDRE                                         r  tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.053ns  (logic 0.448ns (4.053%)  route 10.605ns (95.947%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.867    11.053    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X50Y157        FDRE                                         r  tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.053ns  (logic 0.448ns (4.053%)  route 10.605ns (95.947%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.867    11.053    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X50Y158        FDRE                                         r  tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.053ns  (logic 0.448ns (4.053%)  route 10.605ns (95.947%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.867    11.053    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X50Y158        FDRE                                         r  tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.053ns  (logic 0.448ns (4.053%)  route 10.605ns (95.947%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.867    11.053    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X50Y158        FDRE                                         r  tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.053ns  (logic 0.448ns (4.053%)  route 10.605ns (95.947%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.867    11.053    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X50Y158        FDRE                                         r  tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.053ns  (logic 0.448ns (4.053%)  route 10.605ns (95.947%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.867    11.053    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X50Y158        FDRE                                         r  tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.053ns  (logic 0.448ns (4.053%)  route 10.605ns (95.947%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.867    11.053    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X50Y158        FDRE                                         r  tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.053ns  (logic 0.448ns (4.053%)  route 10.605ns (95.947%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.867    11.053    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X50Y158        FDRE                                         r  tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[21]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.197    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X43Y154        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
    SLICE_X41Y153        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.197    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X41Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
    SLICE_X41Y153        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.197    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X41Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y148        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
    SLICE_X56Y148        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.059     0.207    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X57Y148        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y154        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
    SLICE_X44Y154        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.220    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X44Y154        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y154        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
    SLICE_X44Y154        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.220    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X44Y154        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.220    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X40Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.220    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X40Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.220    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X40Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.220    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X40Y153        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_wiz_0
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.016ns  (logic 4.089ns (34.030%)  route 7.927ns (65.970%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.642     5.697    clk100
    SLICE_X68Y125        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDPE (Prop_fdpe_C_Q)         0.518     6.215 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          7.927    14.142    sdramD_IOBUF[23]_inst/T
    F4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.571    17.712 r  sdramD_IOBUF[23]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.712    sdramD[23]
    F4                                                                r  sdramD[23] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.725ns  (logic 4.111ns (35.063%)  route 7.614ns (64.937%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.642     5.697    clk100
    SLICE_X68Y125        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDPE (Prop_fdpe_C_Q)         0.518     6.215 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          7.614    13.829    sdramD_IOBUF[16]_inst/T
    E5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.593    17.422 r  sdramD_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.422    sdramD[16]
    E5                                                                r  sdramD[16] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.046ns  (logic 4.129ns (37.381%)  route 6.917ns (62.619%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.642     5.697    clk100
    SLICE_X68Y125        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDPE (Prop_fdpe_C_Q)         0.518     6.215 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          6.917    13.132    sdramD_IOBUF[18]_inst/T
    C1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.611    16.743 r  sdramD_IOBUF[18]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.743    sdramD[18]
    C1                                                                r  sdramD[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.897ns  (logic 4.130ns (37.902%)  route 6.767ns (62.098%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.642     5.697    clk100
    SLICE_X68Y125        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDPE (Prop_fdpe_C_Q)         0.518     6.215 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          6.767    12.982    sdramD_IOBUF[17]_inst/T
    B1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.612    16.594 r  sdramD_IOBUF[17]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.594    sdramD[17]
    B1                                                                r  sdramD[17] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.897ns  (logic 4.055ns (37.214%)  route 6.842ns (62.786%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.642     5.697    clk100
    SLICE_X68Y125        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDPE (Prop_fdpe_C_Q)         0.518     6.215 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          6.842    13.056    sdramD_IOBUF[12]_inst/T
    V21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.537    16.594 r  sdramD_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.594    sdramD[12]
    V21                                                               r  sdramD[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.754ns  (logic 4.052ns (37.683%)  route 6.701ns (62.317%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.642     5.697    clk100
    SLICE_X68Y125        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDPE (Prop_fdpe_C_Q)         0.518     6.215 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          6.701    12.916    sdramD_IOBUF[11]_inst/T
    U21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.534    16.451 r  sdramD_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.451    sdramD[11]
    U21                                                               r  sdramD[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.730ns  (logic 4.113ns (38.333%)  route 6.617ns (61.667%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.642     5.697    clk100
    SLICE_X68Y125        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDPE (Prop_fdpe_C_Q)         0.518     6.215 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          6.617    12.832    sdramD_IOBUF[22]_inst/T
    F2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.595    16.427 r  sdramD_IOBUF[22]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.427    sdramD[22]
    F2                                                                r  sdramD[22] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDQM_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramDQM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.621ns  (logic 4.007ns (37.731%)  route 6.614ns (62.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.650     5.705    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X58Y125        FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDPE (Prop_fdpe_C_Q)         0.456     6.161 r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[2]/Q
                         net (fo=1, routed)           6.614    12.774    sdramDQM_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         3.551    16.326 r  sdramDQM_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.326    sdramDQM[2]
    G4                                                                r  sdramDQM[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.581ns  (logic 4.114ns (38.878%)  route 6.467ns (61.122%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.642     5.697    clk100
    SLICE_X68Y125        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDPE (Prop_fdpe_C_Q)         0.518     6.215 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          6.467    12.682    sdramD_IOBUF[21]_inst/T
    E2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.596    16.278 r  sdramD_IOBUF[21]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.278    sdramD[21]
    E2                                                                r  sdramD[21] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.438ns  (logic 4.121ns (39.479%)  route 6.317ns (60.521%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.642     5.697    clk100
    SLICE_X68Y125        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDPE (Prop_fdpe_C_Q)         0.518     6.215 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          6.317    12.532    sdramD_IOBUF[20]_inst/T
    E1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.603    16.135 r  sdramD_IOBUF[20]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.135    sdramD[20]
    E1                                                                r  sdramD[20] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.105%)  route 0.152ns (44.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X79Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[5]/Q
                         net (fo=2, routed)           0.152     1.987    tangerineSOCInst/i2sControllerInst/Q[3]
    SLICE_X79Y123        LUT6 (Prop_lut6_I0_O)        0.045     2.032 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.032    tangerineSOCInst/i2sControllerInst/p_0_in[5]
    SLICE_X79Y123        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.323%)  route 0.207ns (52.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X78Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[2]/Q
                         net (fo=2, routed)           0.207     2.042    tangerineSOCInst/i2sControllerInst/Q[0]
    SLICE_X78Y123        LUT5 (Prop_lut5_I0_O)        0.045     2.087 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.087    tangerineSOCInst/i2sControllerInst/p_0_in[2]
    SLICE_X78Y123        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.303%)  route 0.216ns (53.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X78Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[4]/Q
                         net (fo=2, routed)           0.216     2.051    tangerineSOCInst/i2sControllerInst/Q[2]
    SLICE_X79Y123        LUT6 (Prop_lut6_I0_O)        0.045     2.096 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.096    tangerineSOCInst/i2sControllerInst/p_0_in[4]
    SLICE_X79Y123        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.186ns (43.803%)  route 0.239ns (56.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X79Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[0]/Q
                         net (fo=2, routed)           0.239     2.074    tangerineSOCInst/i2sControllerInst/fifoReadDiv[0]
    SLICE_X78Y123        LUT3 (Prop_lut3_I0_O)        0.045     2.119 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.119    tangerineSOCInst/i2sControllerInst/p_0_in[0]
    SLICE_X78Y123        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.050%)  route 0.246ns (56.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X79Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[3]/Q
                         net (fo=2, routed)           0.246     2.081    tangerineSOCInst/i2sControllerInst/Q[1]
    SLICE_X78Y123        LUT6 (Prop_lut6_I4_O)        0.045     2.126 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.126    tangerineSOCInst/i2sControllerInst/p_0_in[3]
    SLICE_X78Y123        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.186ns (38.964%)  route 0.291ns (61.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X78Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[7]/Q
                         net (fo=2, routed)           0.291     2.127    tangerineSOCInst/i2sControllerInst/Q[5]
    SLICE_X79Y123        LUT6 (Prop_lut6_I5_O)        0.045     2.172 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.172    tangerineSOCInst/i2sControllerInst/p_0_in[7]
    SLICE_X79Y123        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.187ns (27.712%)  route 0.488ns (72.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X78Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[1]/Q
                         net (fo=2, routed)           0.488     2.323    tangerineSOCInst/i2sControllerInst/fifoReadDiv[1]
    SLICE_X78Y123        LUT4 (Prop_lut4_I0_O)        0.046     2.369 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.369    tangerineSOCInst/i2sControllerInst/p_0_in[1]
    SLICE_X78Y123        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.186ns (26.707%)  route 0.510ns (73.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X79Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[6]/Q
                         net (fo=2, routed)           0.510     2.346    tangerineSOCInst/i2sControllerInst/Q[4]
    SLICE_X79Y123        LUT6 (Prop_lut6_I0_O)        0.045     2.391 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.391    tangerineSOCInst/i2sControllerInst/p_0_in[6]
    SLICE_X79Y123        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.406ns (56.775%)  route 1.070ns (43.225%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.606     1.744    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X38Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.141     1.885 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[24]/Q
                         net (fo=1, routed)           1.070     2.956    sdramD_IOBUF[24]_inst/I
    K26                  OBUFT (Prop_obuft_I_O)       1.265     4.221 r  sdramD_IOBUF[24]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.221    sdramD[24]
    K26                                                               r  sdramD[24] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.392ns (53.976%)  route 1.187ns (46.024%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.604     1.742    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X37Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.141     1.883 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[15]/Q
                         net (fo=1, routed)           1.187     3.070    sdramD_IOBUF[15]_inst/I
    R25                  OBUFT (Prop_obuft_I_O)       1.251     4.321 r  sdramD_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.321    sdramD[15]
    R25                                                               r  sdramD[15] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100ps_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                            (clock source 'clk100ps_clk_wiz_0'  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            sdramCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.846ns  (logic 3.676ns (41.557%)  route 5.170ns (58.443%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.002 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.459    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.316    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.615 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.459    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.555 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          3.326    12.881    sdramCLK_OBUF
    AA25                 OBUF (Prop_obuf_I_O)         3.580    16.461 r  sdramCLK_OBUF_inst/O
                         net (fo=0)                   0.000    16.461    sdramCLK
    AA25                                                              r  sdramCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                            (clock source 'clk100ps_clk_wiz_0'  {rise@5.500ns fall@10.500ns period=10.000ns})
  Destination:            sdramCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.306ns (47.918%)  route 1.420ns (52.082%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 fall edge)
                                                      0.500     0.500 f  
    U22                                               0.000     0.500 f  sysClk50 (IN)
                         net (fo=0)                   0.000     0.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.770 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.613    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.639 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     2.248    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     1.068 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     1.613    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.639 f  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.875     2.514    sdramCLK_OBUF
    AA25                 OBUF (Prop_obuf_I_O)         1.280     3.794 f  sdramCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.794    sdramCLK
    AA25                                                              f  sdramCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk125_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.388ns  (logic 2.387ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.842     9.897    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.472    10.369 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    10.370    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_OB)    1.915    12.285 r  OBUFDS_red/OB
                         net (fo=0)                   0.000    12.285    hdmiDN[2]
    D25                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.387ns  (logic 2.386ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.842     9.897    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.472    10.369 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    10.370    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_O)     1.914    12.284 r  OBUFDS_red/O
                         net (fo=0)                   0.000    12.284    hdmiDP[2]
    E25                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.843     9.898    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.472    10.370 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    10.371    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_OB)    1.895    12.266 r  OBUFDS_green/OB
                         net (fo=0)                   0.000    12.266    hdmiDN[1]
    G26                                                               r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.843     9.898    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.472    10.370 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    10.371    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_O)     1.894    12.265 r  OBUFDS_green/O
                         net (fo=0)                   0.000    12.265    hdmiDP[1]
    H26                                                               r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.360ns  (logic 2.359ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.838     9.893    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.472    10.365 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    10.366    I
    F23                  OBUFDS (Prop_obufds_I_OB)    1.887    12.253 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000    12.253    hdmiDN[0]
    E23                                                               r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.359ns  (logic 2.358ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.838     9.893    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.472    10.365 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    10.366    I
    F23                  OBUFDS (Prop_obufds_I_O)     1.886    12.252 r  OBUFDS_blue/O
                         net (fo=0)                   0.000    12.252    hdmiDP[0]
    F23                                                               r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.347ns  (logic 2.346ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.831     9.886    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.472    10.358 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    10.359    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_OB)    1.874    12.233 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000    12.233    hdmiClkN
    F22                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 2.345ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.831     9.886    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.472    10.358 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    10.359    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_O)     1.873    12.232 r  OBUFDS_clock/O
                         net (fo=0)                   0.000    12.232    hdmiClkP
    G22                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.999ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.639     1.777    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.177     1.954 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.955    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_O)     0.822     2.777 r  OBUFDS_clock/O
                         net (fo=0)                   0.000     2.777    hdmiClkP
    G22                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 1.000ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.639     1.777    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.177     1.954 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.955    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_OB)    0.823     2.778 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.778    hdmiClkN
    F22                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 1.011ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.642     1.780    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.177     1.957 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.958    I
    F23                  OBUFDS (Prop_obufds_I_O)     0.834     2.793 r  OBUFDS_blue/O
                         net (fo=0)                   0.000     2.793    hdmiDP[0]
    F23                                                               r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 1.012ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.642     1.780    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.177     1.957 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.958    I
    F23                  OBUFDS (Prop_obufds_I_OB)    0.835     2.794 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.794    hdmiDN[0]
    E23                                                               r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 1.020ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_O)     0.843     2.803 r  OBUFDS_green/O
                         net (fo=0)                   0.000     2.803    hdmiDP[1]
    H26                                                               r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_OB)    0.844     2.804 r  OBUFDS_green/OB
                         net (fo=0)                   0.000     2.804    hdmiDN[1]
    G26                                                               r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 1.039ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_O)     0.862     2.822 r  OBUFDS_red/O
                         net (fo=0)                   0.000     2.822    hdmiDP[2]
    E25                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.041ns  (logic 1.040ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_OB)    0.863     2.823 r  OBUFDS_red/OB
                         net (fo=0)                   0.000     2.823    hdmiDN[2]
    D25                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk12_clk_wiz_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb2dm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.817ns  (logic 4.114ns (46.657%)  route 4.703ns (53.343%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.662     5.717    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X88Y148        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDSE (Prop_fdse_C_Q)         0.518     6.235 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           4.703    10.938    usb2dm_IOBUF_inst/T
    C4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.596    14.534 r  usb2dm_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.534    usb2dm
    C4                                                                r  usb2dm (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb2dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.675ns  (logic 4.112ns (47.401%)  route 4.563ns (52.599%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.662     5.717    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X88Y148        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDSE (Prop_fdse_C_Q)         0.518     6.235 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           4.563    10.798    usb2dp_IOBUF_inst/T
    D4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.594    14.392 r  usb2dp_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.392    usb2dp
    D4                                                                r  usb2dp (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.659ns  (logic 4.059ns (46.878%)  route 4.600ns (53.122%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.635     5.690    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X85Y157        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y157        FDSE (Prop_fdse_C_Q)         0.456     6.146 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           4.600    10.745    usb1dp_IOBUF_inst/T
    C2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.603    14.348 r  usb1dp_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.348    usb1dp
    C2                                                                r  usb1dp (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.367ns  (logic 4.060ns (48.519%)  route 4.308ns (51.481%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.635     5.690    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X85Y157        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y157        FDSE (Prop_fdse_C_Q)         0.456     6.146 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           4.308    10.453    usb1dm_IOBUF_inst/T
    B2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.604    14.057 r  usb1dm_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.057    usb1dm
    B2                                                                r  usb1dm (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 0.965ns (33.770%)  route 1.893ns (66.230%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.563     1.701    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X85Y157        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y157        FDSE (Prop_fdse_C_Q)         0.141     1.842 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           1.893     3.735    usb1dm_IOBUF_inst/T
    B2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.559 r  usb1dm_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.559    usb1dm
    B2                                                                r  usb1dm (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb2dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 0.988ns (33.400%)  route 1.970ns (66.600%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.575     1.713    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X88Y148        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDSE (Prop_fdse_C_Q)         0.164     1.877 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           1.970     3.847    usb2dp_IOBUF_inst/T
    D4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.671 r  usb2dp_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.671    usb2dp
    D4                                                                r  usb2dp (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.974ns  (logic 0.965ns (32.452%)  route 2.009ns (67.548%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.563     1.701    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X85Y157        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y157        FDSE (Prop_fdse_C_Q)         0.141     1.842 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           2.009     3.851    usb1dp_IOBUF_inst/T
    C2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.675 r  usb1dp_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.675    usb1dp
    C2                                                                r  usb1dp (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb2dm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.011ns  (logic 0.988ns (32.811%)  route 2.023ns (67.189%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.575     1.713    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X88Y148        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDSE (Prop_fdse_C_Q)         0.164     1.877 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           2.023     3.900    usb2dm_IOBUF_inst/T
    C4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.724 r  usb2dm_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.724    usb2dm
    C4                                                                r  usb2dm (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk50_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardClk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.447ns  (logic 4.059ns (42.963%)  route 5.388ns (57.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.635     5.690    tangerineSOCInst/SPIInst/clk50
    SLICE_X79Y132        FDRE                                         r  tangerineSOCInst/SPIInst/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y132        FDRE (Prop_fdre_C_Q)         0.456     6.146 r  tangerineSOCInst/SPIInst/sclk_reg/Q
                         net (fo=1, routed)           5.388    11.534    sdCardClk_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.603    15.137 r  sdCardClk_OBUF_inst/O
                         net (fo=0)                   0.000    15.137    sdCardClk
    A4                                                                r  sdCardClk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardCmd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.315ns  (logic 4.053ns (43.510%)  route 5.262ns (56.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.636     5.691    tangerineSOCInst/SPIInst/clk50
    SLICE_X81Y133        FDRE                                         r  tangerineSOCInst/SPIInst/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y133        FDRE (Prop_fdre_C_Q)         0.456     6.147 r  tangerineSOCInst/SPIInst/mosi_reg/Q
                         net (fo=1, routed)           5.262    11.409    sdCardCmd_OBUF
    B4                   OBUF (Prop_obuf_I_O)         3.597    15.006 r  sdCardCmd_OBUF_inst/O
                         net (fo=0)                   0.000    15.006    sdCardCmd
    B4                                                                r  sdCardCmd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardCmd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.461ns  (logic 1.438ns (41.552%)  route 2.023ns (58.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.561     1.699    tangerineSOCInst/SPIInst/clk50
    SLICE_X81Y133        FDRE                                         r  tangerineSOCInst/SPIInst/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y133        FDRE (Prop_fdre_C_Q)         0.141     1.840 r  tangerineSOCInst/SPIInst/mosi_reg/Q
                         net (fo=1, routed)           2.023     3.863    sdCardCmd_OBUF
    B4                   OBUF (Prop_obuf_I_O)         1.297     5.160 r  sdCardCmd_OBUF_inst/O
                         net (fo=0)                   0.000     5.160    sdCardCmd
    B4                                                                r  sdCardCmd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardClk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.504ns  (logic 1.444ns (41.204%)  route 2.060ns (58.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.560     1.698    tangerineSOCInst/SPIInst/clk50
    SLICE_X79Y132        FDRE                                         r  tangerineSOCInst/SPIInst/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y132        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  tangerineSOCInst/SPIInst/sclk_reg/Q
                         net (fo=1, routed)           2.060     3.900    sdCardClk_OBUF
    A4                   OBUF (Prop_obuf_I_O)         1.303     5.203 r  sdCardClk_OBUF_inst/O
                         net (fo=0)                   0.000     5.203    sdCardClk
    A4                                                                r  sdCardClk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 0.096ns (2.594%)  route 3.605ns (97.406%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.701    12.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.026ns (2.202%)  route 1.155ns (97.798%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900    11.261 f  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697    13.959    clk_wiz_1Inst/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_1Inst/inst/clkf_buf/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_1Inst/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clk_wiz_0

Max Delay          1900 Endpoints
Min Delay          1900 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.527ns  (logic 0.152ns (1.213%)  route 12.375ns (98.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)        10.908    10.908    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/locked
    SLICE_X73Y157        LUT5 (Prop_lut5_I0_O)        0.152    11.060 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/fifoHidKeyboardWrEn_i_1/O
                         net (fo=1, routed)           1.466    12.527    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_14
    SLICE_X75Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.526     5.382    tangerineSOCInst/usbHostInst/clk100
    SLICE_X75Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saRowWidthReg_reg[0]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.436ns  (logic 0.448ns (3.917%)  route 10.988ns (96.083%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 f  reset_BUFG_inst/O
                         net (fo=1725, routed)        2.250    11.436    tangerineSOCInst/blitterInst/reset_BUFG
    SLICE_X46Y134        FDCE                                         f  tangerineSOCInst/blitterInst/saRowWidthReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.545     5.402    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y134        FDCE                                         r  tangerineSOCInst/blitterInst/saRowWidthReg_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saRowWidthReg_reg[11]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.436ns  (logic 0.448ns (3.917%)  route 10.988ns (96.083%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 f  reset_BUFG_inst/O
                         net (fo=1725, routed)        2.250    11.436    tangerineSOCInst/blitterInst/reset_BUFG
    SLICE_X46Y134        FDCE                                         f  tangerineSOCInst/blitterInst/saRowWidthReg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.545     5.402    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y134        FDCE                                         r  tangerineSOCInst/blitterInst/saRowWidthReg_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saRowWidthReg_reg[12]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.436ns  (logic 0.448ns (3.917%)  route 10.988ns (96.083%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 f  reset_BUFG_inst/O
                         net (fo=1725, routed)        2.250    11.436    tangerineSOCInst/blitterInst/reset_BUFG
    SLICE_X46Y134        FDCE                                         f  tangerineSOCInst/blitterInst/saRowWidthReg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.545     5.402    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y134        FDCE                                         r  tangerineSOCInst/blitterInst/saRowWidthReg_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saRowWidthReg_reg[2]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.436ns  (logic 0.448ns (3.917%)  route 10.988ns (96.083%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 f  reset_BUFG_inst/O
                         net (fo=1725, routed)        2.250    11.436    tangerineSOCInst/blitterInst/reset_BUFG
    SLICE_X46Y134        FDCE                                         f  tangerineSOCInst/blitterInst/saRowWidthReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.545     5.402    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y134        FDCE                                         r  tangerineSOCInst/blitterInst/saRowWidthReg_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saRowWidthReg_reg[5]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.436ns  (logic 0.448ns (3.917%)  route 10.988ns (96.083%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 f  reset_BUFG_inst/O
                         net (fo=1725, routed)        2.250    11.436    tangerineSOCInst/blitterInst/reset_BUFG
    SLICE_X46Y134        FDCE                                         f  tangerineSOCInst/blitterInst/saRowWidthReg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.545     5.402    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y134        FDCE                                         r  tangerineSOCInst/blitterInst/saRowWidthReg_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saRowWidthReg_reg[6]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.436ns  (logic 0.448ns (3.917%)  route 10.988ns (96.083%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 f  reset_BUFG_inst/O
                         net (fo=1725, routed)        2.250    11.436    tangerineSOCInst/blitterInst/reset_BUFG
    SLICE_X46Y134        FDCE                                         f  tangerineSOCInst/blitterInst/saRowWidthReg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.545     5.402    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y134        FDCE                                         r  tangerineSOCInst/blitterInst/saRowWidthReg_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saRowWidthReg_reg[7]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.436ns  (logic 0.448ns (3.917%)  route 10.988ns (96.083%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 f  reset_BUFG_inst/O
                         net (fo=1725, routed)        2.250    11.436    tangerineSOCInst/blitterInst/reset_BUFG
    SLICE_X46Y134        FDCE                                         f  tangerineSOCInst/blitterInst/saRowWidthReg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.545     5.402    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y134        FDCE                                         r  tangerineSOCInst/blitterInst/saRowWidthReg_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saRowWidthReg_reg[9]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.436ns  (logic 0.448ns (3.917%)  route 10.988ns (96.083%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 f  reset_BUFG_inst/O
                         net (fo=1725, routed)        2.250    11.436    tangerineSOCInst/blitterInst/reset_BUFG
    SLICE_X46Y134        FDCE                                         f  tangerineSOCInst/blitterInst/saRowWidthReg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.545     5.402    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y134        FDCE                                         r  tangerineSOCInst/blitterInst/saRowWidthReg_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/sbAddressReg_reg[11]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.436ns  (logic 0.448ns (3.917%)  route 10.988ns (96.083%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 f  reset_BUFG_inst/O
                         net (fo=1725, routed)        2.250    11.436    tangerineSOCInst/blitterInst/reset_BUFG
    SLICE_X47Y134        FDCE                                         f  tangerineSOCInst/blitterInst/sbAddressReg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        1.545     5.402    tangerineSOCInst/blitterInst/clk100
    SLICE_X47Y134        FDCE                                         r  tangerineSOCInst/blitterInst/sbAddressReg_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.678ns  (logic 0.000ns (0.000%)  route 1.678ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.678     1.678    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y135        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.851     2.248    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y135        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.678ns  (logic 0.000ns (0.000%)  route 1.678ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.678     1.678    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y135        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.851     2.248    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y135        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.678ns  (logic 0.000ns (0.000%)  route 1.678ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.678     1.678    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y135        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.851     2.248    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y135        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.678ns  (logic 0.000ns (0.000%)  route 1.678ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.678     1.678    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y135        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.851     2.248    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y135        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[3]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            tangerineSOCInst/i2sControllerInst/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.231ns (13.161%)  route 1.524ns (86.839%))
  Logic Levels:           3  (FDSE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDSE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
    SLICE_X49Y153        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           1.011     1.152    tangerineSOCInst/nekoRvInst/dout_reg[0]_4
    SLICE_X71Y122        LUT6 (Prop_lut6_I1_O)        0.045     1.197 r  tangerineSOCInst/nekoRvInst/dout[0]_i_2/O
                         net (fo=1, routed)           0.513     1.710    tangerineSOCInst/nekoRvInst/dout[0]_i_2_n_0
    SLICE_X78Y118        LUT5 (Prop_lut5_I4_O)        0.045     1.755 r  tangerineSOCInst/nekoRvInst/dout[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.755    tangerineSOCInst/i2sControllerInst/dout_reg[0]_0
    SLICE_X78Y118        FDRE                                         r  tangerineSOCInst/i2sControllerInst/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.828     2.225    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X78Y118        FDRE                                         r  tangerineSOCInst/i2sControllerInst/dout_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.000ns (0.000%)  route 1.795ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.795     1.795    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y136        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.851     2.248    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y136        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.000ns (0.000%)  route 1.795ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.795     1.795    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y136        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.851     2.248    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y136        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.000ns (0.000%)  route 1.795ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.795     1.795    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y136        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.851     2.248    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y136        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.000ns (0.000%)  route 1.795ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.795     1.795    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y136        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.851     2.248    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y136        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/sbColAdd_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.835ns  (logic 0.000ns (0.000%)  route 1.835ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.835     1.835    tangerineSOCInst/blitterInst/locked
    SLICE_X51Y135        FDRE                                         r  tangerineSOCInst/blitterInst/sbColAdd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4701, routed)        0.851     2.248    tangerineSOCInst/blitterInst/clk100
    SLICE_X51Y135        FDRE                                         r  tangerineSOCInst/blitterInst/sbColAdd_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100ps_clk_wiz_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD[16]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.390ns  (logic 1.523ns (20.608%)  route 5.867ns (79.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 10.892 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  sdramD[16] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[16]_inst/IO
    E5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sdramD_IOBUF[16]_inst/IBUF/O
                         net (fo=1, routed)           5.867     7.390    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[16]
    SLICE_X56Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.931 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.265    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.000    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.505 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.265    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.535    10.892    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X56Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/C

Slack:                    inf
  Source:                 sdramD[23]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.304ns  (logic 1.501ns (20.547%)  route 5.803ns (79.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 10.892 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  sdramD[23] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[23]_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  sdramD_IOBUF[23]_inst/IBUF/O
                         net (fo=1, routed)           5.803     7.304    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[23]
    SLICE_X58Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.931 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.265    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.000    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.505 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.265    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.535    10.892    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X58Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/C

Slack:                    inf
  Source:                 sdramD[18]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.020ns  (logic 1.541ns (21.953%)  route 5.479ns (78.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 10.892 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  sdramD[18] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[18]_inst/IO
    C1                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  sdramD_IOBUF[18]_inst/IBUF/O
                         net (fo=1, routed)           5.479     7.020    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[18]
    SLICE_X56Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.931 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.265    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.000    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.505 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.265    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.535    10.892    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X56Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/C

Slack:                    inf
  Source:                 sdramD[22]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.590ns  (logic 1.525ns (23.142%)  route 5.065ns (76.858%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 10.894 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sdramD[22] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[22]_inst/IO
    F2                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  sdramD_IOBUF[22]_inst/IBUF/O
                         net (fo=1, routed)           5.065     6.590    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[22]
    SLICE_X56Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.931 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.265    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.000    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.505 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.265    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.537    10.894    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X56Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[22]/C

Slack:                    inf
  Source:                 sdramD[21]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.522ns  (logic 1.525ns (23.391%)  route 4.996ns (76.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 10.896 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sdramD[21] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[21]_inst/IO
    E2                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  sdramD_IOBUF[21]_inst/IBUF/O
                         net (fo=1, routed)           4.996     6.522    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[21]
    SLICE_X60Y131        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.931 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.265    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.000    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.505 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.265    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.539    10.896    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X60Y131        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[21]/C

Slack:                    inf
  Source:                 sdramD[19]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.454ns  (logic 1.533ns (23.751%)  route 4.921ns (76.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 10.890 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sdramD[19] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[19]_inst/IO
    D1                   IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sdramD_IOBUF[19]_inst/IBUF/O
                         net (fo=1, routed)           4.921     6.454    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[19]
    SLICE_X63Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.931 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.265    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.000    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.505 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.265    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.533    10.890    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X63Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[19]/C

Slack:                    inf
  Source:                 sdramD[6]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.016ns  (logic 1.487ns (24.714%)  route 4.529ns (75.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 10.891 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  sdramD[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[6]_inst/IO
    P3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  sdramD_IOBUF[6]_inst/IBUF/O
                         net (fo=1, routed)           4.529     6.016    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[6]
    SLICE_X60Y123        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.931 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.265    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.000    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.505 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.265    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.534    10.891    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X60Y123        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/C

Slack:                    inf
  Source:                 sdramD[1]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.999ns  (logic 1.489ns (24.825%)  route 4.509ns (75.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 10.891 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  sdramD[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[1]_inst/IO
    N3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sdramD_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           4.509     5.999    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[1]
    SLICE_X59Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.931 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.265    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.000    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.505 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.265    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.534    10.891    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X59Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/C

Slack:                    inf
  Source:                 sdramD[0]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.488ns (25.848%)  route 4.269ns (74.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 10.875 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  sdramD[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[0]_inst/IO
    N2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sdramD_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           4.269     5.757    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[0]
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.931 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.265    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.000    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.505 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.265    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.518    10.875    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C

Slack:                    inf
  Source:                 sdramD[2]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.722ns  (logic 1.469ns (25.677%)  route 4.252ns (74.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 10.884 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  sdramD[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[2]_inst/IO
    M5                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sdramD_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           4.252     5.722    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[2]
    SLICE_X71Y130        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.931 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.265    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.000    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.505 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.265    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.356 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.527    10.884    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X71Y130        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD[15]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.263ns (20.876%)  route 0.998ns (79.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 7.780 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R25                                               0.000     0.000 r  sdramD[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[15]_inst/IO
    R25                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sdramD_IOBUF[15]_inst/IBUF/O
                         net (fo=1, routed)           0.998     1.261    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[15]
    SLICE_X36Y114        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.958 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.868    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.776    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.274 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.868    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.883     7.780    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y114        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/C

Slack:                    inf
  Source:                 sdramD[13]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.281ns  (logic 0.257ns (20.052%)  route 1.024ns (79.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 7.783 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  sdramD[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[13]_inst/IO
    T24                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sdramD_IOBUF[13]_inst/IBUF/O
                         net (fo=1, routed)           1.024     1.281    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[13]
    SLICE_X36Y110        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.958 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.868    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.776    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.274 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.868    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.886     7.783    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y110        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C

Slack:                    inf
  Source:                 sdramD[24]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.277ns (20.710%)  route 1.061ns (79.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 7.773 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K26                                               0.000     0.000 r  sdramD[24] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[24]_inst/IO
    K26                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sdramD_IOBUF[24]_inst/IBUF/O
                         net (fo=1, routed)           1.061     1.338    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[24]
    SLICE_X37Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.958 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.868    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.776    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.274 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.868    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.876     7.773    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X37Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/C

Slack:                    inf
  Source:                 sdramD[14]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.260ns (17.459%)  route 1.228ns (82.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 7.748 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  sdramD[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[14]_inst/IO
    T25                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sdramD_IOBUF[14]_inst/IBUF/O
                         net (fo=1, routed)           1.228     1.488    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[14]
    SLICE_X42Y115        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.958 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.868    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.776    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.274 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.868    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.851     7.748    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X42Y115        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/C

Slack:                    inf
  Source:                 sdramD[31]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.567ns  (logic 0.268ns (17.125%)  route 1.298ns (82.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 7.773 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J25                                               0.000     0.000 r  sdramD[31] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[31]_inst/IO
    J25                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  sdramD_IOBUF[31]_inst/IBUF/O
                         net (fo=1, routed)           1.298     1.567    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[31]
    SLICE_X36Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.958 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.868    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.776    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.274 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.868    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.876     7.773    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/C

Slack:                    inf
  Source:                 sdramD[4]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.656ns  (logic 0.283ns (17.061%)  route 1.373ns (82.939%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 7.734 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  sdramD[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[4]_inst/IO
    J1                   IBUF (Prop_ibuf_I_O)         0.283     0.283 r  sdramD_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           1.373     1.656    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[4]
    SLICE_X71Y129        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.958 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.868    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.776    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.274 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.868    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.837     7.734    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X71Y129        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[4]/C

Slack:                    inf
  Source:                 sdramD[10]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.656ns  (logic 0.269ns (16.214%)  route 1.388ns (83.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 7.780 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  sdramD[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[10]_inst/IO
    W23                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sdramD_IOBUF[10]_inst/IBUF/O
                         net (fo=1, routed)           1.388     1.656    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[10]
    SLICE_X36Y114        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.958 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.868    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.776    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.274 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.868    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.883     7.780    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y114        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C

Slack:                    inf
  Source:                 sdramD[11]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.232ns (13.180%)  route 1.530ns (86.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 7.779 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U21                                               0.000     0.000 r  sdramD[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[11]_inst/IO
    U21                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sdramD_IOBUF[11]_inst/IBUF/O
                         net (fo=1, routed)           1.530     1.762    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[11]
    SLICE_X36Y115        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.958 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.868    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.776    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.274 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.868    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.882     7.779    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y115        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C

Slack:                    inf
  Source:                 sdramD[26]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.801ns  (logic 0.233ns (12.912%)  route 1.568ns (87.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 7.773 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  sdramD[26] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[26]_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  sdramD_IOBUF[26]_inst/IBUF/O
                         net (fo=1, routed)           1.568     1.801    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[26]
    SLICE_X36Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.958 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.868    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.776    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.274 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.868    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.876     7.773    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/C

Slack:                    inf
  Source:                 sdramD[12]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.500ns fall@10.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.235ns (13.034%)  route 1.568ns (86.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 7.752 - 5.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V21                                               0.000     0.000 r  sdramD[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[12]_inst/IO
    V21                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sdramD_IOBUF[12]_inst/IBUF/O
                         net (fo=1, routed)           1.568     1.803    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[12]
    SLICE_X42Y110        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.500     5.500 r  
    U22                                               0.000     5.500 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.500    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.958 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.868    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.776    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.274 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.868    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.897 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.855     7.752    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X42Y110        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk12_clk_wiz_1

Max Delay           400 Endpoints
Min Delay           400 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.377ns  (logic 0.850ns (5.912%)  route 13.527ns (94.088%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         9.957     9.957    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X77Y157        LUT5 (Prop_lut5_I0_O)        0.152    10.109 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0/O
                         net (fo=4, routed)           1.081    11.190    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0_n_0
    SLICE_X84Y157        LUT4 (Prop_lut4_I3_O)        0.326    11.516 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[1]_i_3/O
                         net (fo=1, routed)           0.286    11.803    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[1]_i_3_n_0
    SLICE_X84Y157        LUT6 (Prop_lut6_I5_O)        0.124    11.927 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[1]_i_2/O
                         net (fo=10, routed)          1.539    13.466    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[1]_i_2_n_0
    SLICE_X88Y158        LUT6 (Prop_lut6_I5_O)        0.124    13.590 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[8]_i_2/O
                         net (fo=1, routed)           0.662    14.253    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[8]_i_2_n_0
    SLICE_X88Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.377 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[8]_i_1__0/O
                         net (fo=1, routed)           0.000    14.377    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[8]_i_1__0_n_0
    SLICE_X88Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.529     5.385    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X88Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.350ns  (logic 0.878ns (6.119%)  route 13.472ns (93.881%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         9.957     9.957    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X77Y157        LUT5 (Prop_lut5_I0_O)        0.152    10.109 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0/O
                         net (fo=4, routed)           0.790    10.899    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0_n_0
    SLICE_X84Y157        LUT6 (Prop_lut6_I2_O)        0.326    11.225 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           0.790    12.015    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X86Y157        LUT5 (Prop_lut5_I0_O)        0.124    12.139 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_12/O
                         net (fo=8, routed)           1.114    13.254    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_12_n_0
    SLICE_X88Y156        LUT6 (Prop_lut6_I0_O)        0.124    13.378 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[3]_i_2/O
                         net (fo=1, routed)           0.820    14.198    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[3]_i_2_n_0
    SLICE_X88Y155        LUT3 (Prop_lut3_I2_O)        0.152    14.350 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.350    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[3]_i_1__0_n_0
    SLICE_X88Y155        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.530     5.386    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X88Y155        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.278ns  (logic 1.078ns (7.550%)  route 13.200ns (92.450%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         9.957     9.957    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X77Y157        LUT5 (Prop_lut5_I0_O)        0.152    10.109 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0/O
                         net (fo=4, routed)           0.790    10.899    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0_n_0
    SLICE_X84Y157        LUT6 (Prop_lut6_I2_O)        0.326    11.225 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           0.790    12.015    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X86Y157        LUT5 (Prop_lut5_I4_O)        0.150    12.165 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13/O
                         net (fo=8, routed)           1.073    13.238    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13_n_0
    SLICE_X88Y156        LUT6 (Prop_lut6_I5_O)        0.326    13.564 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[2]_i_2/O
                         net (fo=1, routed)           0.590    14.154    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[2]_i_2_n_0
    SLICE_X88Y155        LUT3 (Prop_lut3_I2_O)        0.124    14.278 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    14.278    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[2]_i_1__0_n_0
    SLICE_X88Y155        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.530     5.386    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X88Y155        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.262ns  (logic 1.104ns (7.741%)  route 13.158ns (92.259%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         9.957     9.957    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X77Y157        LUT5 (Prop_lut5_I0_O)        0.152    10.109 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0/O
                         net (fo=4, routed)           0.790    10.899    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0_n_0
    SLICE_X84Y157        LUT6 (Prop_lut6_I2_O)        0.326    11.225 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           0.790    12.015    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X86Y157        LUT5 (Prop_lut5_I4_O)        0.150    12.165 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13/O
                         net (fo=8, routed)           0.858    13.024    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13_n_0
    SLICE_X88Y157        LUT6 (Prop_lut6_I0_O)        0.326    13.350 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[7]_i_2/O
                         net (fo=1, routed)           0.763    14.112    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[7]_i_2_n_0
    SLICE_X88Y156        LUT3 (Prop_lut3_I2_O)        0.150    14.262 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[7]_i_1__0/O
                         net (fo=1, routed)           0.000    14.262    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[7]_i_1__0_n_0
    SLICE_X88Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.530     5.386    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X88Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.260ns  (logic 1.104ns (7.742%)  route 13.156ns (92.258%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         9.957     9.957    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X77Y157        LUT5 (Prop_lut5_I0_O)        0.152    10.109 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0/O
                         net (fo=4, routed)           0.790    10.899    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0_n_0
    SLICE_X84Y157        LUT6 (Prop_lut6_I2_O)        0.326    11.225 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           0.790    12.015    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X86Y157        LUT5 (Prop_lut5_I4_O)        0.150    12.165 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13/O
                         net (fo=8, routed)           0.938    13.103    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13_n_0
    SLICE_X88Y157        LUT6 (Prop_lut6_I3_O)        0.326    13.429 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_7/O
                         net (fo=1, routed)           0.680    14.110    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_7_n_0
    SLICE_X88Y157        LUT3 (Prop_lut3_I2_O)        0.150    14.260 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_2/O
                         net (fo=1, routed)           0.000    14.260    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_2_n_0
    SLICE_X88Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.529     5.385    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X88Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.258ns  (logic 1.078ns (7.561%)  route 13.180ns (92.439%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         9.957     9.957    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X77Y157        LUT5 (Prop_lut5_I0_O)        0.152    10.109 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0/O
                         net (fo=4, routed)           0.790    10.899    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0_n_0
    SLICE_X84Y157        LUT6 (Prop_lut6_I2_O)        0.326    11.225 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           0.790    12.015    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X86Y157        LUT5 (Prop_lut5_I4_O)        0.150    12.165 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13/O
                         net (fo=8, routed)           0.962    13.128    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13_n_0
    SLICE_X88Y156        LUT6 (Prop_lut6_I0_O)        0.326    13.454 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[6]_i_2/O
                         net (fo=1, routed)           0.680    14.134    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[6]_i_2_n_0
    SLICE_X88Y156        LUT3 (Prop_lut3_I2_O)        0.124    14.258 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[6]_i_1__0/O
                         net (fo=1, routed)           0.000    14.258    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[6]_i_1__0_n_0
    SLICE_X88Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.530     5.386    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X88Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.171ns  (logic 0.850ns (5.998%)  route 13.321ns (94.002%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         9.957     9.957    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X77Y157        LUT5 (Prop_lut5_I0_O)        0.152    10.109 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0/O
                         net (fo=4, routed)           1.081    11.190    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0_n_0
    SLICE_X84Y157        LUT4 (Prop_lut4_I3_O)        0.326    11.516 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[1]_i_3/O
                         net (fo=1, routed)           0.286    11.803    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[1]_i_3_n_0
    SLICE_X84Y157        LUT6 (Prop_lut6_I5_O)        0.124    11.927 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[1]_i_2/O
                         net (fo=10, routed)          1.188    13.115    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[1]_i_2_n_0
    SLICE_X88Y157        LUT6 (Prop_lut6_I5_O)        0.124    13.239 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[4]_i_2/O
                         net (fo=1, routed)           0.808    14.047    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[4]_i_2_n_0
    SLICE_X88Y155        LUT3 (Prop_lut3_I2_O)        0.124    14.171 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[4]_i_1__0/O
                         net (fo=1, routed)           0.000    14.171    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[4]_i_1__0_n_0
    SLICE_X88Y155        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.530     5.386    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X88Y155        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.117ns  (logic 0.878ns (6.219%)  route 13.239ns (93.781%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.853     8.853    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/locked
    SLICE_X88Y151        LUT6 (Prop_lut6_I3_O)        0.124     8.977 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/insth[3]_i_1__0/O
                         net (fo=7, routed)           1.031    10.008    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth
    SLICE_X87Y151        LUT5 (Prop_lut5_I4_O)        0.152    10.160 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[1]_i_2/O
                         net (fo=4, routed)           0.831    10.991    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct_reg[0]_1
    SLICE_X85Y152        LUT6 (Prop_lut6_I0_O)        0.326    11.317 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_3/O
                         net (fo=2, routed)           1.240    12.557    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_3_n_0
    SLICE_X88Y152        LUT6 (Prop_lut6_I0_O)        0.124    12.681 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_5__0/O
                         net (fo=10, routed)          1.284    13.965    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_5__0_n_0
    SLICE_X93Y153        LUT3 (Prop_lut3_I0_O)        0.152    14.117 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[7]_i_1__1/O
                         net (fo=1, routed)           0.000    14.117    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[7]_i_1__1_n_0
    SLICE_X93Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.537     5.393    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X93Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.107ns  (logic 0.878ns (6.224%)  route 13.229ns (93.776%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.853     8.853    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/locked
    SLICE_X88Y151        LUT6 (Prop_lut6_I3_O)        0.124     8.977 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/insth[3]_i_1__0/O
                         net (fo=7, routed)           1.031    10.008    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth
    SLICE_X87Y151        LUT5 (Prop_lut5_I4_O)        0.152    10.160 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[1]_i_2/O
                         net (fo=4, routed)           0.831    10.991    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct_reg[0]_1
    SLICE_X85Y152        LUT6 (Prop_lut6_I0_O)        0.326    11.317 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_3/O
                         net (fo=2, routed)           1.240    12.557    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_3_n_0
    SLICE_X88Y152        LUT6 (Prop_lut6_I0_O)        0.124    12.681 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_5__0/O
                         net (fo=10, routed)          1.274    13.955    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_5__0_n_0
    SLICE_X93Y154        LUT3 (Prop_lut3_I0_O)        0.152    14.107 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_2__0/O
                         net (fo=1, routed)           0.000    14.107    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_2__0_n_0
    SLICE_X93Y154        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.537     5.393    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X93Y154        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.100ns  (logic 0.876ns (6.213%)  route 13.224ns (93.787%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.853     8.853    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/locked
    SLICE_X88Y151        LUT6 (Prop_lut6_I3_O)        0.124     8.977 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/insth[3]_i_1__0/O
                         net (fo=7, routed)           1.031    10.008    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth
    SLICE_X87Y151        LUT5 (Prop_lut5_I4_O)        0.152    10.160 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[1]_i_2/O
                         net (fo=4, routed)           0.831    10.991    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzrxct_reg[0]_1
    SLICE_X85Y152        LUT6 (Prop_lut6_I0_O)        0.326    11.317 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_3/O
                         net (fo=2, routed)           1.240    12.557    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_3_n_0
    SLICE_X88Y152        LUT6 (Prop_lut6_I0_O)        0.124    12.681 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_5__0/O
                         net (fo=10, routed)          1.269    13.950    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_5__0_n_0
    SLICE_X93Y154        LUT3 (Prop_lut3_I0_O)        0.150    14.100 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    14.100    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[3]_i_1__1_n_0
    SLICE_X93Y154        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.537     5.393    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X93Y154        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb1dm
                            (input port)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.957ns  (logic 0.301ns (15.376%)  route 1.656ns (84.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  usb1dm (INOUT)
                         net (fo=1, unset)            0.000     0.000    usb1dm_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         0.301     0.301 r  usb1dm_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.656     1.957    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb1dm_IBUF
    SLICE_X82Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.831     2.229    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X82Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmi_reg/C

Slack:                    inf
  Source:                 usb2dp
                            (input port)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/dpi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.291ns (14.839%)  route 1.673ns (85.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  usb2dp (INOUT)
                         net (fo=1, unset)            0.000     0.000    usb2dp_IOBUF_inst/IO
    D4                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  usb2dp_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.673     1.964    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/usb2dp_IBUF
    SLICE_X88Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/dpi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.843     2.240    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X88Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/dpi_reg/C

Slack:                    inf
  Source:                 usb1dp
                            (input port)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dpi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.006ns  (logic 0.300ns (14.970%)  route 1.705ns (85.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  usb1dp (INOUT)
                         net (fo=1, unset)            0.000     0.000    usb1dp_IOBUF_inst/IO
    C2                   IBUF (Prop_ibuf_I_O)         0.300     0.300 r  usb1dp_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.705     2.006    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb1dp_IBUF
    SLICE_X80Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dpi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.833     2.231    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X80Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dpi_reg/C

Slack:                    inf
  Source:                 usb2dm
                            (input port)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/dmi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.030ns  (logic 0.293ns (14.424%)  route 1.738ns (85.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  usb2dm (INOUT)
                         net (fo=1, unset)            0.000     0.000    usb2dm_IOBUF_inst/IO
    C4                   IBUF (Prop_ibuf_I_O)         0.293     0.293 r  usb2dm_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.738     2.030    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/usb2dm_IBUF
    SLICE_X88Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/dmi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.843     2.240    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X88Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/dmi_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.612ns  (logic 0.000ns (0.000%)  route 3.612ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         3.612     3.612    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/locked
    SLICE_X84Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.837     2.234    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X84Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.612ns  (logic 0.000ns (0.000%)  route 3.612ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         3.612     3.612    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/locked
    SLICE_X84Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.837     2.234    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X84Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.612ns  (logic 0.000ns (0.000%)  route 3.612ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         3.612     3.612    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/locked
    SLICE_X84Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.837     2.234    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X84Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.612ns  (logic 0.000ns (0.000%)  route 3.612ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         3.612     3.612    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/locked
    SLICE_X84Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.837     2.234    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X84Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.664ns  (logic 0.000ns (0.000%)  route 3.664ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         3.664     3.664    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/locked
    SLICE_X84Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.837     2.234    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X84Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.664ns  (logic 0.000ns (0.000%)  route 3.664ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         3.664     3.664    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/locked
    SLICE_X84Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.837     2.234    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X84Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_clk_wiz_0

Max Delay           277 Endpoints
Min Delay           277 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/vgaBlue_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.150ns  (logic 0.448ns (4.018%)  route 10.702ns (95.982%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.964    11.150    tangerineSOCInst/reset_BUFG
    SLICE_X38Y139        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.634     5.491    tangerineSOCInst/clk25
    SLICE_X38Y139        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.149ns  (logic 0.448ns (4.018%)  route 10.701ns (95.982%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.963    11.149    tangerineSOCInst/pixelGenGfxInst/reset_BUFG
    SLICE_X23Y146        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.648     5.505    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X23Y146        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[24]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.149ns  (logic 0.448ns (4.018%)  route 10.701ns (95.982%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.963    11.149    tangerineSOCInst/pixelGenGfxInst/reset_BUFG
    SLICE_X23Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.648     5.505    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X23Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/vgaBlue_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.149ns  (logic 0.448ns (4.018%)  route 10.701ns (95.982%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.963    11.149    tangerineSOCInst/reset_BUFG
    SLICE_X38Y138        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.633     5.490    tangerineSOCInst/clk25
    SLICE_X38Y138        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/vgaBlue_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.149ns  (logic 0.448ns (4.018%)  route 10.701ns (95.982%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.963    11.149    tangerineSOCInst/reset_BUFG
    SLICE_X38Y138        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.633     5.490    tangerineSOCInst/clk25
    SLICE_X38Y138        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.148ns  (logic 0.448ns (4.019%)  route 10.700ns (95.981%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.962    11.148    tangerineSOCInst/pixelGenGfxInst/reset_BUFG
    SLICE_X23Y131        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.638     5.495    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X23Y131        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[22]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/spriteGenInst/sgB_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.145ns  (logic 0.448ns (4.020%)  route 10.697ns (95.980%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.959    11.145    tangerineSOCInst/spriteGenInst/reset_BUFG
    SLICE_X41Y140        FDRE                                         r  tangerineSOCInst/spriteGenInst/sgB_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.634     5.491    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X41Y140        FDRE                                         r  tangerineSOCInst/spriteGenInst/sgB_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/spriteGenInst/sgB_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.145ns  (logic 0.448ns (4.020%)  route 10.697ns (95.980%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.959    11.145    tangerineSOCInst/spriteGenInst/reset_BUFG
    SLICE_X41Y140        FDRE                                         r  tangerineSOCInst/spriteGenInst/sgB_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.634     5.491    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X41Y140        FDRE                                         r  tangerineSOCInst/spriteGenInst/sgB_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/spriteGenInst/sgG_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.145ns  (logic 0.448ns (4.020%)  route 10.697ns (95.980%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.959    11.145    tangerineSOCInst/spriteGenInst/reset_BUFG
    SLICE_X41Y140        FDRE                                         r  tangerineSOCInst/spriteGenInst/sgG_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.634     5.491    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X41Y140        FDRE                                         r  tangerineSOCInst/spriteGenInst/sgG_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/spriteGenInst/sgG_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.145ns  (logic 0.448ns (4.020%)  route 10.697ns (95.980%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.959    11.145    tangerineSOCInst/spriteGenInst/reset_BUFG
    SLICE_X41Y140        FDRE                                         r  tangerineSOCInst/spriteGenInst/sgG_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         1.634     5.491    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X41Y140        FDRE                                         r  tangerineSOCInst/spriteGenInst/sgG_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.048ns (3.050%)  route 1.526ns (96.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.402     1.402    tangerineSOCInst/pixelGenInst/locked
    SLICE_X43Y119        LUT4 (Prop_lut4_I2_O)        0.048     1.450 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          0.124     1.574    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X42Y118        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.848     2.245    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X42Y118        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[16]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.045ns (2.763%)  route 1.584ns (97.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.332     1.332    tangerineSOCInst/pixelGenInst/locked
    SLICE_X40Y121        LUT2 (Prop_lut2_I1_O)        0.045     1.377 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.252     1.629    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X38Y121        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.876     2.273    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X38Y121        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.045ns (2.763%)  route 1.584ns (97.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.332     1.332    tangerineSOCInst/pixelGenInst/locked
    SLICE_X40Y121        LUT2 (Prop_lut2_I1_O)        0.045     1.377 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.252     1.629    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X38Y121        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.876     2.273    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X38Y121        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.045ns (2.763%)  route 1.584ns (97.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.332     1.332    tangerineSOCInst/pixelGenInst/locked
    SLICE_X40Y121        LUT2 (Prop_lut2_I1_O)        0.045     1.377 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.252     1.629    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X38Y121        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.876     2.273    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X38Y121        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.045ns (2.763%)  route 1.584ns (97.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.332     1.332    tangerineSOCInst/pixelGenInst/locked
    SLICE_X40Y121        LUT2 (Prop_lut2_I1_O)        0.045     1.377 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.252     1.629    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X38Y121        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.876     2.273    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X38Y121        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.045ns (2.760%)  route 1.586ns (97.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.332     1.332    tangerineSOCInst/pixelGenInst/locked
    SLICE_X40Y121        LUT2 (Prop_lut2_I1_O)        0.045     1.377 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.253     1.631    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X38Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.875     2.272    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X38Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.045ns (2.760%)  route 1.586ns (97.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.332     1.332    tangerineSOCInst/pixelGenInst/locked
    SLICE_X40Y121        LUT2 (Prop_lut2_I1_O)        0.045     1.377 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.253     1.631    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X38Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.875     2.272    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X38Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.045ns (2.760%)  route 1.586ns (97.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.332     1.332    tangerineSOCInst/pixelGenInst/locked
    SLICE_X40Y121        LUT2 (Prop_lut2_I1_O)        0.045     1.377 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.253     1.631    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X38Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.875     2.272    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X38Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.048ns (2.937%)  route 1.586ns (97.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.402     1.402    tangerineSOCInst/pixelGenInst/locked
    SLICE_X43Y119        LUT4 (Prop_lut4_I2_O)        0.048     1.450 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          0.184     1.634    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X43Y118        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.848     2.245    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X43Y118        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[13]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.045ns (2.664%)  route 1.644ns (97.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         1.332     1.332    tangerineSOCInst/pixelGenInst/locked
    SLICE_X40Y121        LUT2 (Prop_lut2_I1_O)        0.045     1.377 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.312     1.689    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X39Y121        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=372, routed)         0.876     2.273    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X39Y121        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk50_clk_wiz_0

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.031ns  (logic 0.448ns (4.061%)  route 10.583ns (95.939%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.845    11.031    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X78Y132        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.516     5.373    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y132        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.031ns  (logic 0.448ns (4.061%)  route 10.583ns (95.939%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.845    11.031    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X78Y132        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.516     5.373    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y132        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/spiReady_reg/S
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.031ns  (logic 0.448ns (4.061%)  route 10.583ns (95.939%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.845    11.031    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X78Y132        FDSE                                         r  tangerineSOCInst/SPIInst/spiReady_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.516     5.373    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y132        FDSE                                         r  tangerineSOCInst/SPIInst/spiReady_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.028ns  (logic 0.448ns (4.062%)  route 10.580ns (95.938%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.842    11.028    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.518     5.375    tangerineSOCInst/SPIInst/clk50
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.028ns  (logic 0.448ns (4.062%)  route 10.580ns (95.938%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.842    11.028    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.518     5.375    tangerineSOCInst/SPIInst/clk50
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.028ns  (logic 0.448ns (4.062%)  route 10.580ns (95.938%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.842    11.028    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.518     5.375    tangerineSOCInst/SPIInst/clk50
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.028ns  (logic 0.448ns (4.062%)  route 10.580ns (95.938%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.842    11.028    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.518     5.375    tangerineSOCInst/SPIInst/clk50
    SLICE_X80Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.028ns  (logic 0.448ns (4.062%)  route 10.580ns (95.938%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.842    11.028    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X81Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.518     5.375    tangerineSOCInst/SPIInst/clk50
    SLICE_X81Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.028ns  (logic 0.448ns (4.062%)  route 10.580ns (95.938%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.842    11.028    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X81Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.518     5.375    tangerineSOCInst/SPIInst/clk50
    SLICE_X81Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.028ns  (logic 0.448ns (4.062%)  route 10.580ns (95.938%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         8.020     8.020    locked
    SLICE_X87Y148        LUT1 (Prop_lut1_I0_O)        0.150     8.170 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.718     8.888    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.186 r  reset_BUFG_inst/O
                         net (fo=1725, routed)        1.842    11.028    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X81Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.518     5.375    tangerineSOCInst/SPIInst/clk50
    SLICE_X81Y134        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.543ns  (logic 0.366ns (14.395%)  route 2.177ns (85.605%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.177     2.498    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X78Y132        LUT5 (Prop_lut5_I1_O)        0.045     2.543 r  tangerineSOCInst/SPIInst/rxBuffer[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.543    tangerineSOCInst/SPIInst/rxBuffer[0]_i_1__0_n_0
    SLICE_X78Y132        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.829     2.226    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y132        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[0]/C

Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.595ns  (logic 0.411ns (15.841%)  route 2.184ns (84.159%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.079     2.400    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X80Y133        LUT3 (Prop_lut3_I2_O)        0.045     2.445 f  tangerineSOCInst/SPIInst/rxBuffer[5]_i_2__0/O
                         net (fo=2, routed)           0.105     2.550    tangerineSOCInst/SPIInst/rxBuffer[5]_i_2__0_n_0
    SLICE_X79Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.595 r  tangerineSOCInst/SPIInst/rxBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.595    tangerineSOCInst/SPIInst/rxBuffer[1]_i_1__0_n_0
    SLICE_X79Y133        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.830     2.227    tangerineSOCInst/SPIInst/clk50
    SLICE_X79Y133        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[1]/C

Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.678ns  (logic 0.411ns (15.350%)  route 2.267ns (84.650%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.079     2.400    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X80Y133        LUT3 (Prop_lut3_I2_O)        0.045     2.445 f  tangerineSOCInst/SPIInst/rxBuffer[5]_i_2__0/O
                         net (fo=2, routed)           0.188     2.633    tangerineSOCInst/SPIInst/rxBuffer[5]_i_2__0_n_0
    SLICE_X79Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.678 r  tangerineSOCInst/SPIInst/rxBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.678    tangerineSOCInst/SPIInst/rxBuffer[5]_i_1__0_n_0
    SLICE_X79Y133        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.830     2.227    tangerineSOCInst/SPIInst/clk50
    SLICE_X79Y133        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[5]/C

Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.698ns  (logic 0.411ns (15.232%)  route 2.287ns (84.768%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.078     2.399    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X82Y133        LUT2 (Prop_lut2_I0_O)        0.045     2.444 f  tangerineSOCInst/SPIInst/rxBuffer[4]_i_2__0/O
                         net (fo=2, routed)           0.210     2.653    tangerineSOCInst/SPIInst/rxBuffer[4]_i_2__0_n_0
    SLICE_X80Y133        LUT6 (Prop_lut6_I1_O)        0.045     2.698 r  tangerineSOCInst/SPIInst/rxBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.698    tangerineSOCInst/SPIInst/rxBuffer[2]_i_1__0_n_0
    SLICE_X80Y133        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.830     2.227    tangerineSOCInst/SPIInst/clk50
    SLICE_X80Y133        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[2]/C

Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.779ns  (logic 0.411ns (14.788%)  route 2.368ns (85.212%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.078     2.399    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X82Y133        LUT2 (Prop_lut2_I0_O)        0.045     2.444 f  tangerineSOCInst/SPIInst/rxBuffer[4]_i_2__0/O
                         net (fo=2, routed)           0.291     2.734    tangerineSOCInst/SPIInst/rxBuffer[4]_i_2__0_n_0
    SLICE_X80Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.779 r  tangerineSOCInst/SPIInst/rxBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.779    tangerineSOCInst/SPIInst/rxBuffer[4]_i_1__0_n_0
    SLICE_X80Y133        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.830     2.227    tangerineSOCInst/SPIInst/clk50
    SLICE_X80Y133        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[4]/C

Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.883ns  (logic 0.411ns (14.256%)  route 2.472ns (85.744%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.250     2.571    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X79Y132        LUT3 (Prop_lut3_I2_O)        0.045     2.616 f  tangerineSOCInst/SPIInst/rxBuffer[3]_i_2__0/O
                         net (fo=1, routed)           0.222     2.838    tangerineSOCInst/SPIInst/rxBuffer[3]_i_2__0_n_0
    SLICE_X79Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.883 r  tangerineSOCInst/SPIInst/rxBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.883    tangerineSOCInst/SPIInst/rxBuffer[3]_i_1__0_n_0
    SLICE_X79Y133        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.830     2.227    tangerineSOCInst/SPIInst/clk50
    SLICE_X79Y133        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[3]/C

Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.017ns  (logic 0.472ns (15.644%)  route 2.545ns (84.356%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.250     2.571    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X79Y132        LUT3 (Prop_lut3_I2_O)        0.044     2.615 f  tangerineSOCInst/SPIInst/rxBuffer[7]_i_2__0/O
                         net (fo=2, routed)           0.296     2.910    tangerineSOCInst/SPIInst/rxBuffer[7]_i_2__0_n_0
    SLICE_X79Y133        LUT6 (Prop_lut6_I1_O)        0.107     3.017 r  tangerineSOCInst/SPIInst/rxBuffer[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.017    tangerineSOCInst/SPIInst/rxBuffer[6]_i_1__0_n_0
    SLICE_X79Y133        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.830     2.227    tangerineSOCInst/SPIInst/clk50
    SLICE_X79Y133        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[6]/C

Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.280ns  (logic 0.476ns (14.514%)  route 2.804ns (85.486%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.250     2.571    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X79Y132        LUT3 (Prop_lut3_I2_O)        0.044     2.615 f  tangerineSOCInst/SPIInst/rxBuffer[7]_i_2__0/O
                         net (fo=2, routed)           0.433     3.047    tangerineSOCInst/SPIInst/rxBuffer[7]_i_2__0_n_0
    SLICE_X79Y132        LUT5 (Prop_lut5_I0_O)        0.111     3.158 r  tangerineSOCInst/SPIInst/rxBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.122     3.280    tangerineSOCInst/SPIInst/rxBuffer[7]_i_1__0_n_0
    SLICE_X78Y132        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.829     2.226    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y132        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.415ns  (logic 0.045ns (1.318%)  route 3.370ns (98.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         3.254     3.254    tangerineSOCInst/SPIInst/locked
    SLICE_X78Y133        LUT6 (Prop_lut6_I3_O)        0.045     3.299 r  tangerineSOCInst/SPIInst/dataReceived[7]_i_1/O
                         net (fo=8, routed)           0.116     3.415    tangerineSOCInst/SPIInst/dataReceived[7]_i_1_n_0
    SLICE_X78Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.830     2.227    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.415ns  (logic 0.045ns (1.318%)  route 3.370ns (98.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=228, routed)         3.254     3.254    tangerineSOCInst/SPIInst/locked
    SLICE_X78Y133        LUT6 (Prop_lut6_I3_O)        0.045     3.299 r  tangerineSOCInst/SPIInst/dataReceived[7]_i_1/O
                         net (fo=8, routed)           0.116     3.415    tangerineSOCInst/SPIInst/dataReceived[7]_i_1_n_0
    SLICE_X78Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.830     2.227    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y133        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[2]/C





