Return-Path: <linux-i3c-bounces+lists+linux-i3c=lfdr.de@lists.infradead.org>
X-Original-To: lists+linux-i3c@lfdr.de
Delivered-To: lists+linux-i3c@lfdr.de
Received: from bombadil.infradead.org (bombadil.infradead.org [IPv6:2607:7c80:54:e::133])
	by mail.lfdr.de (Postfix) with ESMTPS id 2F3106844D
	for <lists+linux-i3c@lfdr.de>; Mon, 15 Jul 2019 09:25:06 +0200 (CEST)
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;
	d=lists.infradead.org; s=bombadil.20170209; h=Sender:
	Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post:
	List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References:
	Message-ID:Subject:To:From:Date:Reply-To:Content-ID:Content-Description:
	Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:
	List-Owner; bh=dFvjXXwAPWv+1WrTfPuVGTDU821qC9bwUBsNsDR1xg4=; b=BI1PeGwzoMZFvw
	tj/Ae35kG6EW2r4qsfsJt3l6JCN1zWtgBvOUaNSnZmAR8H5RhLFifeiRa/LommxBOqXiSCnhUurOt
	trifT2bPiFJTXtPVuoGytKaykV6TJKoI9qoMwMWlE7ah8bfmTYwaBP6nEKLANapC7EYqkuEK6nHX5
	0Q7JMW5MY9lK9iX5mKuLjsFfBMuzmmKQzG0GPobg0pZiQcekShHRQtuX3MKJAQTkpLgTXqol3syOv
	JssihwOA4GdkjnvoSh9shMylHiDzbfQCb5/HV/0x8esipSSq4JbvoZpQSsl88RIUydp6ndMbFoZPo
	riYJmycU3wY/TWoGep7Q==;
Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org)
	by bombadil.infradead.org with esmtp (Exim 4.92 #3 (Red Hat Linux))
	id 1hmvM8-0001A4-Si
	for lists+linux-i3c@lfdr.de; Mon, 15 Jul 2019 07:25:04 +0000
Received: from mx0a-0014ca01.pphosted.com ([208.84.65.235])
 by bombadil.infradead.org with esmtps (Exim 4.92 #3 (Red Hat Linux))
 id 1hlsWA-0004Aj-V1
 for linux-i3c@lists.infradead.org; Fri, 12 Jul 2019 10:11:11 +0000
Received: from pps.filterd (m0042385.ppops.net [127.0.0.1])
 by mx0a-0014ca01.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id
 x6CA7TYu026389; Fri, 12 Jul 2019 03:11:00 -0700
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com;
 h=date : from : to :
 cc : subject : message-id : references : mime-version : content-type :
 in-reply-to; s=proofpoint;
 bh=lFilggBQEfx9rFcATy1Gfqh2dQxdz+fJ92B1mYGLbDA=;
 b=UXVTKU3CrbyY+e7v+cLy6ePUgLtWVydPwqpP2xNV5ApS1txWv9Xm6bpPi6hDSEQ8Faxx
 i2GBevkYhg8wVUo/2ic8hm6UVdlYu2MPzWr9uq7axELutwWSVpmP0A9ncEKOgMoxWJgE
 WUyMjFZSzd3+I2SXgp0bNz0E6WqHaZ662F85Dkg+MSPSkb6Hxm8JapzWvtUsRjIZjCXd
 e1OL5HuWI5pk65MeDWhl5qi/gh2X4u2IabrysPVQ0gBa0+V1+e6D0W3uHRIVRO8BBCnj
 t9JPVxsuQtvpiZAClymglsJENJxSBsV8R/BgkYNB1OW1CTtSVC74ynoFOk1c4ERHjxwE fA== 
Authentication-Results: cadence.com;
	spf=pass smtp.mailfrom=pgaj@cadence.com
Received: from nam01-sn1-obe.outbound.protection.outlook.com
 (mail-sn1nam01lp2058.outbound.protection.outlook.com [104.47.32.58])
 by mx0a-0014ca01.pphosted.com with ESMTP id 2tnq0m7pe1-1
 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT);
 Fri, 12 Jul 2019 03:10:59 -0700
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=Eg78/kETUi2sTH8NR4k5RRfqWAsVMT4v32b9+x2SqMdwaOQPvIt4AK/F0D+8Mx4UtD2UGG9M4z80oYjBQnxmOVUUQslyUmUWT75LM+TfAalmIgw0jLhjJbzxWmpunFRWDbLmLXFTQyu0ytge9p6TWWwuFL1gkzBq20RF/HzpiP0pgEkE6wZZSEj98alZoAM+QYhxAyOQIrviSLFlL55QF8OPRXuG0cNiC7TujBwcns26xu+KBH+ZjFyv3RFrAYHpl7RhPUOJ96IJd+aIcGSGxkOCa8Pu8Pl2RVJMcYbKtN/0GFrQAdeOy1Y5qBxXJJO1dM/8sQBRmbMIzoBBl8Z3Xw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=lFilggBQEfx9rFcATy1Gfqh2dQxdz+fJ92B1mYGLbDA=;
 b=acDxaf5SGm+4H1YrBwOufbFXeABrWoYS43Wa2PmJ07tnK4MjBaaBoH6Ig4PPkl/f3sMECxz9ZQakVv2jGgvkWlxk+SUM+sstY6cgqtzp+xWg3EfJ8f+stbNCY/AXr5+YINNCFtCKo3EAlurshyYpkPpkAM6s1tI5x/15PagT/vDuZMeP9q74ChV5M7raL2xi4x2vLr7igl7BZFtd8WrvloC2BHAEL/Sb0ymwG5WyW5NNwj5RDIYjvrD2q4GHMJw06vN8EnipXKMHUCPsBjm2Vy4jxNrm7V7CN8twq6QB2kUW1CBWvlVjV3iUHkCwR4yKmPWOphzCdpmIDYr32aTTMg==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=softfail (sender ip is
 199.43.4.28) smtp.rcpttodomain=kernel.org
 smtp.mailfrom=cadence.com;dmarc=fail (p=none sp=none pct=100) action=none
 header.from=cadence.com;dkim=none (message not signed);arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com;
 s=selector1;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=lFilggBQEfx9rFcATy1Gfqh2dQxdz+fJ92B1mYGLbDA=;
 b=ja5o/r6qBKWmhiNt4U29f5UCKXnZVHYjU+zQDGMJ4peT6crOdSfKbFXiVc7IpyAcOE88vDSKEc1h5JivPXiy1NBD8EZi7fK3JLqubcvYkHwgN3CklaEv5VRQljuABpSRlGdzGcQ2Sg24eFCuCReJsvQU01OU2LZ0qc/Es+QQndA=
Received: from BYAPR07CA0019.namprd07.prod.outlook.com (2603:10b6:a02:bc::32)
 by BY5PR07MB6514.namprd07.prod.outlook.com (2603:10b6:a03:1a7::27)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2073.10; Fri, 12 Jul
 2019 10:10:55 +0000
Received: from CO1NAM05FT051.eop-nam05.prod.protection.outlook.com
 (2a01:111:f400:7e50::208) by BYAPR07CA0019.outlook.office365.com
 (2603:10b6:a02:bc::32) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2073.10 via Frontend
 Transport; Fri, 12 Jul 2019 10:10:54 +0000
Received-SPF: SoftFail (protection.outlook.com: domain of transitioning
 cadence.com discourages use of 199.43.4.28 as permitted sender)
Received: from rmmaillnx1.cadence.com (199.43.4.28) by
 CO1NAM05FT051.mail.protection.outlook.com (10.152.96.166) with Microsoft SMTP
 Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.2052.8 via Frontend Transport; Fri, 12 Jul 2019 10:10:54 +0000
Received: from mailsj6.global.cadence.com (mailsj6.cadence.com
 [158.140.32.112])
 by rmmaillnx1.cadence.com (8.14.4/8.14.4) with ESMTP id x6CAAntf027377
 (version=TLSv1/SSLv3 cipher=AES256-SHA bits=256 verify=OK);
 Fri, 12 Jul 2019 06:10:51 -0400
X-CrossPremisesHeadersFilteredBySendConnector: mailsj6.global.cadence.com
Received: from global.cadence.com (158.140.32.37) by
 mailsj6.global.cadence.com (158.140.32.112) with Microsoft SMTP Server (TLS)
 id 15.0.1367.3; Fri, 12 Jul 2019 03:10:46 -0700
Date: Fri, 12 Jul 2019 11:10:43 +0100
From: Przemyslaw Gaj <pgaj@cadence.com>
To: Vitor Soares <Vitor.Soares@synopsys.com>
Subject: Re: [PATCH v5 4/7] i3c: Add support for mastership request to I3C
 subsystem
Message-ID: <20190712101042.GA4728@global.cadence.com>
References: <1561236905-8901-1-git-send-email-pgaj@cadence.com>
 <1561236905-8901-5-git-send-email-pgaj@cadence.com>
 <SN6PR12MB2655AA801F30D1C237C18CFAAEF00@SN6PR12MB2655.namprd12.prod.outlook.com>
 <20190711052440.GA13386@global.cadence.com>
 <SN6PR12MB2655B1D9B6F0135E84FC6D0DAEF30@SN6PR12MB2655.namprd12.prod.outlook.com>
MIME-Version: 1.0
Content-Disposition: inline
In-Reply-To: <SN6PR12MB2655B1D9B6F0135E84FC6D0DAEF30@SN6PR12MB2655.namprd12.prod.outlook.com>
User-Agent: Mutt/1.5.20 (2009-12-10)
X-Originating-IP: [158.140.32.37]
X-ClientProxiedBy: mailsj7.global.cadence.com (158.140.32.114) To
 mailsj6.global.cadence.com (158.140.32.112)
X-OrganizationHeadersPreserved: mailsj6.global.cadence.com
X-EOPAttributedMessage: 0
X-Forefront-Antispam-Report: CIP:199.43.4.28; IPV:CAL; SCL:-1; CTRY:US; EFV:NLI;
 SFV:NSPM;
 SFS:(10009020)(4636009)(39860400002)(346002)(376002)(396003)(136003)(2980300002)(189003)(199004)(36092001)(70586007)(76176011)(66066001)(8676002)(30864003)(26005)(107886003)(229853002)(4326008)(55016002)(3846002)(386003)(1076003)(53946003)(5024004)(476003)(956004)(126002)(7696005)(6116002)(53936002)(70206006)(2486003)(14444005)(47776003)(6286002)(23676004)(69596002)(6666004)(356004)(6246003)(2906002)(81166006)(68736007)(8936002)(81156014)(86362001)(54906003)(5660300002)(26826003)(58126008)(16586007)(316002)(486006)(76130400001)(53416004)(446003)(336012)(186003)(11346002)(426003)(6916009)(50466002)(16526019)(33656002)(305945005)(7736002)(478600001)(579004)(559001);
 DIR:OUT; SFP:1101; SCL:1; SRVR:BY5PR07MB6514; H:rmmaillnx1.cadence.com; FPR:;
 SPF:SoftFail; LANG:en; PTR:InfoDomainNonexistent; MX:1; A:1; 
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: db55d0da-aea1-4876-22bb-08d706b139cd
X-Microsoft-Antispam: BCL:0; PCL:0;
 RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600148)(711020)(4605104)(1401327)(2017052603328)(7193020);
 SRVR:BY5PR07MB6514; 
X-MS-TrafficTypeDiagnostic: BY5PR07MB6514:
X-Microsoft-Antispam-PRVS: <BY5PR07MB651461FEDA4F9E37FCCE470AC2F20@BY5PR07MB6514.namprd07.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:10000;
X-Forefront-PRVS: 00963989E5
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam-Message-Info: Xxb/5Oiq/NuDTfbmXi305SAd7ffWQ8HgRolGPio7L5+8THb9jTsow97pg8Bor04w2Fy+/7le7zGVySpOiA/RLRIs9QZekeMWKH+aEfX0xVB07JldM6/s/+tCFRxcr6O8HU0D0Tk4jt00KIUXllDSDKCZINnKMfDnfRdZfWbSVvai5cbqywaFWWT2k83bHE21lzKqO7T5nxau1UtI4ZBUXAXSM8xezx0h/yRmv9rF5MHW19hZedew7oQTNq8t7EtHiNr72sCeiDEX6oCqJSVET2ZuLpT1EkL+HP5KkcHICjAOo1dTvOSPT14mUBSke6gEuXfU3JzAeDOz+shcbobIellfQewxubcuAqo2e5Chw5Z7D7WCBQNHv45L67/j6SNFv3Qp7H2bwA57KK0hH5VlQJxt8bFkYn+JEcfE23uGVa0=
X-OriginatorOrg: cadence.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Jul 2019 10:10:54.1985 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: db55d0da-aea1-4876-22bb-08d706b139cd
X-MS-Exchange-CrossTenant-Id: d36035c5-6ce6-4662-a3dc-e762e61ae4c9
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=d36035c5-6ce6-4662-a3dc-e762e61ae4c9; Ip=[199.43.4.28];
 Helo=[rmmaillnx1.cadence.com]
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY5PR07MB6514
X-Proofpoint-SPF-Result: pass
X-Proofpoint-SPF-Record: v=spf1 include:spf.smktg.jp
 include:_spf.salesforce.com
 include:mktomail.com include:spf-0014ca01.pphosted.com
 include:spf.protection.outlook.com include:auth.msgapp.com
 include:spf.mandrillapp.com ~all
X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:, ,
 definitions=2019-07-12_03:, , signatures=0
X-Proofpoint-Spam-Details: rule=outbound_check_notspam policy=outbound_check
 score=0
 priorityscore=1501 malwarescore=0 suspectscore=2 phishscore=0 bulkscore=0
 spamscore=0 clxscore=1015 lowpriorityscore=0 mlxscore=0 impostorscore=0
 mlxlogscore=999 adultscore=0 classifier=spam adjust=0 reason=mlx
 scancount=1 engine=8.0.1-1810050000 definitions=main-1907120107
X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 
X-CRM114-CacheID: sfid-20190712_031107_425220_DD4AF5F4 
X-CRM114-Status: GOOD (  32.36  )
X-Spam-Score: -0.9 (/)
X-Spam-Report: SpamAssassin version 3.4.2 on bombadil.infradead.org summary:
 Content analysis details:   (-0.9 points)
 pts rule name              description
 ---- ---------------------- --------------------------------------------------
 -0.7 RCVD_IN_DNSWL_LOW      RBL: Sender listed at https://www.dnswl.org/,
 low trust [208.84.65.235 listed in list.dnswl.org]
 -0.0 SPF_PASS               SPF: sender matches SPF record
 0.0 SPF_HELO_NONE          SPF: HELO does not publish an SPF Record
 0.1 DKIM_SIGNED            Message has a DKIM or DK signature, not necessarily
 valid
 -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature
 -0.1 DKIM_VALID_EF          Message has a valid DKIM or DK signature from
 envelope-from domain
 -0.1 DKIM_VALID_AU          Message has a valid DKIM or DK signature from
 author's domain
X-Mailman-Approved-At: Mon, 15 Jul 2019 00:24:58 -0700
X-BeenThere: linux-i3c@lists.infradead.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Linux I3C <linux-i3c.lists.infradead.org>
List-Unsubscribe: <http://lists.infradead.org/mailman/options/linux-i3c>,
 <mailto:linux-i3c-request@lists.infradead.org?subject=unsubscribe>
List-Archive: <http://lists.infradead.org/pipermail/linux-i3c/>
List-Post: <mailto:linux-i3c@lists.infradead.org>
List-Help: <mailto:linux-i3c-request@lists.infradead.org?subject=help>
List-Subscribe: <http://lists.infradead.org/mailman/listinfo/linux-i3c>,
 <mailto:linux-i3c-request@lists.infradead.org?subject=subscribe>
Cc: "linux-i3c@lists.infradead.org" <linux-i3c@lists.infradead.org>,
 "agolec@cadence.com" <agolec@cadence.com>,
 "rafalc@cadence.com" <rafalc@cadence.com>,
 "bbrezillon@kernel.org" <bbrezillon@kernel.org>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Sender: "linux-i3c" <linux-i3c-bounces@lists.infradead.org>
Errors-To: linux-i3c-bounces+lists+linux-i3c=lfdr.de@lists.infradead.org

Hi Vitor,

The 07/11/2019 10:11, Vitor Soares wrote:
> EXTERNAL MAIL
> 
> 
> From: Przemyslaw Gaj <pgaj@cadence.com>
> Date: Thu, Jul 11, 2019 at 06:28:18
> 
> > Hi Vitor,
> > 
> > The 07/10/2019 18:04, Vitor Soares wrote:
> > > EXTERNAL MAIL
> > > 
> > > 
> > > From: Przemyslaw Gaj <pgaj@cadence.com>
> > > Date: Sat, Jun 22, 2019 at 21:55:02
> > > 
> > > > This patch adds support for mastership request to I3C subsystem.
> > > > 
> > > > Mastership event is enabled globally.
> > > > 
> > > > Mastership is requested automatically when device driver
> > > > tries to transfer data using master controller in slave mode.
> > > > 
> > > > There is still some limitation:
> > > > - I2C devices are registered on secondary master side if boardinfo
> > > > entry matching the info transmitted through the DEFSLVS frame.
> > > > 
> > > > Signed-off-by: Przemyslaw Gaj <pgaj@cadence.com>
> > > > 
> > > > ---
> > > > 
> > > > Main changes between v4 and v5:
> > > > - Add function to test if master owns the bus
> > > > - Add i3c_secondary_master_register() function
> > > > - Add populate_bus() hook to populate the bus after mastership takeover
> > > 
> > > For me this task is for the sub-system not the host controller.
> > > 
> > 
> > I'm not sure where device information is stored in DW controller but in CDNS
> > controller DEFSLVS frame is processed in the device and the only thing I got is
> > information that DEFSLVS came in. 
> 
> When you receive this notification you can add the device to subsystem to 
> be initialized later when get bus ownership.

I added this hook mostly because we have to lock the bus during devices
addition. If we pass DEFSLVS devices information to the system in some
structure, we should be ok. We can lock the bus in the framework and register
all the devices. But I still don't feel this is good solution, I'll have to
do the job once again which HW did before

@Boris, what do you think about that?

> 
> > I need to inform subsystem that there are new
> > device (if any).
> > I remember we talkad about that already, you have access to
> > DEFSLVS information directly, correct?
> 
> I can process it in the HC driver, but my point is that I want to rely it 
> to the subsystem the bus population with the function already present.
> 

So, do you want to pack those informations back to i3c_ccc_defslvs and pass to
the subsystem?

> > 
> > > > - Rework device information retrieval to allow adding partialy discovered
> > > > devices
> > > > 
> > > > Main changes between v3 and v4:
> > > > - Add i3c_master_acquire_bus_ownership to acquire the bus
> > > > - Refactored the code
> > > > 
> > > > Main changes between v2 and v3:
> > > > - Add i3c_bus_downgrade_maintenance_lock() for downgrading the bus
> > > > lock from maintenance to normal use
> > > > - Add additional fields to i2c_dev_desc for DEFSLVS purpose (addr, lvr)
> > > > - Add i3c_master_register_new_i2c_devs() function to register I2C devices
> > > > - Reworked I2C devices registration on secondary master side
> > > > 
> > > > Changes in v2:
> > > > - Add mastership disable event hook
> > > > - Changed name of mastership enable event hook
> > > > - Add function to test if master owns the bus
> > > > - Removed op_mode
> > > > - Changed parameter of i3c_master_get_accmst_locked, no need to
> > > > pass full i3c_device_info
> > > > - Changed name of mastership enable event hook
> > > > - Add function to test if master owns the bus
> > > > - Removed op_mode
> > > > - Changed parameter of i3c_master_get_accmst_locked, no need to
> > > > pass full i3c_device_info
> > > > - Removed redundant DEFSLVS command before GETACCMST
> > > > - Add i3c_master_bus_takeover function. There is a need to lock
> > > > the bus before adding devices and no matter of the controller
> > > > devices have to be added after mastership takeover.
> > > > - Add device registration during initialization on secondary master
> > > > side. Devices received by DEFSLVS (if occured). If not, device
> > > > initialization is deffered untill next mastership request.
> > > > ---
> > > >  drivers/i3c/device.c       |  26 ++
> > > >  drivers/i3c/internals.h    |   4 +
> > > >  drivers/i3c/master.c       | 588 ++++++++++++++++++++++++++++++++++++++-------
> > > >  include/linux/i3c/master.h |  34 ++-
> > > >  4 files changed, 563 insertions(+), 89 deletions(-)
> > > > 
> > > > diff --git a/drivers/i3c/device.c b/drivers/i3c/device.c
> > > > index 69cc040..b60f637 100644
> > > > --- a/drivers/i3c/device.c
> > > > +++ b/drivers/i3c/device.c
> > > > @@ -43,7 +43,13 @@ int i3c_device_do_priv_xfers(struct i3c_device *dev,
> > > >  	}
> > > >  
> > > >  	i3c_bus_normaluse_lock(dev->bus);
> > > > +	ret = i3c_master_acquire_bus_ownership(dev->desc->common.master);
> > > > +	if (ret)
> > > > +		goto err_unlock_bus;
> > > > +
> > > >  	ret = i3c_dev_do_priv_xfers_locked(dev->desc, xfers, nxfers);
> > > > +
> > > > +err_unlock_bus:
> > > >  	i3c_bus_normaluse_unlock(dev->bus);
> > > >  
> > > >  	return ret;
> > > > @@ -114,11 +120,17 @@ int i3c_device_enable_ibi(struct i3c_device *dev)
> > > >  	int ret = -ENOENT;
> > > >  
> > > >  	i3c_bus_normaluse_lock(dev->bus);
> > > > +	ret = i3c_master_acquire_bus_ownership(dev->desc->common.master);
> > > > +	if (ret)
> > > > +		goto err_unlock_bus;
> > > > +
> > > >  	if (dev->desc) {
> > > >  		mutex_lock(&dev->desc->ibi_lock);
> > > >  		ret = i3c_dev_enable_ibi_locked(dev->desc);
> > > >  		mutex_unlock(&dev->desc->ibi_lock);
> > > >  	}
> > > > +
> > > > +err_unlock_bus:
> > > >  	i3c_bus_normaluse_unlock(dev->bus);
> > > >  
> > > >  	return ret;
> > > > @@ -145,11 +157,17 @@ int i3c_device_request_ibi(struct i3c_device *dev,
> > > >  		return -EINVAL;
> > > >  
> > > >  	i3c_bus_normaluse_lock(dev->bus);
> > > > +	ret = i3c_master_acquire_bus_ownership(dev->desc->common.master);
> > > > +	if (ret)
> > > > +		goto err_unlock_bus;
> > > > +
> > > >  	if (dev->desc) {
> > > >  		mutex_lock(&dev->desc->ibi_lock);
> > > >  		ret = i3c_dev_request_ibi_locked(dev->desc, req);
> > > >  		mutex_unlock(&dev->desc->ibi_lock);
> > > >  	}
> > > > +
> > > > +err_unlock_bus:
> > > >  	i3c_bus_normaluse_unlock(dev->bus);
> > > >  
> > > >  	return ret;
> > > > @@ -166,12 +184,20 @@ EXPORT_SYMBOL_GPL(i3c_device_request_ibi);
> > > >   */
> > > >  void i3c_device_free_ibi(struct i3c_device *dev)
> > > >  {
> > > > +	int ret;
> > > > +
> > > >  	i3c_bus_normaluse_lock(dev->bus);
> > > > +	ret = i3c_master_acquire_bus_ownership(dev->desc->common.master);
> > > > +	if (ret)
> > > > +		goto err_unlock_bus;
> > > > +
> > > >  	if (dev->desc) {
> > > >  		mutex_lock(&dev->desc->ibi_lock);
> > > >  		i3c_dev_free_ibi_locked(dev->desc);
> > > >  		mutex_unlock(&dev->desc->ibi_lock);
> > > >  	}
> > > > +
> > > > +err_unlock_bus:
> > > >  	i3c_bus_normaluse_unlock(dev->bus);
> > > >  }
> > > >  EXPORT_SYMBOL_GPL(i3c_device_free_ibi);
> > > > diff --git a/drivers/i3c/internals.h b/drivers/i3c/internals.h
> > > > index 86b7b44..cdfc5bf 100644
> > > > --- a/drivers/i3c/internals.h
> > > > +++ b/drivers/i3c/internals.h
> > > > @@ -14,6 +14,10 @@ extern struct bus_type i3c_bus_type;
> > > >  
> > > >  void i3c_bus_normaluse_lock(struct i3c_bus *bus);
> > > >  void i3c_bus_normaluse_unlock(struct i3c_bus *bus);
> > > > +void i3c_bus_maintenance_lock(struct i3c_bus *bus);
> > > > +void i3c_bus_maintenance_unlock(struct i3c_bus *bus);
> > > 
> > > These function are static.
> > > 
> > 
> > I forgot to revert that change to previous state.
> > 
> > > > +int i3c_master_acquire_bus_ownership(struct i3c_master_controller *master);
> > > > +
> > > 
> > > What do you think to pass this logic to master.c?
> > > 
> > 
> > Isn't it there?
> 
> I meant make it static and remove its call from device.c.
> 
> > 
> > > >  
> > > >  int i3c_dev_do_priv_xfers_locked(struct i3c_dev_desc *dev,
> > > >  				 struct i3c_priv_xfer *xfers,
> > > > diff --git a/drivers/i3c/master.c b/drivers/i3c/master.c
> > > > index cbace14..3b44e66 100644
> > > > --- a/drivers/i3c/master.c
> > > > +++ b/drivers/i3c/master.c
> > > > @@ -93,6 +93,18 @@ void i3c_bus_normaluse_unlock(struct i3c_bus *bus)
> > > >  	up_read(&bus->lock);
> > > >  }
> > > >  
> > > > +/*
> > > > + * i3c_bus_downgrade_maintenance_lock - Downgrade the bus lock to normal
> > > > + * operation
> > > > + *
> > > > + * Should be called when a maintenance operation is done and normal
> > > > + * operation is planned. See i3c_bus_maintenance_lock() and
> > > > + * i3c_bus_normaluse_lock() for more details.
> > > > + */
> > > > +static void i3c_bus_downgrade_maintenance_lock(struct i3c_bus *bus)
> > > > +{
> > > > +	downgrade_write(&bus->lock);
> > > > +}
> > > >  static struct i3c_master_controller *dev_to_i3cmaster(struct device *dev)
> > > >  {
> > > >  	return container_of(dev, struct i3c_master_controller, dev);
> > > > @@ -341,6 +353,22 @@ static int i3c_device_probe(struct device *dev)
> > > >  	return driver->probe(i3cdev);
> > > >  }
> > > >  
> > > > +static int
> > > > +i3c_master_enable_mr_events_locked(struct i3c_master_controller *master)
> > > > +{
> > > > +	if (!master->ops->enable_mr_events)
> > > > +		return -ENOTSUPP;
> > > > +
> > > > +	return master->ops->enable_mr_events(master);
> > > > +}
> > > > +
> > > > +static void i3c_master_disable_mr_events(struct i3c_master_controller *master)
> > > > +{
> > > > +	if (!master->ops->disable_mr_events)
> > > > +		return;
> > > > +
> > > > +	master->ops->disable_mr_events(master);
> > > > +}
> > > 
> > > Add new line.
> > > 
> > > It is not clear to me what you expect with these functions. Do you want 
> > > to enable MR from all devices? Just some of them? How do you decide which 
> > > secondary masters are allow earn the bus ownership?
> > > 
> > 
> > We discussed this also. For now, we enable ENEC for all masters on the bus, we
> > can change it later if needed. 
> 
> I would say to expand the current ibi framework to accommodate MR and

Can you tell something more here? What benefits you see

> also add platform entry to allow secondary masters on the bus.

This is something we can consider, to select devices which can request
mastership. But I don't see the problem adding that later also.

> 
> > Also, priority level is encoded in slave address
> > so current master will give the control to the master with lower address first.
> > It shouldn't be a problem.
> 
> You can have security issues and the devices on the bus might not be 
> prepared to work in multi-master environment.

I don't get it, can you explan what do you mean? Which devices might not be
prapared to work in multi-master environment, slaves? Key feature of I3C is
multi-master capability. Mastership request should also be transparent for pure
slaves on the bus. Of course, secondary masters should work in multi-master
configuration

> 
> > 
> > > >  static int i3c_device_remove(struct device *dev)
> > > >  {
> > > >  	struct i3c_device *i3cdev = dev_to_i3cdev(dev);
> > > > @@ -462,6 +490,42 @@ static int i3c_bus_init(struct i3c_bus *i3cbus)
> > > >  	return 0;
> > > >  }
> > > >  
> > > > +static int
> > > > +i3c_master_request_mastership_locked(struct i3c_master_controller *master)
> > > > +{
> > > > +	if (WARN_ON(master->init_done &&
> > > > +	    !rwsem_is_locked(&master->bus.lock)))
> > > > +		return -EINVAL;
> > > > +
> > > > +	if (!master->ops->request_mastership)
> > > > +		return -ENOTSUPP;
> > > > +
> > > > +	return master->ops->request_mastership(master);
> > > > +}
> > > > +
> > > > +static int i3c_master_owns_bus(struct i3c_master_controller *master)
> > > > +{
> > > > +	return (master->bus.cur_master == master->this);
> > > > +}
> > > > +
> > > > +int i3c_master_acquire_bus_ownership(struct i3c_master_controller *master)
> > > > +{
> > > > +	int ret;
> > > > +
> > > > +	if (!i3c_master_owns_bus(master)) {
> > > > +		i3c_bus_normaluse_unlock(&master->bus);
> > > > +		i3c_bus_maintenance_lock(&master->bus);
> > > > +
> > > > +		ret = i3c_master_request_mastership_locked(master);
> > > > +		if (ret) {
> > > > +			i3c_bus_maintenance_unlock(&master->bus);
> > > > +			return ret;
> > > > +		}
> > > > +		i3c_bus_downgrade_maintenance_lock(&master->bus);
> > > > +	}
> > > > +
> > > > +	return 0;
> > > > +}
> > > >  static const char * const i3c_bus_mode_strings[] = {
> > > >  	[I3C_BUS_MODE_PURE] = "pure",
> > > >  	[I3C_BUS_MODE_MIXED_FAST] = "mixed-fast",
> > > > @@ -636,6 +700,22 @@ i3c_master_alloc_i2c_dev(struct i3c_master_controller *master,
> > > >  	return dev;
> > > >  }
> > > >  
> > > > +static struct i2c_dev_desc *
> > > > +i3c_master_alloc_i2c_dev_no_boardinfo(struct i3c_master_controller *master,
> > > > +				      u16 addr, u8 lvr)
> > > 
> > > u8 addr.
> > > 
> > 
> > Originaly I2C address is u16 but we can change it as we know DEFSLVS does not
> > support 10bit addresses.
> > 
> > > > +{
> > > > +	struct i2c_dev_desc *dev;
> > > > +
> > > > +	dev = kzalloc(sizeof(*dev), GFP_KERNEL);
> > > > +	if (!dev)
> > > > +		return ERR_PTR(-ENOMEM);
> > > > +
> > > > +	dev->common.master = master;
> > > > +	dev->addr = addr;
> > > > +	dev->lvr = lvr;
> > > > +
> > > > +	return dev;
> > > > +}
> > > >  static void *i3c_ccc_cmd_dest_init(struct i3c_ccc_cmd_dest *dest, u8 addr,
> > > >  				   u16 payloadlen)
> > > >  {
> > > > @@ -705,6 +785,8 @@ i3c_master_find_i2c_dev_by_addr(const struct i3c_master_controller *master,
> > > >  	struct i2c_dev_desc *dev;
> > > >  
> > > >  	i3c_bus_for_each_i2cdev(&master->bus, dev) {
> > > > +		if (!dev->boardinfo)
> > > > +			continue;
> > > >  		if (dev->boardinfo->base.addr == addr)
> > > >  			return dev;
> > > >  	}
> > > > @@ -1478,7 +1560,8 @@ i3c_master_register_new_i3c_devs(struct i3c_master_controller *master)
> > > >  		return;
> > > >  
> > > >  	i3c_bus_for_each_i3cdev(&master->bus, desc) {
> > > > -		if (desc->dev || !desc->info.dyn_addr || desc == master->this)
> > > > +		if (desc->dev || !desc->info.dyn_addr ||
> > > > +		    desc == master->this || !desc->info.pid)
> > > >  			continue;
> > > >  
> > > >  		desc->dev = kzalloc(sizeof(*desc->dev), GFP_KERNEL);
> > > > @@ -1504,6 +1587,69 @@ i3c_master_register_new_i3c_devs(struct i3c_master_controller *master)
> > > >  	}
> > > >  }
> > > >  
> > > > +static struct i2c_dev_boardinfo *
> > > > +i3c_master_find_i2c_boardinfo(const struct i3c_master_controller *master,
> > > > +			      u16 addr, u8 lvr)
> > > 
> > > Same.
> > > 
> > 
> > Same :-)
> > 
> > > > +{
> > > > +	struct i2c_dev_boardinfo *i2cboardinfo;
> > > > +
> > > > +	list_for_each_entry(i2cboardinfo, &master->boardinfo.i2c, node) {
> > > > +		if (i2cboardinfo->base.addr == addr &&
> > > > +		    i2cboardinfo->lvr == lvr)
> > > > +			return i2cboardinfo;
> > > > +	}
> > > > +
> > > > +	return NULL;
> > > > +}
> > > > +
> > > > +static void
> > > > +i3c_master_register_new_i2c_devs(struct i3c_master_controller *master)
> > > > +{
> > > > +	struct i2c_adapter *adap = i3c_master_to_i2c_adapter(master);
> > > > +	struct i2c_dev_desc *i2cdev;
> > > > +
> > > > +	if (!master->init_done)
> > > > +		return;
> > > > +
> > > > +	i3c_bus_for_each_i2cdev(&master->bus, i2cdev) {
> > > > +
> > > > +		if (i2cdev->dev)
> > > > +			continue;
> > > > +
> > > > +		if (!i2cdev->boardinfo)
> > > > +			continue;
> > > > +
> > > > +		i2cdev->dev = i2c_new_device(adap, &i2cdev->boardinfo->base);
> > > > +	}
> > > > +}
> > > > +
> > > > +static int i3c_master_get_accmst_locked(struct i3c_master_controller *master,
> > > > +					u8 addr)
> > > > +{
> > > > +	struct i3c_ccc_getaccmst *accmst;
> > > > +	struct i3c_ccc_cmd_dest dest;
> > > > +	struct i3c_ccc_cmd cmd;
> > > > +	int ret;
> > > > +
> > > > +	accmst = i3c_ccc_cmd_dest_init(&dest, addr, sizeof(*accmst));
> > > > +	if (!accmst)
> > > > +		return -ENOMEM;
> > > > +
> > > > +	i3c_ccc_cmd_init(&cmd, true, I3C_CCC_GETACCMST, &dest, 1);
> > > > +
> > > > +	ret = i3c_master_send_ccc_cmd_locked(master, &cmd);
> > > > +	if (ret)
> > > > +		goto out;
> > > > +
> > > > +	if (dest.payload.len != sizeof(*accmst))
> > > > +		ret = -EIO;
> > > > +
> > > > +out:
> > > > +	i3c_ccc_cmd_dest_cleanup(&dest);
> > > > +
> > > > +	return ret;
> > > > +}
> > > > +EXPORT_SYMBOL_GPL(i3c_master_get_accmst_locked);
> > > >  /**
> > > >   * i3c_master_do_daa() - do a DAA (Dynamic Address Assignment)
> > > >   * @master: master doing the DAA
> > > > @@ -1548,10 +1694,6 @@ static int i3c_master_set_info(struct i3c_master_controller *master,
> > > >  	if (!i3c_bus_dev_addr_is_avail(&master->bus, info->dyn_addr))
> > > >  		return -EINVAL;
> > > >  
> > > > -	if (I3C_BCR_DEVICE_ROLE(info->bcr) == I3C_BCR_I3C_MASTER &&
> > > > -	    master->secondary)
> > > > -		return -EINVAL;
> > > > -
> > > >  	if (master->this)
> > > >  		return -EINVAL;
> > > >  
> > > > @@ -1560,7 +1702,8 @@ static int i3c_master_set_info(struct i3c_master_controller *master,
> > > >  		return PTR_ERR(i3cdev);
> > > >  
> > > >  	master->this = i3cdev;
> > > > -	master->bus.cur_master = master->this;
> > > > +	if (!secondary)
> > > > +		master->bus.cur_master = master->this;
> > > >  
> > > >  	ret = i3c_master_attach_i3c_dev(master, i3cdev);
> > > >  	if (ret)
> > > > @@ -1601,37 +1744,7 @@ static void i3c_master_detach_free_devs(struct i3c_master_controller *master)
> > > >  	}
> > > >  }
> > > >  
> > > > -/**
> > > > - * i3c_master_bus_init() - initialize an I3C bus
> > > > - * @master: main master initializing the bus
> > > > - *
> > > > - * This function is following all initialisation steps described in the I3C
> > > > - * specification:
> > > > - *
> > > > - * 1. Attach I2C and statically defined I3C devs to the master so that the
> > > > - *    master can fill its internal device table appropriately
> > > > - *
> > > > - * 2. Call &i3c_master_controller_ops->bus_init() method to initialize
> > > > - *    the master controller. That's usually where the bus mode is selected
> > > > - *    (pure bus or mixed fast/slow bus)
> > > > - *
> > > > - * 3. Instruct all devices on the bus to drop their dynamic address. This is
> > > > - *    particularly important when the bus was previously configured by someone
> > > > - *    else (for example the bootloader)
> > > > - *
> > > > - * 4. Disable all slave events.
> > > > - *
> > > > - * 5. Pre-assign dynamic addresses requested by the FW with SETDASA for I3C
> > > > - *    devices that have a static address
> > > > - *
> > > > - * 6. Do a DAA (Dynamic Address Assignment) to assign dynamic addresses to all
> > > > - *    remaining I3C devices
> > > > - *
> > > > - * Once this is done, all I3C and I2C devices should be usable.
> > > > - *
> > > > - * Return: a 0 in case of success, an negative error code otherwise.
> > > > - */
> > > > -static int i3c_master_bus_init(struct i3c_master_controller *master)
> > > > +static int i3c_master_attach_static_devs(struct i3c_master_controller *master)
> > > >  {
> > > >  	enum i3c_addr_slot_status status;
> > > >  	struct i2c_dev_boardinfo *i2cboardinfo;
> > > > @@ -1640,32 +1753,24 @@ static int i3c_master_bus_init(struct i3c_master_controller *master)
> > > >  	struct i2c_dev_desc *i2cdev;
> > > >  	int ret;
> > > >  
> > > > -	/*
> > > > -	 * First attach all devices with static definitions provided by the
> > > > -	 * FW.
> > > > -	 */
> > > >  	list_for_each_entry(i2cboardinfo, &master->boardinfo.i2c, node) {
> > > >  		status = i3c_bus_get_addr_slot_status(&master->bus,
> > > >  						      i2cboardinfo->base.addr);
> > > > -		if (status != I3C_ADDR_SLOT_FREE) {
> > > > -			ret = -EBUSY;
> > > > -			goto err_detach_devs;
> > > > -		}
> > > > +		if (status != I3C_ADDR_SLOT_FREE)
> > > > +			return -EBUSY;
> > > >  
> > > >  		i3c_bus_set_addr_slot_status(&master->bus,
> > > >  					     i2cboardinfo->base.addr,
> > > >  					     I3C_ADDR_SLOT_I2C_DEV);
> > > >  
> > > >  		i2cdev = i3c_master_alloc_i2c_dev(master, i2cboardinfo);
> > > > -		if (IS_ERR(i2cdev)) {
> > > > -			ret = PTR_ERR(i2cdev);
> > > > -			goto err_detach_devs;
> > > > -		}
> > > > +		if (IS_ERR(i2cdev))
> > > > +			return PTR_ERR(i2cdev);
> > > >  
> > > >  		ret = i3c_master_attach_i2c_dev(master, i2cdev);
> > > >  		if (ret) {
> > > >  			i3c_master_free_i2c_dev(i2cdev);
> > > > -			goto err_detach_devs;
> > > > +			return ret;
> > > >  		}
> > > >  	}
> > > >  	list_for_each_entry(i3cboardinfo, &master->boardinfo.i3c, node) {
> > > > @@ -1676,27 +1781,68 @@ static int i3c_master_bus_init(struct i3c_master_controller *master)
> > > >  		if (i3cboardinfo->init_dyn_addr) {
> > > >  			status = i3c_bus_get_addr_slot_status(&master->bus,
> > > >  						i3cboardinfo->init_dyn_addr);
> > > > -			if (status != I3C_ADDR_SLOT_FREE) {
> > > > -				ret = -EBUSY;
> > > > -				goto err_detach_devs;
> > > > -			}
> > > > +			if (status != I3C_ADDR_SLOT_FREE)
> > > > +				return -EBUSY;
> > > >  		}
> > > >  
> > > >  		i3cdev = i3c_master_alloc_i3c_dev(master, &info);
> > > > -		if (IS_ERR(i3cdev)) {
> > > > -			ret = PTR_ERR(i3cdev);
> > > > -			goto err_detach_devs;
> > > > -		}
> > > > +		if (IS_ERR(i3cdev))
> > > > +			return PTR_ERR(i3cdev);
> > > >  
> > > >  		i3cdev->boardinfo = i3cboardinfo;
> > > >  
> > > >  		ret = i3c_master_attach_i3c_dev(master, i3cdev);
> > > >  		if (ret) {
> > > >  			i3c_master_free_i3c_dev(i3cdev);
> > > > -			goto err_detach_devs;
> > > > +			return ret;
> > > >  		}
> > > >  	}
> > > >  
> > > > +	return 0;
> > > > +}
> > > > +
> > > > +/**
> > > > + * i3c_master_bus_init() - initialize an I3C bus
> > > > + * @master: main master initializing the bus
> > > > + *
> > > > + * This function is following all initialisation steps described in the I3C
> > > > + * specification:
> > > > + *
> > > > + * 1. Attach I2C and statically defined I3C devs to the master so that the
> > > > + *    master can fill its internal device table appropriately
> > > > + *
> > > > + * 2. Call &i3c_master_controller_ops->bus_init() method to initialize
> > > > + *    the master controller. That's usually where the bus mode is selected
> > > > + *    (pure bus or mixed fast/slow bus)
> > > > + *
> > > > + * 3. Instruct all devices on the bus to drop their dynamic address. This is
> > > > + *    particularly important when the bus was previously configured by someone
> > > > + *    else (for example the bootloader)
> > > > + *
> > > > + * 4. Disable all slave events.
> > > > + *
> > > > + * 5. Pre-assign dynamic addresses requested by the FW with SETDASA for I3C
> > > > + *    devices that have a static address
> > > > + *
> > > > + * 6. Do a DAA (Dynamic Address Assignment) to assign dynamic addresses to all
> > > > + *    remaining I3C devices
> > > > + *
> > > > + * Once this is done, all I3C and I2C devices should be usable.
> > > > + *
> > > > + * Return: a 0 in case of success, an negative error code otherwise.
> > > > + */
> > > > +static int i3c_master_bus_init(struct i3c_master_controller *master)
> > > > +{
> > > > +	struct i3c_dev_desc *i3cdev;
> > > > +	int ret;
> > > > +
> > > > +	/*
> > > > +	 * First attach all devices with static definitions provided by the
> > > > +	 * FW.
> > > > +	 */
> > > > +	ret = i3c_master_attach_static_devs(master);
> > > > +	if (ret)
> > > > +		goto err_detach_devs;
> > > >  	/*
> > > >  	 * Now execute the controller specific ->bus_init() routine, which
> > > >  	 * might configure its internal logic to match the bus limitations.
> > > > @@ -1780,45 +1926,76 @@ i3c_master_search_i3c_dev_duplicate(struct i3c_dev_desc *refdev)
> > > >  }
> > > >  
> > > >  /**
> > > > - * i3c_master_add_i3c_dev_locked() - add an I3C slave to the bus
> > > > - * @master: master used to send frames on the bus
> > > > - * @addr: I3C slave dynamic address assigned to the device
> > > > + * i3c_master_add_i2c_dev_locked() - add an I2C slave to the bus
> > > > + * @master: master used to register I2C device
> > > > + * @addr: I2C device address
> > > > + * @lvr: legacy virtual register value
> > > >   *
> > > > - * This function is instantiating an I3C device object and adding it to the
> > > > - * I3C device list. All device information are automatically retrieved using
> > > > - * standard CCC commands.
> > > > - *
> > > > - * The I3C device object is returned in case the master wants to attach
> > > > - * private data to it using i3c_dev_set_master_data().
> > > > + * This function is instantiating an I2C device object and adding it to the
> > > > + * I2C device list.
> > > >   *
> > > >   * This function must be called with the bus lock held in write mode.
> > > >   *
> > > >   * Return: a 0 in case of success, an negative error code otherwise.
> > > >   */
> > > > -int i3c_master_add_i3c_dev_locked(struct i3c_master_controller *master,
> > > > -				  u8 addr)
> > > > +int i3c_master_add_i2c_dev_locked(struct i3c_master_controller *master,
> > > > +				  u16 addr, u8 lvr)
> > > >  {
> > > > -	struct i3c_device_info info = { .dyn_addr = addr };
> > > > -	struct i3c_dev_desc *newdev, *olddev;
> > > > -	u8 old_dyn_addr = addr, expected_dyn_addr;
> > > > -	struct i3c_ibi_setup ibireq = { };
> > > > -	bool enable_ibi = false;
> > > > +	enum i3c_addr_slot_status status;
> > > > +	struct i2c_dev_desc *i2cdev;
> > > >  	int ret;
> > > >  
> > > >  	if (!master)
> > > >  		return -EINVAL;
> > > >  
> > > > -	newdev = i3c_master_alloc_i3c_dev(master, &info);
> > > > -	if (IS_ERR(newdev))
> > > > -		return PTR_ERR(newdev);
> > > > +	status = i3c_bus_get_addr_slot_status(&master->bus,
> > > > +					      addr);
> > > > +	if (status != I3C_ADDR_SLOT_FREE)
> > > > +		return -EBUSY;
> > > >  
> > > > -	ret = i3c_master_attach_i3c_dev(master, newdev);
> > > > -	if (ret)
> > > > +	i3c_bus_set_addr_slot_status(&master->bus, addr,
> > > > +				     I3C_ADDR_SLOT_I2C_DEV);
> > > > +
> > > > +	i2cdev = i3c_master_alloc_i2c_dev_no_boardinfo(master, addr, lvr);
> > > > +
> > > > +	if (IS_ERR(i2cdev)) {
> > > > +		ret = PTR_ERR(i2cdev);
> > > > +		goto err_free_dev;
> > > > +	}
> > > > +
> > > > +	i2cdev->boardinfo = i3c_master_find_i2c_boardinfo(master, addr, lvr);
> > > > +
> > > > +	ret = i3c_master_attach_i2c_dev(master, i2cdev);
> > > > +
> > > > +	if (ret) {
> > > > +		ret = PTR_ERR(i2cdev);
> > > >  		goto err_free_dev;
> > > > +	}
> > > > +
> > > > +	return 0;
> > > > +
> > > > +err_free_dev:
> > > > +	i3c_bus_set_addr_slot_status(&master->bus, addr,
> > > > +				     I3C_ADDR_SLOT_FREE);
> > > > +	i3c_master_free_i2c_dev(i2cdev);
> > > > +
> > > > +	return ret;
> > > > +}
> > > > +EXPORT_SYMBOL_GPL(i3c_master_add_i2c_dev_locked);
> > > > +
> > > > +static int
> > > > +i3c_master_retrieve_info_and_reuse(struct i3c_master_controller *master,
> > > > +				   struct i3c_dev_desc *newdev)
> > > > +{
> > > > +	struct i3c_dev_desc *olddev;
> > > > +	u8 old_dyn_addr = newdev->info.dyn_addr, expected_dyn_addr;
> > > > +	struct i3c_ibi_setup ibireq = { };
> > > > +	bool enable_ibi = false;
> > > > +	int ret;
> > > >  
> > > >  	ret = i3c_master_retrieve_dev_info(newdev);
> > > >  	if (ret)
> > > > -		goto err_detach_dev;
> > > > +		return ret;
> > > >  
> > > >  	olddev = i3c_master_search_i3c_dev_duplicate(newdev);
> > > >  	if (olddev) {
> > > > @@ -1857,7 +2034,7 @@ int i3c_master_add_i3c_dev_locked(struct i3c_master_controller *master,
> > > >  
> > > >  	ret = i3c_master_reattach_i3c_dev(newdev, old_dyn_addr);
> > > >  	if (ret)
> > > > -		goto err_detach_dev;
> > > > +		return ret;
> > > >  
> > > >  	/*
> > > >  	 * Depending on our previous state, the expected dynamic address might
> > > > @@ -1920,6 +2097,50 @@ int i3c_master_add_i3c_dev_locked(struct i3c_master_controller *master,
> > > >  	}
> > > >  
> > > >  	return 0;
> > > > +}
> > > > +
> > > > +/**
> > > > + * i3c_master_add_i3c_dev_locked() - add an I3C slave to the bus
> > > > + * @master: master used to send frames on the bus
> > > > + * @addr: I3C slave dynamic address assigned to the device
> > > > + *
> > > > + * This function is instantiating an I3C device object and adding it to the
> > > > + * I3C device list. All device information are automatically retrieved using
> > > > + * standard CCC commands.
> > > > + *
> > > > + * The I3C device object is returned in case the master wants to attach
> > > > + * private data to it using i3c_dev_set_master_data().
> > > > + *
> > > > + * This function must be called with the bus lock held in write mode.
> > > > + *
> > > > + * Return: a 0 in case of success, an negative error code otherwise.
> > > > + */
> > > > +int i3c_master_add_i3c_dev_locked(struct i3c_master_controller *master,
> > > > +				  u8 addr)
> > > > +{
> > > > +	struct i3c_device_info info = { .dyn_addr = addr };
> > > > +	struct i3c_dev_desc *newdev;
> > > > +	int ret;
> > > > +
> > > > +	if (!master)
> > > > +		return -EINVAL;
> > > > +
> > > > +	newdev = i3c_master_alloc_i3c_dev(master, &info);
> > > > +	if (IS_ERR(newdev))
> > > > +		return PTR_ERR(newdev);
> > > > +
> > > > +	ret = i3c_master_attach_i3c_dev(master, newdev);
> > > > +	if (ret)
> > > > +		goto err_free_dev;
> > > > +
> > > > +	if (i3c_master_owns_bus(master)) {
> > > > +		ret = i3c_master_retrieve_info_and_reuse(master, newdev);
> > > > +		if (ret)
> > > > +			goto err_detach_dev;
> > > > +	} else
> > > > +		master->want_to_acquire_bus = true;
> > > > +
> > > > +	return 0;
> > > >  
> > > >  err_detach_dev:
> > > >  	if (newdev->dev && newdev->dev->desc)
> > > > @@ -2101,11 +2322,15 @@ static int i3c_master_i2c_adapter_xfer(struct i2c_adapter *adap,
> > > >  	}
> > > >  
> > > >  	i3c_bus_normaluse_lock(&master->bus);
> > > > +	ret = i3c_master_acquire_bus_ownership(master);
> > > > +	if (ret)
> > > > +		goto err_unlock_bus;
> > > >  	dev = i3c_master_find_i2c_dev_by_addr(master, addr);
> > > >  	if (!dev)
> > > >  		ret = -ENOENT;
> > > >  	else
> > > >  		ret = master->ops->i2c_xfers(dev, xfers, nxfers);
> > > > +err_unlock_bus:
> > > >  	i3c_bus_normaluse_unlock(&master->bus);
> > > >  
> > > >  	return ret ? ret : nxfers;
> > > > @@ -2144,9 +2369,12 @@ static int i3c_master_i2c_adapter_init(struct i3c_master_controller *master)
> > > >  	 * We silently ignore failures here. The bus should keep working
> > > >  	 * correctly even if one or more i2c devices are not registered.
> > > >  	 */
> > > > -	i3c_bus_for_each_i2cdev(&master->bus, i2cdev)
> > > > +	i3c_bus_for_each_i2cdev(&master->bus, i2cdev) {
> > > > +		if (!i2cdev->boardinfo)
> > > > +			continue;
> > > >  		i2cdev->dev = i2c_new_device(adap, &i2cdev->boardinfo->base);
> > > >  
> > > > +	}
> > > >  	return 0;
> > > >  }
> > > >  
> > > > @@ -2385,9 +2613,76 @@ static int i3c_master_check_ops(const struct i3c_master_controller_ops *ops)
> > > >  	     !ops->recycle_ibi_slot))
> > > >  		return -EINVAL;
> > > >  
> > > > +	/*
> > > > +	 * If mastership request is supported, we also need hooks to control
> > > > +	 * when mastership request can occur by enabling/disabling the event.
> > > > +	 */
> > > > +	if (ops->request_mastership &&
> > > > +	    (!ops->enable_mr_events || !ops->disable_mr_events))
> > > > +		return -EINVAL;
> > > >  	return 0;
> > > >  }
> > > >  
> > > > +static void i3c_master_register_new_devs(struct i3c_master_controller *master)
> > > > +{
> > > > +	/*
> > > > +	 * We can register devices received from master by DEFSLVS.
> > > > +	 */
> > > > +	i3c_bus_normaluse_lock(&master->bus);
> > > > +	i3c_master_register_new_i3c_devs(master);
> > > > +	i3c_master_register_new_i2c_devs(master);
> > > > +	i3c_bus_normaluse_unlock(&master->bus);
> > > > +}
> > > > +
> > > > +/**
> > > > + * i3c_master_bus_takeover() - register new I3C devices on bus takeover
> > > > + * @master: master used to send frames on the bus
> > > > + *
> > > > + * This function is useful when devices were not added
> > > > + * during initialization or when new device joined the bus
> > > > + * which wasn't under our control.
> > > > + */
> > > > +void i3c_master_bus_takeover(struct i3c_master_controller *master)
> > > > +{
> > > > +	struct i3c_dev_desc *i3cdev, *i3ctmp;
> > > > +	int ret;
> > > > +
> > > > +	master->want_to_acquire_bus = false;
> > > 
> > > Can you explain the usage of this variable?
> > > 
> > 
> > The idea of this was to let HC know that we want to acquire the bus after
> > ENEC(MR) received in slave mode.
> 
> With the logic that I proposed you don't need this. When received ENEC 
> you will try to get the bus ownership if HC not fully initialized or have 
> DEFSLVS to add, otherwise you don't need to get the bus ownership.

In case devices on the bus are the same, I agree. But please consider the case
when slave joins the bus (Hot-Join) and MR event is disabled for now, our
secondary master receives DEFSLVS, we add that device to the subsystem but
cannot request mastership yet. We need a flag to indicate that we should
request mastership on next ENEC(MR). It doesn't make sense to request
mastership every time when ENEC(MR) is received.

> 
> > 
> > > > +
> > > > +	if (!master->init_done)
> > > > +		return;
> > > > +
> > > > +	i3c_bus_maintenance_lock(&master->bus);
> > > > +	master->ops->populate_bus(master);
> > > > +
> > > > +	list_for_each_entry_safe(i3cdev, i3ctmp, &master->bus.devs.i3c,
> > > > +				 common.node) {
> > > > +		if (i3cdev->info.pid)
> > > > +			continue;
> > > > +
> > > > +		ret = i3c_master_retrieve_info_and_reuse(master, i3cdev);
> > > > +		if (ret) {
> > > > +			if (i3cdev->dev && i3cdev->dev->desc)
> > > > +				i3cdev->dev->desc = NULL;
> > > > +
> > > > +			i3c_master_detach_i3c_dev(i3cdev);
> > > > +		}
> > > > +	}
> > > > +
> > > > +	/*
> > > > +	 * If current master finished bus initialization properly, we can
> > > > +	 * enable Mastership event.
> > > > +	 */
> > > > +	ret = i3c_master_enable_mr_events_locked(master);
> > > > +	if (ret)
> > > > +		dev_warn(&master->dev, "ENEC(MR) failed (ret = %i)", ret);
> > > > +
> > > > +	i3c_bus_maintenance_unlock(&master->bus);
> > > > +
> > > > +	i3c_master_register_new_devs(master);
> > > > +}
> > > > +EXPORT_SYMBOL_GPL(i3c_master_bus_takeover);
> > > > +
> > > >  /**
> > > >   * i3c_master_init() - initializes all the structures required by I3C master
> > > >   * @master: master used to send frames on the bus
> > > > @@ -2417,9 +2712,6 @@ int i3c_master_init(struct i3c_master_controller *master,
> > > >  	struct i2c_dev_boardinfo *i2cbi;
> > > >  	int ret;
> > > >  
> > > > -	/* We do not support secondary masters yet. */
> > > > -	if (secondary)
> > > > -		return -ENOTSUPP;
> > > >  
> > > >  	ret = i3c_master_check_ops(ops);
> > > >  	if (ret)
> > > > @@ -2432,6 +2724,7 @@ int i3c_master_init(struct i3c_master_controller *master,
> > > >  	master->dev.release = i3c_masterdev_release;
> > > >  	master->ops = ops;
> > > >  	master->secondary = secondary;
> > > > +	master->want_to_acquire_bus = secondary;
> > > >  	INIT_LIST_HEAD(&master->boardinfo.i2c);
> > > >  	INIT_LIST_HEAD(&master->boardinfo.i3c);
> > > >  
> > > > @@ -2488,6 +2781,92 @@ void i3c_master_cleanup(struct i3c_master_controller *master)
> > > >  EXPORT_SYMBOL_GPL(i3c_master_cleanup);
> > > >  
> > > >  /**
> > > > + * i3c_secondary_master_register() - register an secondary I3C master
> > > > + * @master: master used to send frames on the bus
> > > > + * @info: master info, describes this device
> > > > + *
> > > > + * This function takes care of everything for you:
> > > > + *
> > > > + * - updates this master info
> > > > + * - registers the I2C adapter
> > > > + * - if possible, populates the bus with devices received by DEFSLVS
> > > > + *   command
> > > > + *
> > > > + * Return: 0 in case of success, a negative error code otherwise.
> > > > + */
> > > > +int i3c_secondary_master_register(struct i3c_master_controller *master,
> > > > +				  struct i3c_device_info *info)
> > > > +{
> > > > +	int ret;
> > > > +
> > > > +	ret = i3c_master_set_info(master, info, master->secondary);
> > > > +	if (ret)
> > > > +		return ret;
> > > > +
> > > > +	ret = master->ops->bus_init(master);
> > > > +	if (ret)
> > > > +		return ret;
> > > 
> > > At this point you don't have enough information to do the bus 
> > > initialization.
> > > 
> > 
> > Actually, current ->bus_init() implementations (in CDNS and DW) does not
> > initialize the bus. We are just setting the mode, configuring some init values
> > in the registers and enabling the core. Maybe we should rename it?
> 
> The name for me its ok. My point was that when you call 
> i3c_secondary_master_register() in CDNS you don't have yet DEFSLVS 
> information.

It depends. When current master did not initialize the bus yet, this is true.
But when master and the bus are already initialized, I have DEFSLVS. Different
story is that devices aren't added to the subsystem yet. So what I have do in
that case is to enable to let HC operate and populate the bus later (using
->populate_bus() hook)

> 
> > 
> > > > +
> > > > +	ret = device_add(&master->dev);
> > > > +	if (ret)
> > > > +		return -1;
> > > > +
> > > > +	/*
> > > > +	 * Expose our I3C bus as an I2C adapter so that I2C devices are exposed
> > > > +	 * through the I2C subsystem.
> > > > +	 */
> > > > +	ret = i3c_master_i2c_adapter_init(master);
> > > > +	if (ret)
> > > > +		goto err_del_dev;
> > > > +
> > > > +	i3c_bus_maintenance_lock(&master->bus);
> > > > +	/*
> > > > +	 * If possible, request mastership and try to populate the bus.
> > > > +	 */
> > > > +	ret = i3c_master_request_mastership_locked(master);
> > > > +	if (ret)
> > > > +		dev_warn(&master->dev,
> > > > +			 "Mastership failed at init time (ret = %i)", ret);
> > > > +
> > > > +	/*
> > > > +	 * No matter if mastership takeover passed or not, add partialy
> > > > +	 * discovered devices. We can register them when ENEC(MR) is enabled.
> > > > +	 */
> > > > +	master->ops->populate_bus(master);
> > > > +
> > > > +	i3c_bus_maintenance_unlock(&master->bus);
> > > > +
> > > > +	/*
> > > > +	 * We're done initializing the bus and the controller, we can now
> > > > +	 * register I3C devices obtained by DEFSLVS.
> > > > +	 */
> > > > +	master->init_done = true;
> > > > +	i3c_master_register_new_devs(master);
> > > > +
> > > > +	/*
> > > > +	 * If we are owning the bus, enable ENEC(MR) to let other masters
> > > > +	 * initialize their bus.
> > > > +	 */
> > > > +	if (i3c_master_owns_bus(master)) {
> > > > +		i3c_bus_maintenance_lock(&master->bus);
> > > > +		ret = i3c_master_enable_mr_events_locked(master);
> > > > +		i3c_bus_maintenance_unlock(&master->bus);
> > > > +		if (ret)
> > > > +			dev_warn(&master->dev,
> > > > +				 "ENEC(MR) failed (ret = %i)", ret);
> > > > +	}
> > > > +
> > > > +
> > > > +	return 0;
> > > > +
> > > > +err_del_dev:
> > > > +	device_del(&master->dev);
> > > > +
> > > > +	return ret;
> > > > +}
> > > > +EXPORT_SYMBOL_GPL(i3c_secondary_master_register);
> > > > +
> > > > +/**
> > > >   * i3c_master_register() - register an primary I3C master
> > > >   * @master: master used to send frames on the bus
> > > >   * @info: master info, describes this device
> > > > @@ -2509,7 +2888,6 @@ int i3c_master_register(struct i3c_master_controller *master,
> > > >  	ret = i3c_master_set_info(master, info, master->secondary);
> > > >  	if (ret)
> > > >  		return ret;
> > > > -
> > > >  	ret = i3c_master_bus_init(master);
> > > >  	if (ret)
> > > >  		return ret;
> > > > @@ -2535,6 +2913,16 @@ int i3c_master_register(struct i3c_master_controller *master,
> > > >  	i3c_master_register_new_i3c_devs(master);
> > > >  	i3c_bus_normaluse_unlock(&master->bus);
> > > >  
> > > > +	/*
> > > > +	 * Enable ENEC(MR) and let other masters request mastership
> > > > +	 * and initialize their bus.
> > > > +	 */
> > > > +	i3c_bus_maintenance_lock(&master->bus);
> > > > +	ret = i3c_master_enable_mr_events_locked(master);
> > > > +	i3c_bus_maintenance_unlock(&master->bus);
> > > > +	if (ret)
> > > > +		dev_warn(&master->dev, "ENEC(MR) failed (ret = %i)", ret);
> > > > +
> > > >  	return 0;
> > > >  
> > > >  err_del_dev:
> > > > @@ -2548,6 +2936,29 @@ int i3c_master_register(struct i3c_master_controller *master,
> > > >  EXPORT_SYMBOL_GPL(i3c_master_register);
> > > >  
> > > >  /**
> > > > + * i3c_master_mastership_ack() - acknowledges bus takeover.
> > > > + * @master: master used to send frames on the bus
> > > > + * @addr: I3C device address
> > > > + *
> > > > + * This function acknowledges bus takeover.
> > > > + *
> > > > + * Return: 0 in case of success, a negative error code otherwise.
> > > > + */
> > > > +int i3c_master_mastership_ack(struct i3c_master_controller *master,
> > > > +			      u8 addr)
> > > > +{
> > > > +	int ret;
> > > > +
> > > > +	i3c_bus_maintenance_lock(&master->bus);
> > > > +	ret = i3c_master_get_accmst_locked(master, addr);
> > > > +	i3c_bus_maintenance_unlock(&master->bus);
> > > > +
> > > > +	return ret;
> > > > +}
> > > > +EXPORT_SYMBOL_GPL(i3c_master_mastership_ack);
> > > > +
> > > > +
> > > > +/**
> > > >   * i3c_master_unregister() - unregister an I3C master
> > > >   * @master: master used to send frames on the bus
> > > >   *
> > > > @@ -2557,6 +2968,9 @@ EXPORT_SYMBOL_GPL(i3c_master_register);
> > > >   */
> > > >  int i3c_master_unregister(struct i3c_master_controller *master)
> > > >  {
> > > > +	i3c_bus_maintenance_lock(&master->bus);
> > > > +	i3c_master_disable_mr_events(master);
> > > > +	i3c_bus_maintenance_unlock(&master->bus);
> > > >  	i3c_master_i2c_adapter_cleanup(master);
> > > >  	i3c_master_unregister_i3c_devs(master);
> > > >  	i3c_master_bus_cleanup(master);
> > > > diff --git a/include/linux/i3c/master.h b/include/linux/i3c/master.h
> > > > index e089771..6ac9b46 100644
> > > > --- a/include/linux/i3c/master.h
> > > > +++ b/include/linux/i3c/master.h
> > > > @@ -421,6 +421,26 @@ struct i3c_bus {
> > > >   *		      for a future IBI
> > > >   *		      This method is mandatory only if ->request_ibi is not
> > > >   *		      NULL.
> > > > + * @request_mastership: requests bus mastership. Mastership is requested
> > > > + *                      automatically when device driver wants to transfer
> > > > + *                      data using a master that does not currently
> > > > + *                      owns the bus.
> > > > + * @enable_mr_events: enable the Mastership event. Master driver can prepare
> > > > + *                    its internal state to be ready for incoming mastership
> > > > + *                    requests and then should send ENEC(MR) command to let
> > > > + *                    other masters take control over the bus.
> > > > + * @disable_mr_events: disable the Mastership event. Master driver should
> > > > + *                     immediately send DISEC(MR) command and can perform other
> > > > + *                     operations. For example, recycle IBI slot if used before
> > > > + *                     for MR event.
> > > > + * @populate_pus: populates the bus. Called after bus takeover. Secondary
> > > > + *                master can't perform DAA procedure. This function allows to
> > > > + *                update devices received from previous bus owner in DEFSLVS
> > > > + *                command. Useful also when new device joins the bus controlled
> > > > + *                by secondary master, main master will be able to add
> > > > + *                this device after mastership takeover. Driver should also
> > > > + *		  update bus mode when I2C device is on the bus.
> > > > + *
> > > >   */
> > > >  struct i3c_master_controller_ops {
> > > >  	int (*bus_init)(struct i3c_master_controller *master);
> > > > @@ -447,6 +467,10 @@ struct i3c_master_controller_ops {
> > > >  	int (*disable_ibi)(struct i3c_dev_desc *dev);
> > > >  	void (*recycle_ibi_slot)(struct i3c_dev_desc *dev,
> > > >  				 struct i3c_ibi_slot *slot);
> > > > +	int (*request_mastership)(struct i3c_master_controller *master);
> > > > +	int (*enable_mr_events)(struct i3c_master_controller *master);
> > > > +	int (*disable_mr_events)(struct i3c_master_controller *master);
> > > > +	int (*populate_bus)(struct i3c_master_controller *master);
> > > >  };
> > > >  
> > > >  /**
> > > > @@ -488,6 +512,7 @@ struct i3c_master_controller {
> > > >  	} boardinfo;
> > > >  	struct i3c_bus bus;
> > > >  	struct workqueue_struct *wq;
> > > > +	bool want_to_acquire_bus;
> > > >  };
> > > >  
> > > >  /**
> > > > @@ -526,6 +551,8 @@ int i3c_master_defslvs_locked(struct i3c_master_controller *master);
> > > >  int i3c_master_get_free_addr(struct i3c_master_controller *master,
> > > >  			     u8 start_addr);
> > > >  
> > > > +int i3c_master_add_i2c_dev_locked(struct i3c_master_controller *master,
> > > > +				  u16 addr, u8 lvr);
> > > >  int i3c_master_add_i3c_dev_locked(struct i3c_master_controller *master,
> > > >  				  u8 addr);
> > > >  int i3c_master_do_daa(struct i3c_master_controller *master);
> > > > @@ -535,9 +562,14 @@ int i3c_master_init(struct i3c_master_controller *master,
> > > >  		    const struct i3c_master_controller_ops *ops,
> > > >  		    bool secondary);
> > > >  void i3c_master_cleanup(struct i3c_master_controller *master);
> > > > +int i3c_secondary_master_register(struct i3c_master_controller *master,
> > > > +				  struct i3c_device_info *info);
> > > >  int i3c_master_register(struct i3c_master_controller *master,
> > > >  			struct i3c_device_info *info);
> > > >  int i3c_master_unregister(struct i3c_master_controller *master);
> > > > +int i3c_master_mastership_ack(struct i3c_master_controller *master,
> > > > +			      u8 addr);
> > > > +void i3c_master_bus_takeover(struct i3c_master_controller *master);
> > > >  int i3c_bus_set_mode(struct i3c_bus *i3cbus, enum i3c_bus_mode mode);
> > > >  
> > > >  /**
> > > > @@ -648,7 +680,5 @@ void i3c_master_queue_ibi(struct i3c_dev_desc *dev, struct i3c_ibi_slot *slot);
> > > >  
> > > >  struct i3c_ibi_slot *i3c_master_get_free_ibi_slot(struct i3c_dev_desc *dev);
> > > >  
> > > > -void i3c_bus_maintenance_lock(struct i3c_bus *bus);
> > > > -void i3c_bus_maintenance_unlock(struct i3c_bus *bus);
> > > >  
> > > >  #endif /* I3C_MASTER_H */
> > > > -- 
> > > > 2.4.5
> > > 
> > > In generally I found this intrusive for the current eco system.
> > > 
> > > I propose the following:
> > > 1 - Keep the function i3c_master_register() as is and go out before 
> > 
> > We had that version previously. We decided to split it.
> 
> You just need to split the secondary master part from it. So you can go 
> out before i3c_master_bus_init() and keep the same function.

We discussed that with Boris and we decided to split this function in this
version to make things clear.

> 
> Them use i3c_secondary_master_register() when received DEFSLVS or ENEC 
> MR.

It is also possible that our controller received DA and DEFSLVS even before
master registration. We should try to register that, this is something I'm
testing in my scenarios.

> 
> > 
> > > i3c_master_bus_init() if secondary master.
> > > @Boris Brezillon is it possible to replace device_initialize() device_add() with device_register()?
> > > 
> > > 2 - When received DEFSLVS commands add devices to a link list like 
> > > boardinfo.
> > 
> > If DEFSLVS received devices are partialy added at init time.
> > 
> > >   Get bus ownership if there is DEFSLVS to add or secondary master not 
> > > initialized. 
> > > 
> > > 3 - When received ENEC MR
> > 
> > I thought it works like that :-) When ENEC(MR) received, HC driver adds devices
> > from DEFSLVS frame,
> 
> Yes, but in your case the logic is in HC. Let the subsystem do that task 
> when you switch the role.
> I think you did that in v1 or v2.

True, but we also decided to do this in HC. We didn't want to standarize events
yet.

> 
> > 
> > >   Get bus ownership if there is DEFSLVS to add or secondary master not 
> > > initialized.
> > > 
> > > 4 - When secondary master became current master.
> > 
> > and calls i3c_master_bus_takeover() to let subsystem gather device information
> > and register them.
> 
> It  is not clear to me if it is already the current master.

Bus takeover should be performed right after we got the control over the bus. I
don't know how to make is simpler.

> 
> > 
> > >   Attach new devices to the host controller and retrieve device info 
> > > (same logic as in i3c_master_add_i3c_dev_locked).
> > > 
> > > With this approach on HC side you just need to add the secondary master 
> > > stuff without changing the current code and leave for the subsystem the 
> > > responsible to manage all these secondary master task.
> > 
> > This may be difficult for some controllers, depends where DEFSLVS device
> > information is stored.
> 
> That is the main reason I want pass DEFSLVS to a list in the subsystem.
> I think it will be common to everyone receive a notification that DEFSLVS 
> arrived.

As I said before, I'm not sure if this is good idea or not. We are registering
the devices in HC drivers after DAA using i3c_master_add_i3c_dev_locked() and
this isn't the issue. I wonder why it could be the problem here. The
difference here is only the source of the devices, not DAA but DEFSLVS.

> 
> > I also cannot find information about that part in
> > MIPI I3C HCI specification. This part can be vendor specific. What do you
> > think?
> 
> It is not defined int v1.0

I see now that HCI spec does not cover secondary master functionality at all.

> 
> > 
> > > 
> > > Let me know if this works for you.
> > > 
> > > 
> > > Best regards,
> > > Vitor Soares
> > 
> > -- 
> > -- 
> > Przemyslaw Gaj
> 
> Best regards,
> Vitor Soares
> 
> 

-- 
-- 
Przemyslaw Gaj

_______________________________________________
linux-i3c mailing list
linux-i3c@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-i3c
