onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/clk_100MHz
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/clk_500MHz
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/rst
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/pixel_valid
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/pixel_ready
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/pixel_data
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/weight_valid
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/weight_ready
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/weight_data
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/config_valid
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/config_accept
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/config_data
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/result_valid
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/result_accept
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/result_data
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/job_start
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/job_accept
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/job_fetch_request
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/job_fetch_ack
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/job_fetch_complete
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/job_complete
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/job_complete_ack
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/fd
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/fd0
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/kernel_group_cfg
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/weight
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/ce_mode
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/ce_wht_selector
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/i
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/j
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/k
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/n
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/a
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/b
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/n0
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/n1
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/z
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/i0
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/y
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/output_conv_row
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/output_conv_col
add wave -noupdate -group testbench /testbench/i0_test_0_wrapper/output_conv_depth
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/clk_if
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/clk_core
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/rst
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_start
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_accept
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_parameters
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_fetch_request
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_fetch_ack
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_fetch_complete
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_complete
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_complete_ack
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_in_valid
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_in_ready
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_in_data
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_out_valid
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_out_ready
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_out_data
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/config_valid
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/config_accept
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/config_data
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/weight_valid
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/weight_ready
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/weight_data
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/result_valid
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/result_accept
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/result_data
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pixel_valid
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pixel_ready
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pixel_data
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_fetch_in_progress
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_accept_w
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_accept_r
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/gray_code
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_wren
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_rden
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_empty
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_count
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce_execute
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/input_row
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/input_col
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/row_matric_wrAddr
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/num_input_cols_cfg
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/num_input_rows_cfg
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_full_count_cfg
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/kernel_full_count_cfg
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/kernel_group_cfg
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pix_seq_bram_rden
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pix_seq_bram_wrAddr
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pix_seq_bram_rdAddr
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pix_seq_bram_dout
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/kernel_config_valid
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/config_mode
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cycle_counter
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce0_pixel_dataout_valid
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce1_pixel_dataout_valid
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/next_kernel
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/last_kernel
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/quad_wht_ctrl_state
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/state
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/wht_seq_addr0
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/wht_seq_addr1
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce_wht_table_dout_valid
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/wht_config_wren
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/relu_cfg
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/idx
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pipeline_flushed
add wave -noupdate -group cnn_accel_quad /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/wht_sequence_selector
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/clk}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/rst}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/input_row}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/input_col}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/state}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/gray_code}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/row_matric}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_wrAddr}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr}
add wave -noupdate -group awe_0_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/clk}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/rst}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/input_row}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/input_col}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/state}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/gray_code}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/row_matric}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_wrAddr}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr}
add wave -noupdate -group awe_1_row_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/rst}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/clk}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/clk_5x}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/new_map}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/kernal_window_size}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/mode}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/cascade_datain}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/cascade_carryin}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/cascade_datain_valid}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce0_pixel_valid}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce0_pixel_datain}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce1_pixel_valid}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce1_pixel_datain}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce0_weight_valid}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce0_weight_datain}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce1_weight_valid}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce1_weight_datain}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/dataout_valid}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/dataout_c}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/dataout_p}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/cascade_dataout_valid}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/cascade_carryout}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/cascade_dataout}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce0_pixel_datain_upper}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce0_pixel_valid_upper}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce0_pixel_datain_lower}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce0_pixel_valid_lower}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce0_weight_datain_upper}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce0_weight_valid_upper}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce0_weight_datain_lower}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce0_weight_valid_lower}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce1_pixel_datain_upper}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce1_pixel_valid_upper}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce1_pixel_datain_lower}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce1_pixel_valid_lower}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce1_weight_datain_upper}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce1_weight_valid_upper}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce1_weight_datain_lower}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce1_weight_valid_lower}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce0_cascade_dataout_valid}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce0_cascade_carryout}
add wave -noupdate -group awe_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/ce0_cascade_dataout}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/rst}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/clk}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/clk_5x}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/new_map}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/kernal_window_size}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_datain}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_carryin}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_datain_valid}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_valid_upper}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_datain_upper}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_valid_lower}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_datain_lower}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_datain_upper}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_valid_upper}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_datain_lower}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_valid_lower}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_valid}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_p}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_c}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_dataout}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_carryout}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_dataout_valid}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/A0}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/B0}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C0}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/A1}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/B1}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C1}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/P0_IN}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C0_IN}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/P1_IN}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C1_IN}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PRODUCT0}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRY0}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PRODUCT1}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRY1}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/OPMODE_0}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/OPMODE_1}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/ALUMODE_0}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/ALUMODE_1}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRYCASCOUT0}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PCOUT0}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/BCOUT0}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/BCOUT1}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_valid_w}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/count}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/preg_rst}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/state}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/min_max_pixel_value_of_input_w}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pipe_delay}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pipe_delay_convolution}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/kernal_window_size_reg}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode_reg}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/start_flag}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_0}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_1}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_2}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_3}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_0}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_1}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_2}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_3}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_0}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_1}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_2}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_3}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_0}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_1}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_2}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_3}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_dataout}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_dataout}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_dataout}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_dataout}
add wave -noupdate -group awe_ce_dsp_upper {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/i}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/rst}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/clk}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/clk_5x}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/new_map}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/kernal_window_size}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_datain}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_carryin}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_datain_valid}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_valid_upper}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_datain_upper}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_valid_lower}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_datain_lower}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_datain_upper}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_valid_upper}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_datain_lower}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_valid_lower}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_valid}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_p}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_c}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_dataout}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_carryout}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_dataout_valid}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/A0}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/B0}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C0}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/A1}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/B1}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C1}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/P0_IN}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C0_IN}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/P1_IN}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C1_IN}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PRODUCT0}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRY0}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PRODUCT1}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRY1}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/OPMODE_0}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/OPMODE_1}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/ALUMODE_0}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/ALUMODE_1}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRYCASCOUT0}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PCOUT0}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/BCOUT0}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/BCOUT1}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_valid_w}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/count}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/preg_rst}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/state}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/min_max_pixel_value_of_input_w}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay_convolution}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/start_flag}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_0}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_1}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_2}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_3}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_0}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_1}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_2}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_3}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_0}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_1}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_2}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_3}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_0}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_1}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_2}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_3}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_dataout}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_dataout}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_dataout}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_dataout}
add wave -noupdate -group awe_ce_dsps_lower {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/i}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/clk}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/rst}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/config_mode}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/job_accept}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/next_kernel}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/last_kernel}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_config_valid}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_config_wren}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_config_data}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_seq_addr0}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_seq_addr1}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/ce_execute}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/ce_cycle_counter}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/output_stride}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout_valid}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addrA}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addrA_cfg}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addr0_w}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addr0}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addr1_w}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addr1}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_group}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_count}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_rden}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/next_kernel_d}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout0}
add wave -noupdate -group wht_table_top {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout1}
add wave -noupdate -group prefetch_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/wr_clk}
add wave -noupdate -group prefetch_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/rd_clk}
add wave -noupdate -group prefetch_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/din}
add wave -noupdate -group prefetch_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/wr_en}
add wave -noupdate -group prefetch_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/rd_en}
add wave -noupdate -group prefetch_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/dout}
add wave -noupdate -group prefetch_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/full}
add wave -noupdate -group prefetch_buffer {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/empty}
add wave -noupdate -group prefetch_buffer_1 {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/wr_clk}
add wave -noupdate -group prefetch_buffer_1 {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/rd_clk}
add wave -noupdate -group prefetch_buffer_1 {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/din}
add wave -noupdate -group prefetch_buffer_1 {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/wr_en}
add wave -noupdate -group prefetch_buffer_1 {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/rd_en}
add wave -noupdate -group prefetch_buffer_1 {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/dout}
add wave -noupdate -group prefetch_buffer_1 {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/full}
add wave -noupdate -group prefetch_buffer_1 {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/empty}
add wave -noupdate /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_dataout
add wave -noupdate /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/cycle_counter_d
add wave -noupdate /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_col_d
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/clk}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/rst}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_row}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_col}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/state}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/gray_code}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_move_one_row_down}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_move_one_row_down}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_wrAddr}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter_incr}
add wave -noupdate -group awe_0_row_buffers_a {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter_incr}
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/clk
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_cols
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/convolution_stride
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_rows
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/kernel_size
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_start
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_accept
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_request
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_in_progress
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_ack
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_complete
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_ack
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/state
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_row
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_col
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_stride
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_empty
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_rden
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_full_count
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/gray_code
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric_wrAddr
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/cycle_counter
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_awe_ce1_cyc_counter
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden
add wave -noupdate -expand -group bram_cntrl -radix unsigned /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rdAddr
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_kernel
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/move_one_row_down
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_kernel
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pipeline_flushed
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/wht_sequence_selector
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute_d
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute_w
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_count
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_r
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_full_count
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_d
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_acked
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_acked
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_row
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_col
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_col_d
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/cycle_counter_d
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_rows
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_cols
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/return_state
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/graycode_r
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/idx
add wave -noupdate -expand -group bram_cntrl /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_count
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/clk}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/rst}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_row}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_col}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/convolution_stride}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/state}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/gray_code}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_move_one_row_down}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_move_one_row_down}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_wrAddr}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename_d}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout}
add wave -noupdate -group awe_0_row_buffers_b -radix decimal {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce0_wrAddr}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr}
add wave -noupdate -group awe_0_row_buffers_b -radix unsigned {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr}
add wave -noupdate -group awe_0_row_buffers_b -radix unsigned {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename_d}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce1_wrAddr}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter_incr}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter_incr}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rename_condition}
add wave -noupdate -group awe_0_row_buffers_b {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rename_condition}
add wave -noupdate /testbench/i0_test_0_wrapper/output_col0
add wave -noupdate /testbench/i0_test_0_wrapper/output_row0
add wave -noupdate /testbench/i0_test_0_wrapper/output_col1
add wave -noupdate /testbench/i0_test_0_wrapper/output_row1
add wave -noupdate /testbench/i0_test_0_wrapper/cycle_counter0
add wave -noupdate /testbench/i0_test_0_wrapper/cycle_counter1
add wave -noupdate /testbench/i0_test_0_wrapper/output_conv_row
add wave -noupdate /testbench/i0_test_0_wrapper/output_conv_col
add wave -noupdate /testbench/i0_test_0_wrapper/output_conv_depth
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/clk}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/rst}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/input_row}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/input_col}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/convolution_stride}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/state}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/gray_code}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/row_matric}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_move_one_row_down}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_move_one_row_down}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_wrAddr}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce0_wrAddr}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce1_wrAddr}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter_incr}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter_incr}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_reset_counters}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_reset_counters}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rename_condition}
add wave -noupdate -group awe_2_row_buffers {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rename_condition}
add wave -noupdate -group pixel_sequence /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram/clka
add wave -noupdate -group pixel_sequence /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram/wea
add wave -noupdate -group pixel_sequence /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram/addra
add wave -noupdate -group pixel_sequence /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram/dina
add wave -noupdate -group pixel_sequence /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram/clkb
add wave -noupdate -group pixel_sequence /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram/enb
add wave -noupdate -group pixel_sequence /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram/addrb
add wave -noupdate -group pixel_sequence /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram/doutb
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/rst}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/clk}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/clk_5x}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/new_map}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/kernal_window_size}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_datain}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_carryin}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_datain_valid}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_valid_upper}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_datain_upper}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_valid_lower}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_datain_lower}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_datain_upper}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_valid_upper}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_datain_lower}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_valid_lower}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_valid}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_p}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_c}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_dataout}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_carryout}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_dataout_valid}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/A0}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/B0}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C0}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/A1}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/B1}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C1}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/P0_IN}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C0_IN}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/P1_IN}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C1_IN}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PRODUCT0}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRY0}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PRODUCT1}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRY1}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/OPMODE_0}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/OPMODE_1}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/ALUMODE_0}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/ALUMODE_1}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRYCASCOUT0}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PCOUT0}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/BCOUT0}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/BCOUT1}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_valid_w}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/count}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/preg_rst}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/state}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/min_max_pixel_value_of_input_w}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pipe_delay}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pipe_delay_convolution}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/kernal_window_size_reg}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode_reg}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/start_flag}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_0}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_1}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_2}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_3}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_0}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_1}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_2}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_3}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_0}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_1}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_2}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_3}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_0}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_1}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_2}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_3}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_dataout}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_dataout}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_dataout}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_dataout}
add wave -noupdate -group awe_3_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/i}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/rst}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/clk}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/clk_5x}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/new_map}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/kernal_window_size}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_datain}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_carryin}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_datain_valid}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_valid_upper}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_datain_upper}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_valid_lower}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_datain_lower}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_datain_upper}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_valid_upper}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_datain_lower}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_valid_lower}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_valid}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_p}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_c}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_dataout}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_carryout}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_dataout_valid}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/A0}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/B0}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C0}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/A1}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/B1}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C1}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/P0_IN}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C0_IN}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/P1_IN}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C1_IN}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PRODUCT0}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRY0}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PRODUCT1}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRY1}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/OPMODE_0}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/OPMODE_1}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/ALUMODE_0}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/ALUMODE_1}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRYCASCOUT0}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PCOUT0}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/BCOUT0}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/BCOUT1}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_valid_w}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/count}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/preg_rst}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/state}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/min_max_pixel_value_of_input_w}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay_convolution}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/start_flag}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_0}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_1}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_2}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_3}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_0}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_1}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_2}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_3}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_0}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_1}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_2}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_3}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_0}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_1}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_2}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_3}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_dataout}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_dataout}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_dataout}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_dataout}
add wave -noupdate -group awe_3_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/i}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/rst}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/clk}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/clk_5x}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/new_map}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/kernal_window_size}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_datain}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_carryin}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_datain_valid}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_valid_upper}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_datain_upper}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_valid_lower}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_datain_lower}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_datain_upper}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_valid_upper}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_datain_lower}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_valid_lower}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_valid}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_p}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_c}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_dataout}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_carryout}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_dataout_valid}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/A0}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/B0}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C0}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/A1}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/B1}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C1}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/P0_IN}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C0_IN}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/P1_IN}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C1_IN}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PRODUCT0}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRY0}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PRODUCT1}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRY1}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/OPMODE_0}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/OPMODE_1}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/ALUMODE_0}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/ALUMODE_1}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRYCASCOUT0}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PCOUT0}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/BCOUT0}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/BCOUT1}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_valid_w}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/count}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/preg_rst}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/state}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/min_max_pixel_value_of_input_w}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pipe_delay}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pipe_delay_convolution}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/kernal_window_size_reg}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode_reg}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/start_flag}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_0}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_1}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_2}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_3}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_0}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_1}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_2}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_3}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_0}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_1}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_2}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_3}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_0}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_1}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_2}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_3}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_dataout}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_dataout}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_dataout}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_dataout}
add wave -noupdate -group awe_2_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/i}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/rst}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/clk}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/clk_5x}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/new_map}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/kernal_window_size}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_datain}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_carryin}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_datain_valid}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_valid_upper}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_datain_upper}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_valid_lower}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_datain_lower}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_datain_upper}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_valid_upper}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_datain_lower}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_valid_lower}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_valid}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_p}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_c}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_dataout}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_carryout}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_dataout_valid}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/A0}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/B0}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C0}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/A1}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/B1}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C1}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/P0_IN}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C0_IN}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/P1_IN}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C1_IN}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PRODUCT0}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRY0}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PRODUCT1}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRY1}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/OPMODE_0}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/OPMODE_1}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/ALUMODE_0}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/ALUMODE_1}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRYCASCOUT0}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PCOUT0}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/BCOUT0}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/BCOUT1}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_valid_w}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/count}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/preg_rst}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/state}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/min_max_pixel_value_of_input_w}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay_convolution}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/start_flag}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_0}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_1}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_2}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_3}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_0}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_1}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_2}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_3}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_0}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_1}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_2}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_3}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_0}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_1}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_2}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_3}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_dataout}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_dataout}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_dataout}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_dataout}
add wave -noupdate -group awe_2_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/i}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/rst}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/clk}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/clk_5x}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/new_map}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/kernal_window_size}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_datain}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_carryin}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_datain_valid}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_valid_upper}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_datain_upper}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_valid_lower}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_datain_lower}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_datain_upper}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_valid_upper}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_datain_lower}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_valid_lower}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_valid}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_p}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_c}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_dataout}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_carryout}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_dataout_valid}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/A0}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/B0}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C0}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/A1}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/B1}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C1}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/P0_IN}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C0_IN}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/P1_IN}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C1_IN}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PRODUCT0}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRY0}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PRODUCT1}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRY1}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/OPMODE_0}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/OPMODE_1}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/ALUMODE_0}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/ALUMODE_1}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRYCASCOUT0}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PCOUT0}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/BCOUT0}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/BCOUT1}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_valid_w}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/count}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/preg_rst}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/state}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/min_max_pixel_value_of_input_w}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pipe_delay}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pipe_delay_convolution}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/kernal_window_size_reg}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode_reg}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/start_flag}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_0}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_1}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_2}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_3}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_0}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_1}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_2}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_3}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_0}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_1}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_2}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_3}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_0}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_1}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_2}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_3}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_dataout}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_dataout}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_dataout}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_dataout}
add wave -noupdate -group awe_1_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/i}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/rst}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/clk}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/clk_5x}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/new_map}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/kernal_window_size}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_datain}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_carryin}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_datain_valid}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_valid_upper}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_datain_upper}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_valid_lower}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_datain_lower}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_datain_upper}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_valid_upper}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_datain_lower}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_valid_lower}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_valid}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_p}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_c}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_dataout}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_carryout}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_dataout_valid}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/A0}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/B0}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C0}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/A1}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/B1}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C1}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/P0_IN}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C0_IN}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/P1_IN}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C1_IN}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PRODUCT0}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRY0}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PRODUCT1}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRY1}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/OPMODE_0}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/OPMODE_1}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/ALUMODE_0}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/ALUMODE_1}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRYCASCOUT0}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PCOUT0}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/BCOUT0}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/BCOUT1}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_valid_w}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/count}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/preg_rst}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/state}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/min_max_pixel_value_of_input_w}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay_convolution}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/start_flag}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_0}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_1}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_2}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_3}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_0}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_1}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_2}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_3}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_0}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_1}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_2}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_3}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_0}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_1}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_2}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_3}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_dataout}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_dataout}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_dataout}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_dataout}
add wave -noupdate -group awe_1_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/i}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/rst}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/clk}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/clk_5x}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/new_map}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/kernal_window_size}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_datain}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_carryin}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_datain_valid}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_valid_upper}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_datain_upper}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_valid_lower}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_datain_lower}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_datain_upper}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_valid_upper}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_datain_lower}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_valid_lower}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_valid}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_p}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_c}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_dataout}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_carryout}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_dataout_valid}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/A0}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/B0}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C0}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/A1}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/B1}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C1}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/P0_IN}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C0_IN}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/P1_IN}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C1_IN}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PRODUCT0}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRY0}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PRODUCT1}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRY1}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/OPMODE_0}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/OPMODE_1}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/ALUMODE_0}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/ALUMODE_1}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRYCASCOUT0}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PCOUT0}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/BCOUT0}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/BCOUT1}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_valid_w}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/count}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/preg_rst}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/state}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/min_max_pixel_value_of_input_w}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pipe_delay}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pipe_delay_convolution}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/kernal_window_size_reg}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode_reg}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/start_flag}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_0}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_1}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_2}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_3}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_0}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_1}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_2}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_3}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_0}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_1}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_2}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_3}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_0}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_1}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_2}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_3}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_dataout}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_dataout}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_dataout}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_dataout}
add wave -noupdate -group awe_0_ce_0_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/i}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/rst}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/clk}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/clk_5x}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/new_map}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/kernal_window_size}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_datain}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_carryin}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_datain_valid}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_valid_upper}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_datain_upper}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_valid_lower}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_datain_lower}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_datain_upper}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_valid_upper}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_datain_lower}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_valid_lower}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_valid}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_p}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_c}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_dataout}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_carryout}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_dataout_valid}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/A0}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/B0}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C0}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/A1}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/B1}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C1}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/P0_IN}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C0_IN}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/P1_IN}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C1_IN}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PRODUCT0}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRY0}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PRODUCT1}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRY1}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/OPMODE_0}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/OPMODE_1}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/ALUMODE_0}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/ALUMODE_1}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRYCASCOUT0}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PCOUT0}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/BCOUT0}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/BCOUT1}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_valid_w}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/count}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/preg_rst}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/state}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/min_max_pixel_value_of_input_w}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay_convolution}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/start_flag}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_0}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_1}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_2}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_3}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_0}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_1}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_2}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_3}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_0}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_1}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_2}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_3}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_0}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_1}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_2}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_3}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_dataout}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_dataout}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_dataout}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_dataout}
add wave -noupdate -group awe_0_ce_1_dsps {/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/i}
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 4} {7688000 ps} 1} {{Cursor 2} {6575426 ps} 0}
quietly wave cursor active 2
configure wave -namecolwidth 257
configure wave -valuecolwidth 198
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {33337500 ps}
