// Seed: 1305987074
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri id_4
    , id_6
);
  wire id_7;
  wire id_8;
  ;
  assign module_1.id_8 = 0;
  always @(id_4 or posedge id_4 <= id_0) $signed(22);
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output uwire id_2,
    input tri id_3,
    input supply0 id_4,
    input wire id_5,
    input wor id_6,
    output uwire id_7,
    input tri0 id_8,
    input tri id_9,
    output wand id_10
);
  supply1 id_12 = -1 == id_0;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_8,
      id_5,
      id_6
  );
  assign id_10 = 1;
endmodule
