--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml freq_divider.twx freq_divider.ncd -o freq_divider.twr
freq_divider.pcf

Design file:              freq_divider.ncd
Physical constraint file: freq_divider.pcf
Device,package,speed:     xa6slx9,ftg256,I,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_in
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    2.403(R)|      SLOW  |   -0.770(R)|      FAST  |clk_in_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.582(R)|      FAST  |    3.061(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<1>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.700(R)|      FAST  |    3.253(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<2>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.697(R)|      FAST  |    3.230(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.574(R)|      FAST  |    3.237(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<4>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.698(R)|      FAST  |    3.248(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<5>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.251(R)|      FAST  |    2.598(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<6>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.560(R)|      FAST  |    3.057(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<7>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.371(R)|      FAST  |    2.739(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<8>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.607(R)|      FAST  |    3.200(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<9>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.353(R)|      FAST  |    2.779(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<10>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.324(R)|      FAST  |    2.768(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<11>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.287(R)|      FAST  |    2.752(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<12>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.431(R)|      FAST  |    2.877(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<13>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.295(R)|      FAST  |    2.697(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<14>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.268(R)|      FAST  |    2.771(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<15>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.526(R)|      FAST  |    3.045(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<16>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.199(R)|      FAST  |    2.573(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<17>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.272(R)|      FAST  |    2.578(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<18>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.220(R)|      FAST  |    2.530(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<19>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.460(R)|      FAST  |    2.864(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<20>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -0.960(R)|      FAST  |    2.181(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<21>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.092(R)|      FAST  |    2.365(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<22>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.106(R)|      FAST  |    2.373(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<23>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.170(R)|      FAST  |    2.455(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<24>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.128(R)|      FAST  |    2.401(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<25>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.317(R)|      FAST  |    2.620(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<26>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -0.927(R)|      FAST  |    2.106(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<27>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.117(R)|      FAST  |    2.354(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<28>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.287(R)|      FAST  |    2.622(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<29>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.062(R)|      FAST  |    2.277(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<30>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.381(R)|      FAST  |    2.824(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock divider<31>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -1.398(R)|      FAST  |    2.820(R)|      SLOW  |eq                |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock divider<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |        10.046(R)|      SLOW  |         5.654(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<1> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |        10.238(R)|      SLOW  |         5.772(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<2> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |        10.215(R)|      SLOW  |         5.769(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |        10.222(R)|      SLOW  |         5.646(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<4> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |        10.233(R)|      SLOW  |         5.770(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<5> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.583(R)|      SLOW  |         5.323(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<6> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |        10.042(R)|      SLOW  |         5.632(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<7> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.724(R)|      SLOW  |         5.443(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<8> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |        10.185(R)|      SLOW  |         5.679(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<9> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.764(R)|      SLOW  |         5.425(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<10> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.753(R)|      SLOW  |         5.396(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<11> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.737(R)|      SLOW  |         5.359(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<12> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.862(R)|      SLOW  |         5.503(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<13> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.682(R)|      SLOW  |         5.367(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<14> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.756(R)|      SLOW  |         5.340(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<15> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |        10.030(R)|      SLOW  |         5.598(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<16> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.558(R)|      SLOW  |         5.271(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<17> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.563(R)|      SLOW  |         5.344(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<18> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.515(R)|      SLOW  |         5.292(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<19> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.849(R)|      SLOW  |         5.532(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<20> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.166(R)|      SLOW  |         5.032(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<21> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.350(R)|      SLOW  |         5.164(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<22> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.358(R)|      SLOW  |         5.178(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<23> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.440(R)|      SLOW  |         5.242(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<24> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.386(R)|      SLOW  |         5.200(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<25> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.605(R)|      SLOW  |         5.389(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<26> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.091(R)|      SLOW  |         4.999(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<27> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.339(R)|      SLOW  |         5.189(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<28> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.607(R)|      SLOW  |         5.359(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<29> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.262(R)|      SLOW  |         5.134(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<30> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.809(R)|      SLOW  |         5.453(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock divider<31> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         9.805(R)|      SLOW  |         5.470(R)|      FAST  |eq                |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    5.350|         |         |         |
divider<0>     |    4.170|    4.170|         |         |
divider<1>     |    4.362|    4.362|         |         |
divider<2>     |    4.339|    4.339|         |         |
divider<3>     |    4.346|    4.346|         |         |
divider<4>     |    4.357|    4.357|         |         |
divider<5>     |    3.707|    3.707|         |         |
divider<6>     |    4.166|    4.166|         |         |
divider<7>     |    3.848|    3.848|         |         |
divider<8>     |    4.309|    4.309|         |         |
divider<9>     |    3.888|    3.888|         |         |
divider<10>    |    3.877|    3.877|         |         |
divider<11>    |    3.861|    3.861|         |         |
divider<12>    |    3.986|    3.986|         |         |
divider<13>    |    3.806|    3.806|         |         |
divider<14>    |    3.880|    3.880|         |         |
divider<15>    |    4.154|    4.154|         |         |
divider<16>    |    3.682|    3.682|         |         |
divider<17>    |    3.687|    3.687|         |         |
divider<18>    |    3.639|    3.639|         |         |
divider<19>    |    3.973|    3.973|         |         |
divider<20>    |    3.290|    3.290|         |         |
divider<21>    |    3.474|    3.474|         |         |
divider<22>    |    3.482|    3.482|         |         |
divider<23>    |    3.564|    3.564|         |         |
divider<24>    |    3.510|    3.510|         |         |
divider<25>    |    3.729|    3.729|         |         |
divider<26>    |    3.215|    3.215|         |         |
divider<27>    |    3.463|    3.463|         |         |
divider<28>    |    3.731|    3.731|         |         |
divider<29>    |    3.386|    3.386|         |         |
divider<30>    |    3.933|    3.933|         |         |
divider<31>    |    3.929|    3.929|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<8>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<9>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<10>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<11>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<12>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<14>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<15>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<16>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<17>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<18>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<19>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<20>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<21>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<22>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<23>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<24>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<25>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<26>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<27>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<28>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<29>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<30>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider<31>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider<0>     |    0.965|         |         |         |
divider<1>     |    0.965|         |         |         |
divider<2>     |    0.965|         |         |         |
divider<3>     |    0.965|         |         |         |
divider<4>     |    0.965|         |         |         |
divider<5>     |    0.965|         |         |         |
divider<6>     |    0.965|         |         |         |
divider<7>     |    0.965|         |         |         |
divider<8>     |    0.965|         |         |         |
divider<9>     |    0.965|         |         |         |
divider<10>    |    0.965|         |         |         |
divider<11>    |    0.965|         |         |         |
divider<12>    |    0.965|         |         |         |
divider<13>    |    0.965|         |         |         |
divider<14>    |    0.965|         |         |         |
divider<15>    |    0.965|         |         |         |
divider<16>    |    0.965|         |         |         |
divider<17>    |    0.965|         |         |         |
divider<18>    |    0.965|         |         |         |
divider<19>    |    0.965|         |         |         |
divider<20>    |    0.965|         |         |         |
divider<21>    |    0.965|         |         |         |
divider<22>    |    0.965|         |         |         |
divider<23>    |    0.965|         |         |         |
divider<24>    |    0.965|         |         |         |
divider<25>    |    0.965|         |         |         |
divider<26>    |    0.965|         |         |         |
divider<27>    |    0.965|         |         |         |
divider<28>    |    0.965|         |         |         |
divider<29>    |    0.965|         |         |         |
divider<30>    |    0.965|         |         |         |
divider<31>    |    0.965|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Apr 16 00:16:51 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 371 MB



