	component testmem_core is
		port (
			clk_clk       : in  std_logic := 'X'; -- clk
			coe_initdone  : out std_logic;        -- initdone
			reset_reset_n : in  std_logic := 'X'; -- reset_n
			uart_rxd      : in  std_logic := 'X'; -- rxd
			uart_txd      : out std_logic         -- txd
		);
	end component testmem_core;

