add_files /home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/axi_ii_1/example_par_1/syn/verilog
synth_design -top example -part xcvu9p-flga2104-2L-e  
report_utilization -file axi_ii_1.rpt
