

================================================================
== Vivado HLS Report for 'dut_pad'
================================================================
* Date:           Fri Oct 28 23:30:19 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11604|  88738|  11604|  88738|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+-------------+-----------+-----------+--------+----------+
        |                 |    Latency    |  Iteration  |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |  min  |  max  |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-----------------+-------+-------+-------------+-----------+-----------+--------+----------+
        |- LOOP_PAD_0     |  10368|  10368|            2|          -|          -|    5184|    no    |
        |- LOOP_PAD_1     |   1234|  78368| 1234 ~ 4898 |          -|          -| 1 ~ 16 |    no    |
        | + LOOP_PAD_2    |   1232|   4896|  154 ~ 306  |          -|          -| 8 ~ 16 |    no    |
        |  ++ LOOP_PAD_3  |    152|    304|           19|          -|          -| 8 ~ 16 |    no    |
        +-----------------+-------+-------+-------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      3|       0|    160|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     200|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    185|
|Register         |        -|      -|     254|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     454|    584|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+-------+-----+-----+
    |             Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+------------------------------+---------+-------+-----+-----+
    |dut_mux_8to1_sel32_1_1_U3        |dut_mux_8to1_sel32_1_1        |        0|      0|    0|    2|
    |dut_urem_12ns_11ns_12_16_seq_U1  |dut_urem_12ns_11ns_12_16_seq  |        0|      0|   96|  114|
    |dut_urem_13ns_11ns_13_17_seq_U2  |dut_urem_13ns_11ns_13_17_seq  |        0|      0|  104|  123|
    +---------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                            |                              |        0|      0|  200|  239|
    +---------------------------------+------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------------+----------------------------+-----------+
    |            Instance           |           Module           | Expression|
    +-------------------------------+----------------------------+-----------+
    |dut_mul_mul_12ns_14ns_26_1_U5  |dut_mul_mul_12ns_14ns_26_1  |  i0 * i1  |
    |dut_mul_mul_13ns_15ns_28_1_U4  |dut_mul_mul_13ns_15ns_28_1  |  i0 * i1  |
    +-------------------------------+----------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_680_p2       |     *    |      1|  0|   0|           5|           9|
    |tmp2_fu_659_p2       |     *    |      1|  0|   0|           6|           8|
    |tmp_4_fu_602_p2      |     *    |      1|  0|   5|           5|           5|
    |i_1_fu_515_p2        |     +    |      0|  0|  13|          13|           1|
    |i_index_fu_673_p2    |     +    |      0|  0|  12|          12|          12|
    |m_1_fu_596_p2        |     +    |      0|  0|   5|           5|           1|
    |next_mul8_fu_578_p2  |     +    |      0|  0|   8|           8|           8|
    |next_mul_fu_521_p2   |     +    |      0|  0|  27|          27|          14|
    |next_urem_fu_558_p2  |     +    |      0|  0|  13|          13|           1|
    |o_index_fu_685_p2    |     +    |      0|  0|  13|          13|          13|
    |tmp9_fu_668_p2       |     +    |      0|  0|   9|           9|           9|
    |tmp_fu_649_p2        |     +    |      0|  0|   8|           8|           8|
    |tmp_s_fu_495_p2      |     +    |      0|  0|   5|           2|           5|
    |x_1_fu_620_p2        |     +    |      0|  0|   5|           5|           1|
    |y_1_fu_643_p2        |     +    |      0|  0|   5|           5|           1|
    |exitcond1_fu_509_p2  |   icmp   |      0|  0|   5|          13|          13|
    |exitcond_fu_638_p2   |   icmp   |      0|  0|   3|           6|           6|
    |tmp_10_fu_564_p2     |   icmp   |      0|  0|   5|          13|          10|
    |tmp_2_fu_591_p2      |   icmp   |      0|  0|   3|           6|           6|
    |tmp_5_fu_615_p2      |   icmp   |      0|  0|   3|           6|           6|
    |idx_urem_fu_570_p3   |  select  |      0|  0|  13|           1|          13|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 160|         181|         150|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  21|         25|    1|         25|
    |i_reg_412          |  13|          2|   13|         26|
    |m_reg_446          |   5|          2|    5|         10|
    |output_0_address0  |  10|          3|   10|         30|
    |output_0_d0        |   1|          3|    1|          3|
    |output_1_address0  |  10|          3|   10|         30|
    |output_1_d0        |   1|          3|    1|          3|
    |output_2_address0  |  10|          3|   10|         30|
    |output_2_d0        |   1|          3|    1|          3|
    |output_3_address0  |  10|          3|   10|         30|
    |output_3_d0        |   1|          3|    1|          3|
    |output_4_address0  |  10|          3|   10|         30|
    |output_4_d0        |   1|          3|    1|          3|
    |output_5_address0  |  10|          3|   10|         30|
    |output_5_d0        |   1|          3|    1|          3|
    |output_6_address0  |  10|          3|   10|         30|
    |output_6_d0        |   1|          3|    1|          3|
    |output_7_address0  |  10|          3|   10|         30|
    |output_7_d0        |   1|          3|    1|          3|
    |phi_mul7_reg_457   |   8|          2|    8|         16|
    |phi_mul_reg_423    |  27|          2|   27|         54|
    |phi_urem_reg_434   |  13|          2|   13|         26|
    |x_reg_469          |   5|          2|    5|         10|
    |y_reg_480          |   5|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 185|         87|  165|        441|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |I_cast6_reg_840         |   6|   0|    8|          2|
    |I_cast_reg_845          |   6|   0|   12|          6|
    |ap_CS_fsm               |  24|   0|   24|          0|
    |i_1_reg_822             |  13|   0|   13|          0|
    |i_reg_412               |  13|   0|   13|          0|
    |m_1_reg_863             |   5|   0|    5|          0|
    |m_reg_446               |   5|   0|    5|          0|
    |next_mul8_reg_855       |   8|   0|    8|          0|
    |next_mul_reg_827        |  27|   0|   27|          0|
    |o_index_reg_914         |  13|   0|   13|          0|
    |phi_mul7_reg_457        |   8|   0|    8|          0|
    |phi_mul_reg_423         |  27|   0|   27|          0|
    |phi_urem_reg_434        |  13|   0|   13|          0|
    |tmp2_reg_899            |  12|   0|   12|          0|
    |tmp9_reg_904            |   9|   0|    9|          0|
    |tmp_11_reg_920          |   4|   0|    4|          0|
    |tmp_12_reg_925          |   5|   0|    5|          0|
    |tmp_4_reg_868           |   9|   0|    9|          0|
    |tmp_6_cast_reg_886      |   5|   0|   13|          8|
    |tmp_6_reg_970           |   1|   0|    1|          0|
    |tmp_8_reg_835           |   6|   0|    6|          0|
    |tmp_cast5_cast_reg_809  |   5|   0|   13|          8|
    |tmp_cast_cast_reg_814   |   5|   0|    9|          4|
    |x_1_reg_881             |   5|   0|    5|          0|
    |x_cast2_reg_873         |   5|   0|   12|          7|
    |x_reg_469               |   5|   0|    5|          0|
    |y_1_reg_894             |   5|   0|    5|          0|
    |y_reg_480               |   5|   0|    5|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 254|   0|  289|         35|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|input_0_address0   | out |   10|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |    1|  ap_memory |    input_0   |     array    |
|input_1_address0   | out |   10|  ap_memory |    input_1   |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0         |  in |    1|  ap_memory |    input_1   |     array    |
|input_2_address0   | out |   10|  ap_memory |    input_2   |     array    |
|input_2_ce0        | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0         |  in |    1|  ap_memory |    input_2   |     array    |
|input_3_address0   | out |   10|  ap_memory |    input_3   |     array    |
|input_3_ce0        | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0         |  in |    1|  ap_memory |    input_3   |     array    |
|input_4_address0   | out |   10|  ap_memory |    input_4   |     array    |
|input_4_ce0        | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q0         |  in |    1|  ap_memory |    input_4   |     array    |
|input_5_address0   | out |   10|  ap_memory |    input_5   |     array    |
|input_5_ce0        | out |    1|  ap_memory |    input_5   |     array    |
|input_5_q0         |  in |    1|  ap_memory |    input_5   |     array    |
|input_6_address0   | out |   10|  ap_memory |    input_6   |     array    |
|input_6_ce0        | out |    1|  ap_memory |    input_6   |     array    |
|input_6_q0         |  in |    1|  ap_memory |    input_6   |     array    |
|input_7_address0   | out |   10|  ap_memory |    input_7   |     array    |
|input_7_ce0        | out |    1|  ap_memory |    input_7   |     array    |
|input_7_q0         |  in |    1|  ap_memory |    input_7   |     array    |
|output_0_address0  | out |   10|  ap_memory |   output_0   |     array    |
|output_0_ce0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_we0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_d0        | out |    1|  ap_memory |   output_0   |     array    |
|output_1_address0  | out |   10|  ap_memory |   output_1   |     array    |
|output_1_ce0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_we0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_d0        | out |    1|  ap_memory |   output_1   |     array    |
|output_2_address0  | out |   10|  ap_memory |   output_2   |     array    |
|output_2_ce0       | out |    1|  ap_memory |   output_2   |     array    |
|output_2_we0       | out |    1|  ap_memory |   output_2   |     array    |
|output_2_d0        | out |    1|  ap_memory |   output_2   |     array    |
|output_3_address0  | out |   10|  ap_memory |   output_3   |     array    |
|output_3_ce0       | out |    1|  ap_memory |   output_3   |     array    |
|output_3_we0       | out |    1|  ap_memory |   output_3   |     array    |
|output_3_d0        | out |    1|  ap_memory |   output_3   |     array    |
|output_4_address0  | out |   10|  ap_memory |   output_4   |     array    |
|output_4_ce0       | out |    1|  ap_memory |   output_4   |     array    |
|output_4_we0       | out |    1|  ap_memory |   output_4   |     array    |
|output_4_d0        | out |    1|  ap_memory |   output_4   |     array    |
|output_5_address0  | out |   10|  ap_memory |   output_5   |     array    |
|output_5_ce0       | out |    1|  ap_memory |   output_5   |     array    |
|output_5_we0       | out |    1|  ap_memory |   output_5   |     array    |
|output_5_d0        | out |    1|  ap_memory |   output_5   |     array    |
|output_6_address0  | out |   10|  ap_memory |   output_6   |     array    |
|output_6_ce0       | out |    1|  ap_memory |   output_6   |     array    |
|output_6_we0       | out |    1|  ap_memory |   output_6   |     array    |
|output_6_d0        | out |    1|  ap_memory |   output_6   |     array    |
|output_7_address0  | out |   10|  ap_memory |   output_7   |     array    |
|output_7_ce0       | out |    1|  ap_memory |   output_7   |     array    |
|output_7_we0       | out |    1|  ap_memory |   output_7   |     array    |
|output_7_d0        | out |    1|  ap_memory |   output_7   |     array    |
|M                  |  in |    7|   ap_none  |       M      |    scalar    |
|I                  |  in |    6|   ap_none  |       I      |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	2  / true
4 --> 
	5  / (tmp_2)
5 --> 
	6  / (tmp_5)
	4  / (!tmp_5)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	6  / true
* FSM state operations: 

 <State 1>: 2.76ns
ST_1: I_read [1/1] 1.04ns
:0  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

ST_1: M_read [1/1] 1.04ns
:1  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

ST_1: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = trunc i6 %I_read to i5

ST_1: tmp_s [1/1] 1.72ns
:3  %tmp_s = add i5 2, %tmp_3

ST_1: tmp_cast5_cast [1/1] 0.00ns
:4  %tmp_cast5_cast = zext i5 %tmp_s to i13

ST_1: tmp_cast_cast [1/1] 0.00ns
:5  %tmp_cast_cast = zext i5 %tmp_s to i9

ST_1: stg_31 [1/1] 1.57ns
:6  br label %1


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i13 [ 0, %0 ], [ %i_1, %3 ]

ST_2: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i27 [ 0, %0 ], [ %next_mul, %3 ]

ST_2: phi_urem [1/1] 0.00ns
:2  %phi_urem = phi i13 [ 0, %0 ], [ %idx_urem, %3 ]

ST_2: exitcond1 [1/1] 2.18ns
:3  %exitcond1 = icmp eq i13 %i, -3008

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5184, i64 5184, i64 5184)

ST_2: i_1 [1/1] 1.96ns
:5  %i_1 = add i13 %i, 1

ST_2: stg_38 [1/1] 0.00ns
:6  br i1 %exitcond1, label %.preheader.preheader, label %2

ST_2: stg_39 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

ST_2: next_mul [1/1] 2.32ns
:1  %next_mul = add i27 %phi_mul, 12946

ST_2: tmp_9 [1/1] 0.00ns
:2  %tmp_9 = call i4 @_ssdm_op_PartSelect.i4.i27.i32.i32(i27 %phi_mul, i32 23, i32 26)

ST_2: newIndex2 [1/1] 0.00ns
:3  %newIndex2 = zext i13 %phi_urem to i64

ST_2: output_0_addr [1/1] 0.00ns
:4  %output_0_addr = getelementptr [648 x i1]* %output_0, i64 0, i64 %newIndex2

ST_2: output_1_addr [1/1] 0.00ns
:5  %output_1_addr = getelementptr [648 x i1]* %output_1, i64 0, i64 %newIndex2

ST_2: output_2_addr [1/1] 0.00ns
:6  %output_2_addr = getelementptr [648 x i1]* %output_2, i64 0, i64 %newIndex2

ST_2: output_3_addr [1/1] 0.00ns
:7  %output_3_addr = getelementptr [648 x i1]* %output_3, i64 0, i64 %newIndex2

ST_2: output_4_addr [1/1] 0.00ns
:8  %output_4_addr = getelementptr [648 x i1]* %output_4, i64 0, i64 %newIndex2

ST_2: output_5_addr [1/1] 0.00ns
:9  %output_5_addr = getelementptr [648 x i1]* %output_5, i64 0, i64 %newIndex2

ST_2: output_6_addr [1/1] 0.00ns
:10  %output_6_addr = getelementptr [648 x i1]* %output_6, i64 0, i64 %newIndex2

ST_2: output_7_addr [1/1] 0.00ns
:11  %output_7_addr = getelementptr [648 x i1]* %output_7, i64 0, i64 %newIndex2

ST_2: stg_51 [1/1] 1.91ns
:12  switch i4 %tmp_9, label %branch15 [
    i4 0, label %branch8
    i4 1, label %branch9
    i4 2, label %branch10
    i4 3, label %branch11
    i4 4, label %branch12
    i4 5, label %branch13
    i4 6, label %branch14
  ]

ST_2: stg_52 [1/1] 2.39ns
branch14:0  store i1 false, i1* %output_6_addr, align 1

ST_2: stg_53 [1/1] 0.00ns
branch14:1  br label %3

ST_2: stg_54 [1/1] 2.39ns
branch13:0  store i1 false, i1* %output_5_addr, align 1

ST_2: stg_55 [1/1] 0.00ns
branch13:1  br label %3

ST_2: stg_56 [1/1] 2.39ns
branch12:0  store i1 false, i1* %output_4_addr, align 1

ST_2: stg_57 [1/1] 0.00ns
branch12:1  br label %3

ST_2: stg_58 [1/1] 2.39ns
branch11:0  store i1 false, i1* %output_3_addr, align 1

ST_2: stg_59 [1/1] 0.00ns
branch11:1  br label %3

ST_2: stg_60 [1/1] 2.39ns
branch10:0  store i1 false, i1* %output_2_addr, align 1

ST_2: stg_61 [1/1] 0.00ns
branch10:1  br label %3

ST_2: stg_62 [1/1] 2.39ns
branch9:0  store i1 false, i1* %output_1_addr, align 1

ST_2: stg_63 [1/1] 0.00ns
branch9:1  br label %3

ST_2: stg_64 [1/1] 2.39ns
branch8:0  store i1 false, i1* %output_0_addr, align 1

ST_2: stg_65 [1/1] 0.00ns
branch8:1  br label %3

ST_2: stg_66 [1/1] 2.39ns
branch15:0  store i1 false, i1* %output_7_addr, align 1

ST_2: stg_67 [1/1] 0.00ns
branch15:1  br label %3

ST_2: tmp_8 [1/1] 0.00ns
.preheader.preheader:0  %tmp_8 = trunc i7 %M_read to i6

ST_2: I_cast6 [1/1] 0.00ns
.preheader.preheader:1  %I_cast6 = zext i6 %I_read to i8

ST_2: I_cast [1/1] 0.00ns
.preheader.preheader:2  %I_cast = zext i6 %I_read to i12

ST_2: stg_71 [1/1] 1.57ns
.preheader.preheader:3  br label %.preheader


 <State 3>: 5.51ns
ST_3: next_urem [1/1] 1.96ns
:0  %next_urem = add i13 %phi_urem, 1

ST_3: tmp_10 [1/1] 2.18ns
:1  %tmp_10 = icmp ult i13 %next_urem, 648

ST_3: idx_urem [1/1] 1.37ns
:2  %idx_urem = select i1 %tmp_10, i13 %next_urem, i13 0

ST_3: stg_75 [1/1] 0.00ns
:3  br label %1


 <State 4>: 2.60ns
ST_4: m [1/1] 0.00ns
.preheader:0  %m = phi i5 [ %m_1, %11 ], [ 0, %.preheader.preheader ]

ST_4: phi_mul7 [1/1] 0.00ns
.preheader:1  %phi_mul7 = phi i8 [ %next_mul8, %11 ], [ 0, %.preheader.preheader ]

ST_4: next_mul8 [1/1] 1.72ns
.preheader:2  %next_mul8 = add i8 %phi_mul7, %I_cast6

ST_4: m_cast4_cast [1/1] 0.00ns
.preheader:3  %m_cast4_cast = zext i5 %m to i9

ST_4: m_cast [1/1] 0.00ns
.preheader:4  %m_cast = zext i5 %m to i6

ST_4: tmp_2 [1/1] 1.94ns
.preheader:5  %tmp_2 = icmp slt i6 %m_cast, %tmp_8

ST_4: empty_16 [1/1] 0.00ns
.preheader:6  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)

ST_4: m_1 [1/1] 1.72ns
.preheader:7  %m_1 = add i5 %m, 1

ST_4: stg_84 [1/1] 0.00ns
.preheader:8  br i1 %tmp_2, label %4, label %12

ST_4: stg_85 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

ST_4: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)

ST_4: tmp_4 [1/1] 2.60ns
:2  %tmp_4 = mul i9 %m_cast4_cast, %tmp_cast_cast

ST_4: stg_88 [1/1] 1.57ns
:3  br label %5

ST_4: stg_89 [1/1] 0.00ns
:0  ret void


 <State 5>: 1.94ns
ST_5: x [1/1] 0.00ns
:0  %x = phi i5 [ 0, %4 ], [ %x_1, %10 ]

ST_5: x_cast2 [1/1] 0.00ns
:1  %x_cast2 = zext i5 %x to i12

ST_5: x_cast [1/1] 0.00ns
:2  %x_cast = zext i5 %x to i6

ST_5: tmp_5 [1/1] 1.94ns
:3  %tmp_5 = icmp slt i6 %x_cast, %I_read

ST_5: empty_17 [1/1] 0.00ns
:4  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_5: x_1 [1/1] 1.72ns
:5  %x_1 = add i5 %x, 1

ST_5: stg_96 [1/1] 0.00ns
:6  br i1 %tmp_5, label %6, label %11

ST_5: stg_97 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind

ST_5: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6)

ST_5: tmp_6_cast [1/1] 0.00ns
:2  %tmp_6_cast = zext i5 %x_1 to i13

ST_5: stg_100 [1/1] 1.57ns
:3  br label %7

ST_5: empty_20 [1/1] 0.00ns
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_1)

ST_5: stg_102 [1/1] 0.00ns
:1  br label %.preheader


 <State 6>: 8.10ns
ST_6: y [1/1] 0.00ns
:0  %y = phi i5 [ 0, %6 ], [ %y_1, %9 ]

ST_6: y_cast1 [1/1] 0.00ns
:1  %y_cast1 = zext i5 %y to i8

ST_6: y_cast [1/1] 0.00ns
:2  %y_cast = zext i5 %y to i6

ST_6: exitcond [1/1] 1.94ns
:3  %exitcond = icmp eq i6 %y_cast, %I_read

ST_6: empty_18 [1/1] 0.00ns
:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_6: y_1 [1/1] 1.72ns
:5  %y_1 = add i5 %y, 1

ST_6: stg_109 [1/1] 0.00ns
:6  br i1 %exitcond, label %10, label %8

ST_6: tmp [1/1] 1.72ns
:1  %tmp = add i8 %phi_mul7, %y_cast1

ST_6: tmp_cast [1/1] 0.00ns
:2  %tmp_cast = zext i8 %tmp to i12

ST_6: tmp2 [1/1] 6.38ns
:3  %tmp2 = mul i12 %I_cast, %tmp_cast

ST_6: y_1_cast [1/1] 0.00ns
:5  %y_1_cast = zext i5 %y_1 to i9

ST_6: tmp9 [1/1] 1.84ns
:6  %tmp9 = add i9 %tmp_4, %y_1_cast

ST_6: empty_19 [1/1] 0.00ns
:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp_7)

ST_6: stg_116 [1/1] 0.00ns
:1  br label %5


 <State 7>: 8.34ns
ST_7: i_index [1/1] 1.84ns
:4  %i_index = add i12 %x_cast2, %tmp2

ST_7: tmp9_cast_cast [1/1] 0.00ns
:7  %tmp9_cast_cast = zext i9 %tmp9 to i13

ST_7: tmp1 [1/1] 6.38ns
:8  %tmp1 = mul i13 %tmp_cast5_cast, %tmp9_cast_cast

ST_7: o_index [1/1] 1.96ns
:9  %o_index = add i13 %tmp1, %tmp_6_cast

ST_7: zext4_cast [1/1] 0.00ns
:10  %zext4_cast = zext i12 %i_index to i26

ST_7: mul5 [1/1] 6.38ns
:11  %mul5 = mul i26 %zext4_cast, 6473

ST_7: tmp_11 [1/1] 0.00ns
:12  %tmp_11 = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %mul5, i32 22, i32 25)

ST_7: newIndex [16/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648


 <State 8>: 6.38ns
ST_8: newIndex [15/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648

ST_8: zext1_cast [1/1] 0.00ns
:34  %zext1_cast = zext i13 %o_index to i28

ST_8: mul2 [1/1] 6.38ns
:35  %mul2 = mul i28 %zext1_cast, 12946

ST_8: tmp_12 [1/1] 0.00ns
:36  %tmp_12 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul2, i32 23, i32 27)

ST_8: newIndex4 [17/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 9>: 4.45ns
ST_9: newIndex [14/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648

ST_9: newIndex4 [16/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 10>: 4.45ns
ST_10: newIndex [13/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648

ST_10: newIndex4 [15/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 11>: 4.45ns
ST_11: newIndex [12/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648

ST_11: newIndex4 [14/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 12>: 4.45ns
ST_12: newIndex [11/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648

ST_12: newIndex4 [13/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 13>: 4.45ns
ST_13: newIndex [10/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648

ST_13: newIndex4 [12/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 14>: 4.45ns
ST_14: newIndex [9/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648

ST_14: newIndex4 [11/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 15>: 4.45ns
ST_15: newIndex [8/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648

ST_15: newIndex4 [10/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 16>: 4.45ns
ST_16: newIndex [7/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648

ST_16: newIndex4 [9/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 17>: 4.45ns
ST_17: newIndex [6/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648

ST_17: newIndex4 [8/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 18>: 4.45ns
ST_18: newIndex [5/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648

ST_18: newIndex4 [7/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 19>: 4.45ns
ST_19: newIndex [4/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648

ST_19: newIndex4 [6/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 20>: 4.45ns
ST_20: newIndex [3/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648

ST_20: newIndex4 [5/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 21>: 4.45ns
ST_21: newIndex [2/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648

ST_21: newIndex4 [4/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 22>: 6.77ns
ST_22: newIndex [1/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 648

ST_22: newIndex3 [1/1] 0.00ns
:16  %newIndex3 = zext i12 %newIndex to i64

ST_22: input_0_addr [1/1] 0.00ns
:17  %input_0_addr = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex3

ST_22: input_0_load [2/2] 2.39ns
:18  %input_0_load = load i1* %input_0_addr, align 1

ST_22: input_1_addr [1/1] 0.00ns
:19  %input_1_addr = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex3

ST_22: input_1_load [2/2] 2.39ns
:20  %input_1_load = load i1* %input_1_addr, align 1

ST_22: input_2_addr [1/1] 0.00ns
:21  %input_2_addr = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex3

ST_22: input_2_load [2/2] 2.39ns
:22  %input_2_load = load i1* %input_2_addr, align 1

ST_22: input_3_addr [1/1] 0.00ns
:23  %input_3_addr = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex3

ST_22: input_3_load [2/2] 2.39ns
:24  %input_3_load = load i1* %input_3_addr, align 1

ST_22: input_4_addr [1/1] 0.00ns
:25  %input_4_addr = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex3

ST_22: input_4_load [2/2] 2.39ns
:26  %input_4_load = load i1* %input_4_addr, align 1

ST_22: input_5_addr [1/1] 0.00ns
:27  %input_5_addr = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex3

ST_22: input_5_load [2/2] 2.39ns
:28  %input_5_load = load i1* %input_5_addr, align 1

ST_22: input_6_addr [1/1] 0.00ns
:29  %input_6_addr = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex3

ST_22: input_6_load [2/2] 2.39ns
:30  %input_6_load = load i1* %input_6_addr, align 1

ST_22: input_7_addr [1/1] 0.00ns
:31  %input_7_addr = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex3

ST_22: input_7_load [2/2] 2.39ns
:32  %input_7_load = load i1* %input_7_addr, align 1

ST_22: newIndex4 [3/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 23>: 4.45ns
ST_23: arrayNo [1/1] 0.00ns
:13  %arrayNo = sext i4 %tmp_11 to i12

ST_23: arrayNo_cast [1/1] 0.00ns
:14  %arrayNo_cast = zext i12 %arrayNo to i32

ST_23: input_0_load [1/2] 2.39ns
:18  %input_0_load = load i1* %input_0_addr, align 1

ST_23: input_1_load [1/2] 2.39ns
:20  %input_1_load = load i1* %input_1_addr, align 1

ST_23: input_2_load [1/2] 2.39ns
:22  %input_2_load = load i1* %input_2_addr, align 1

ST_23: input_3_load [1/2] 2.39ns
:24  %input_3_load = load i1* %input_3_addr, align 1

ST_23: input_4_load [1/2] 2.39ns
:26  %input_4_load = load i1* %input_4_addr, align 1

ST_23: input_5_load [1/2] 2.39ns
:28  %input_5_load = load i1* %input_5_addr, align 1

ST_23: input_6_load [1/2] 2.39ns
:30  %input_6_load = load i1* %input_6_addr, align 1

ST_23: input_7_load [1/2] 2.39ns
:32  %input_7_load = load i1* %input_7_addr, align 1

ST_23: tmp_6 [1/1] 1.94ns
:33  %tmp_6 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load, i1 %input_1_load, i1 %input_2_load, i1 %input_3_load, i1 %input_4_load, i1 %input_5_load, i1 %input_6_load, i1 %input_7_load, i32 %arrayNo_cast)

ST_23: newIndex4 [2/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648


 <State 24>: 6.84ns
ST_24: stg_187 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind

ST_24: arrayNo2 [1/1] 0.00ns
:37  %arrayNo2 = sext i5 %tmp_12 to i13

ST_24: newIndex4 [1/17] 4.45ns
:38  %newIndex4 = urem i13 %o_index, 648

ST_24: newIndex5 [1/1] 0.00ns
:39  %newIndex5 = zext i13 %newIndex4 to i64

ST_24: output_0_addr_512 [1/1] 0.00ns
:40  %output_0_addr_512 = getelementptr [648 x i1]* %output_0, i64 0, i64 %newIndex5

ST_24: output_1_addr_1 [1/1] 0.00ns
:41  %output_1_addr_1 = getelementptr [648 x i1]* %output_1, i64 0, i64 %newIndex5

ST_24: output_2_addr_1 [1/1] 0.00ns
:42  %output_2_addr_1 = getelementptr [648 x i1]* %output_2, i64 0, i64 %newIndex5

ST_24: output_3_addr_1 [1/1] 0.00ns
:43  %output_3_addr_1 = getelementptr [648 x i1]* %output_3, i64 0, i64 %newIndex5

ST_24: output_4_addr_1 [1/1] 0.00ns
:44  %output_4_addr_1 = getelementptr [648 x i1]* %output_4, i64 0, i64 %newIndex5

ST_24: output_5_addr_1 [1/1] 0.00ns
:45  %output_5_addr_1 = getelementptr [648 x i1]* %output_5, i64 0, i64 %newIndex5

ST_24: output_6_addr_1 [1/1] 0.00ns
:46  %output_6_addr_1 = getelementptr [648 x i1]* %output_6, i64 0, i64 %newIndex5

ST_24: output_7_addr_1 [1/1] 0.00ns
:47  %output_7_addr_1 = getelementptr [648 x i1]* %output_7, i64 0, i64 %newIndex5

ST_24: stg_199 [1/1] 1.91ns
:48  switch i13 %arrayNo2, label %branch7 [
    i13 0, label %branch0
    i13 1, label %branch1
    i13 2, label %branch2
    i13 3, label %branch3
    i13 4, label %branch4
    i13 5, label %branch5
    i13 6, label %branch6
  ]

ST_24: stg_200 [1/1] 2.39ns
branch6:0  store i1 %tmp_6, i1* %output_6_addr_1, align 1

ST_24: stg_201 [1/1] 0.00ns
branch6:1  br label %9

ST_24: stg_202 [1/1] 2.39ns
branch5:0  store i1 %tmp_6, i1* %output_5_addr_1, align 1

ST_24: stg_203 [1/1] 0.00ns
branch5:1  br label %9

ST_24: stg_204 [1/1] 2.39ns
branch4:0  store i1 %tmp_6, i1* %output_4_addr_1, align 1

ST_24: stg_205 [1/1] 0.00ns
branch4:1  br label %9

ST_24: stg_206 [1/1] 2.39ns
branch3:0  store i1 %tmp_6, i1* %output_3_addr_1, align 1

ST_24: stg_207 [1/1] 0.00ns
branch3:1  br label %9

ST_24: stg_208 [1/1] 2.39ns
branch2:0  store i1 %tmp_6, i1* %output_2_addr_1, align 1

ST_24: stg_209 [1/1] 0.00ns
branch2:1  br label %9

ST_24: stg_210 [1/1] 2.39ns
branch1:0  store i1 %tmp_6, i1* %output_1_addr_1, align 1

ST_24: stg_211 [1/1] 0.00ns
branch1:1  br label %9

ST_24: stg_212 [1/1] 2.39ns
branch0:0  store i1 %tmp_6, i1* %output_0_addr_512, align 1

ST_24: stg_213 [1/1] 0.00ns
branch0:1  br label %9

ST_24: stg_214 [1/1] 2.39ns
branch7:0  store i1 %tmp_6, i1* %output_7_addr_1, align 1

ST_24: stg_215 [1/1] 0.00ns
branch7:1  br label %9

ST_24: stg_216 [1/1] 0.00ns
:0  br label %7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
I_read            (read             ) [ 0011111111111111111111111]
M_read            (read             ) [ 0011000000000000000000000]
tmp_3             (trunc            ) [ 0000000000000000000000000]
tmp_s             (add              ) [ 0000000000000000000000000]
tmp_cast5_cast    (zext             ) [ 0011111111111111111111111]
tmp_cast_cast     (zext             ) [ 0011111111111111111111111]
stg_31            (br               ) [ 0111000000000000000000000]
i                 (phi              ) [ 0010000000000000000000000]
phi_mul           (phi              ) [ 0010000000000000000000000]
phi_urem          (phi              ) [ 0011000000000000000000000]
exitcond1         (icmp             ) [ 0011000000000000000000000]
empty             (speclooptripcount) [ 0000000000000000000000000]
i_1               (add              ) [ 0111000000000000000000000]
stg_38            (br               ) [ 0000000000000000000000000]
stg_39            (specloopname     ) [ 0000000000000000000000000]
next_mul          (add              ) [ 0111000000000000000000000]
tmp_9             (partselect       ) [ 0011000000000000000000000]
newIndex2         (zext             ) [ 0000000000000000000000000]
output_0_addr     (getelementptr    ) [ 0000000000000000000000000]
output_1_addr     (getelementptr    ) [ 0000000000000000000000000]
output_2_addr     (getelementptr    ) [ 0000000000000000000000000]
output_3_addr     (getelementptr    ) [ 0000000000000000000000000]
output_4_addr     (getelementptr    ) [ 0000000000000000000000000]
output_5_addr     (getelementptr    ) [ 0000000000000000000000000]
output_6_addr     (getelementptr    ) [ 0000000000000000000000000]
output_7_addr     (getelementptr    ) [ 0000000000000000000000000]
stg_51            (switch           ) [ 0000000000000000000000000]
stg_52            (store            ) [ 0000000000000000000000000]
stg_53            (br               ) [ 0000000000000000000000000]
stg_54            (store            ) [ 0000000000000000000000000]
stg_55            (br               ) [ 0000000000000000000000000]
stg_56            (store            ) [ 0000000000000000000000000]
stg_57            (br               ) [ 0000000000000000000000000]
stg_58            (store            ) [ 0000000000000000000000000]
stg_59            (br               ) [ 0000000000000000000000000]
stg_60            (store            ) [ 0000000000000000000000000]
stg_61            (br               ) [ 0000000000000000000000000]
stg_62            (store            ) [ 0000000000000000000000000]
stg_63            (br               ) [ 0000000000000000000000000]
stg_64            (store            ) [ 0000000000000000000000000]
stg_65            (br               ) [ 0000000000000000000000000]
stg_66            (store            ) [ 0000000000000000000000000]
stg_67            (br               ) [ 0000000000000000000000000]
tmp_8             (trunc            ) [ 0000111111111111111111111]
I_cast6           (zext             ) [ 0000111111111111111111111]
I_cast            (zext             ) [ 0000111111111111111111111]
stg_71            (br               ) [ 0011111111111111111111111]
next_urem         (add              ) [ 0000000000000000000000000]
tmp_10            (icmp             ) [ 0000000000000000000000000]
idx_urem          (select           ) [ 0111000000000000000000000]
stg_75            (br               ) [ 0111000000000000000000000]
m                 (phi              ) [ 0000100000000000000000000]
phi_mul7          (phi              ) [ 0000101111111111111111111]
next_mul8         (add              ) [ 0010111111111111111111111]
m_cast4_cast      (zext             ) [ 0000000000000000000000000]
m_cast            (zext             ) [ 0000000000000000000000000]
tmp_2             (icmp             ) [ 0000111111111111111111111]
empty_16          (speclooptripcount) [ 0000000000000000000000000]
m_1               (add              ) [ 0010111111111111111111111]
stg_84            (br               ) [ 0000000000000000000000000]
stg_85            (specloopname     ) [ 0000000000000000000000000]
tmp_1             (specregionbegin  ) [ 0000011111111111111111111]
tmp_4             (mul              ) [ 0000011111111111111111111]
stg_88            (br               ) [ 0000111111111111111111111]
stg_89            (ret              ) [ 0000000000000000000000000]
x                 (phi              ) [ 0000010000000000000000000]
x_cast2           (zext             ) [ 0000001111111111111111111]
x_cast            (zext             ) [ 0000000000000000000000000]
tmp_5             (icmp             ) [ 0000111111111111111111111]
empty_17          (speclooptripcount) [ 0000000000000000000000000]
x_1               (add              ) [ 0000111111111111111111111]
stg_96            (br               ) [ 0000000000000000000000000]
stg_97            (specloopname     ) [ 0000000000000000000000000]
tmp_7             (specregionbegin  ) [ 0000001111111111111111111]
tmp_6_cast        (zext             ) [ 0000001111111111111111111]
stg_100           (br               ) [ 0000111111111111111111111]
empty_20          (specregionend    ) [ 0000000000000000000000000]
stg_102           (br               ) [ 0010111111111111111111111]
y                 (phi              ) [ 0000001000000000000000000]
y_cast1           (zext             ) [ 0000000000000000000000000]
y_cast            (zext             ) [ 0000000000000000000000000]
exitcond          (icmp             ) [ 0000111111111111111111111]
empty_18          (speclooptripcount) [ 0000000000000000000000000]
y_1               (add              ) [ 0000111111111111111111111]
stg_109           (br               ) [ 0000000000000000000000000]
tmp               (add              ) [ 0000000000000000000000000]
tmp_cast          (zext             ) [ 0000000000000000000000000]
tmp2              (mul              ) [ 0000000100000000000000000]
y_1_cast          (zext             ) [ 0000000000000000000000000]
tmp9              (add              ) [ 0000000100000000000000000]
empty_19          (specregionend    ) [ 0000000000000000000000000]
stg_116           (br               ) [ 0000111111111111111111111]
i_index           (add              ) [ 0000000011111111111111100]
tmp9_cast_cast    (zext             ) [ 0000000000000000000000000]
tmp1              (mul              ) [ 0000000000000000000000000]
o_index           (add              ) [ 0000000011111111111111111]
zext4_cast        (zext             ) [ 0000000000000000000000000]
mul5              (mul              ) [ 0000000000000000000000000]
tmp_11            (partselect       ) [ 0000000011111111111111110]
zext1_cast        (zext             ) [ 0000000000000000000000000]
mul2              (mul              ) [ 0000000000000000000000000]
tmp_12            (partselect       ) [ 0000000001111111111111111]
newIndex          (urem             ) [ 0000000000000000000000000]
newIndex3         (zext             ) [ 0000000000000000000000000]
input_0_addr      (getelementptr    ) [ 0000000000000000000000010]
input_1_addr      (getelementptr    ) [ 0000000000000000000000010]
input_2_addr      (getelementptr    ) [ 0000000000000000000000010]
input_3_addr      (getelementptr    ) [ 0000000000000000000000010]
input_4_addr      (getelementptr    ) [ 0000000000000000000000010]
input_5_addr      (getelementptr    ) [ 0000000000000000000000010]
input_6_addr      (getelementptr    ) [ 0000000000000000000000010]
input_7_addr      (getelementptr    ) [ 0000000000000000000000010]
arrayNo           (sext             ) [ 0000000000000000000000000]
arrayNo_cast      (zext             ) [ 0000000000000000000000000]
input_0_load      (load             ) [ 0000000000000000000000000]
input_1_load      (load             ) [ 0000000000000000000000000]
input_2_load      (load             ) [ 0000000000000000000000000]
input_3_load      (load             ) [ 0000000000000000000000000]
input_4_load      (load             ) [ 0000000000000000000000000]
input_5_load      (load             ) [ 0000000000000000000000000]
input_6_load      (load             ) [ 0000000000000000000000000]
input_7_load      (load             ) [ 0000000000000000000000000]
tmp_6             (mux              ) [ 0000000000000000000000001]
stg_187           (specloopname     ) [ 0000000000000000000000000]
arrayNo2          (sext             ) [ 0000111111111111111111111]
newIndex4         (urem             ) [ 0000000000000000000000000]
newIndex5         (zext             ) [ 0000000000000000000000000]
output_0_addr_512 (getelementptr    ) [ 0000000000000000000000000]
output_1_addr_1   (getelementptr    ) [ 0000000000000000000000000]
output_2_addr_1   (getelementptr    ) [ 0000000000000000000000000]
output_3_addr_1   (getelementptr    ) [ 0000000000000000000000000]
output_4_addr_1   (getelementptr    ) [ 0000000000000000000000000]
output_5_addr_1   (getelementptr    ) [ 0000000000000000000000000]
output_6_addr_1   (getelementptr    ) [ 0000000000000000000000000]
output_7_addr_1   (getelementptr    ) [ 0000000000000000000000000]
stg_199           (switch           ) [ 0000000000000000000000000]
stg_200           (store            ) [ 0000000000000000000000000]
stg_201           (br               ) [ 0000000000000000000000000]
stg_202           (store            ) [ 0000000000000000000000000]
stg_203           (br               ) [ 0000000000000000000000000]
stg_204           (store            ) [ 0000000000000000000000000]
stg_205           (br               ) [ 0000000000000000000000000]
stg_206           (store            ) [ 0000000000000000000000000]
stg_207           (br               ) [ 0000000000000000000000000]
stg_208           (store            ) [ 0000000000000000000000000]
stg_209           (br               ) [ 0000000000000000000000000]
stg_210           (store            ) [ 0000000000000000000000000]
stg_211           (br               ) [ 0000000000000000000000000]
stg_212           (store            ) [ 0000000000000000000000000]
stg_213           (br               ) [ 0000000000000000000000000]
stg_214           (store            ) [ 0000000000000000000000000]
stg_215           (br               ) [ 0000000000000000000000000]
stg_216           (br               ) [ 0000111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="M">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="I">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="I_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="I_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="M_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="output_0_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="13" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="output_1_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="13" slack="0"/>
<pin id="159" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_addr/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="output_2_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="13" slack="0"/>
<pin id="166" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_2_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="output_3_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="13" slack="0"/>
<pin id="173" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_3_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="output_4_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="13" slack="0"/>
<pin id="180" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_4_addr/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="output_5_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="13" slack="0"/>
<pin id="187" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_5_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="output_6_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="13" slack="0"/>
<pin id="194" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_6_addr/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="output_7_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="13" slack="0"/>
<pin id="201" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_7_addr/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_52/2 stg_200/24 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_54/2 stg_202/24 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_56/2 stg_204/24 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_58/2 stg_206/24 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_60/2 stg_208/24 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_62/2 stg_210/24 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_64/2 stg_212/24 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_66/2 stg_214/24 "/>
</bind>
</comp>

<comp id="252" class="1004" name="input_0_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="11" slack="0"/>
<pin id="256" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/22 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/22 "/>
</bind>
</comp>

<comp id="264" class="1004" name="input_1_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="11" slack="0"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/22 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/22 "/>
</bind>
</comp>

<comp id="276" class="1004" name="input_2_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="11" slack="0"/>
<pin id="280" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/22 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_load/22 "/>
</bind>
</comp>

<comp id="288" class="1004" name="input_3_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="11" slack="0"/>
<pin id="292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr/22 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_load/22 "/>
</bind>
</comp>

<comp id="300" class="1004" name="input_4_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="11" slack="0"/>
<pin id="304" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_4_addr/22 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_4_load/22 "/>
</bind>
</comp>

<comp id="312" class="1004" name="input_5_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="11" slack="0"/>
<pin id="316" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_5_addr/22 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_5_load/22 "/>
</bind>
</comp>

<comp id="324" class="1004" name="input_6_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="11" slack="0"/>
<pin id="328" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_6_addr/22 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_6_load/22 "/>
</bind>
</comp>

<comp id="336" class="1004" name="input_7_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="11" slack="0"/>
<pin id="340" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_7_addr/22 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_7_load/22 "/>
</bind>
</comp>

<comp id="348" class="1004" name="output_0_addr_512_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="11" slack="0"/>
<pin id="352" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_512/24 "/>
</bind>
</comp>

<comp id="355" class="1004" name="output_1_addr_1_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="11" slack="0"/>
<pin id="359" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_addr_1/24 "/>
</bind>
</comp>

<comp id="362" class="1004" name="output_2_addr_1_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="11" slack="0"/>
<pin id="366" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_2_addr_1/24 "/>
</bind>
</comp>

<comp id="369" class="1004" name="output_3_addr_1_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="11" slack="0"/>
<pin id="373" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_3_addr_1/24 "/>
</bind>
</comp>

<comp id="376" class="1004" name="output_4_addr_1_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="11" slack="0"/>
<pin id="380" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_4_addr_1/24 "/>
</bind>
</comp>

<comp id="383" class="1004" name="output_5_addr_1_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="11" slack="0"/>
<pin id="387" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_5_addr_1/24 "/>
</bind>
</comp>

<comp id="390" class="1004" name="output_6_addr_1_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="11" slack="0"/>
<pin id="394" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_6_addr_1/24 "/>
</bind>
</comp>

<comp id="397" class="1004" name="output_7_addr_1_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="11" slack="0"/>
<pin id="401" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_7_addr_1/24 "/>
</bind>
</comp>

<comp id="412" class="1005" name="i_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="13" slack="1"/>
<pin id="414" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="13" slack="0"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="phi_mul_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="27" slack="1"/>
<pin id="425" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="phi_mul_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="27" slack="0"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="434" class="1005" name="phi_urem_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="13" slack="1"/>
<pin id="436" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="phi_urem_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="13" slack="1"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="446" class="1005" name="m_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="1"/>
<pin id="448" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="450" class="1004" name="m_phi_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="1" slack="1"/>
<pin id="454" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="457" class="1005" name="phi_mul7_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="1"/>
<pin id="459" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul7 (phireg) "/>
</bind>
</comp>

<comp id="461" class="1004" name="phi_mul7_phi_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="464" dir="0" index="2" bw="1" slack="1"/>
<pin id="465" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul7/4 "/>
</bind>
</comp>

<comp id="469" class="1005" name="x_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="1"/>
<pin id="471" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="x_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="5" slack="0"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="480" class="1005" name="y_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="1"/>
<pin id="482" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="484" class="1004" name="y_phi_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="5" slack="0"/>
<pin id="488" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="0"/>
<pin id="493" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_s_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="3" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="0"/>
<pin id="498" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_cast5_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast5_cast/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_cast_cast_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="exitcond1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="13" slack="0"/>
<pin id="511" dir="0" index="1" bw="13" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="i_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="13" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="next_mul_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="27" slack="0"/>
<pin id="523" dir="0" index="1" bw="15" slack="0"/>
<pin id="524" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_9_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="4" slack="0"/>
<pin id="529" dir="0" index="1" bw="27" slack="0"/>
<pin id="530" dir="0" index="2" bw="6" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="1" index="4" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="newIndex2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="13" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex2/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_8_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="7" slack="1"/>
<pin id="551" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="I_cast6_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="1"/>
<pin id="554" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast6/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="I_cast_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="1"/>
<pin id="557" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="next_urem_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="13" slack="1"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_10_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="13" slack="0"/>
<pin id="566" dir="0" index="1" bw="13" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="idx_urem_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="13" slack="0"/>
<pin id="573" dir="0" index="2" bw="13" slack="0"/>
<pin id="574" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="next_mul8_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="0" index="1" bw="6" slack="1"/>
<pin id="581" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul8/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="m_cast4_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="0"/>
<pin id="585" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast4_cast/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="m_cast_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="0"/>
<pin id="589" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="0"/>
<pin id="593" dir="0" index="1" bw="6" slack="1"/>
<pin id="594" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="m_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_4_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="0"/>
<pin id="604" dir="0" index="1" bw="5" slack="2"/>
<pin id="605" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="x_cast2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="5" slack="0"/>
<pin id="609" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast2/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="x_cast_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="0"/>
<pin id="613" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_5_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="0"/>
<pin id="617" dir="0" index="1" bw="6" slack="3"/>
<pin id="618" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="x_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_6_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="0"/>
<pin id="628" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="y_cast1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="5" slack="0"/>
<pin id="632" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast1/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="y_cast_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="5" slack="0"/>
<pin id="636" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="exitcond_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="6" slack="0"/>
<pin id="640" dir="0" index="1" bw="6" slack="4"/>
<pin id="641" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="y_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="2"/>
<pin id="651" dir="0" index="1" bw="5" slack="0"/>
<pin id="652" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="3"/>
<pin id="661" dir="0" index="1" bw="8" slack="0"/>
<pin id="662" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="y_1_cast_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_1_cast/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp9_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="9" slack="2"/>
<pin id="670" dir="0" index="1" bw="5" slack="0"/>
<pin id="671" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="i_index_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="2"/>
<pin id="675" dir="0" index="1" bw="12" slack="1"/>
<pin id="676" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_index/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp9_cast_cast_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="1"/>
<pin id="679" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp9_cast_cast/7 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="5"/>
<pin id="682" dir="0" index="1" bw="9" slack="0"/>
<pin id="683" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="o_index_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="13" slack="0"/>
<pin id="687" dir="0" index="1" bw="5" slack="2"/>
<pin id="688" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/7 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext4_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="12" slack="0"/>
<pin id="692" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext4_cast/7 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_11_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="4" slack="0"/>
<pin id="696" dir="0" index="1" bw="26" slack="0"/>
<pin id="697" dir="0" index="2" bw="6" slack="0"/>
<pin id="698" dir="0" index="3" bw="6" slack="0"/>
<pin id="699" dir="1" index="4" bw="4" slack="16"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="grp_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="12" slack="0"/>
<pin id="705" dir="0" index="1" bw="11" slack="0"/>
<pin id="706" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="newIndex/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext1_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="13" slack="1"/>
<pin id="711" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext1_cast/8 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_12_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="5" slack="0"/>
<pin id="714" dir="0" index="1" bw="28" slack="0"/>
<pin id="715" dir="0" index="2" bw="6" slack="0"/>
<pin id="716" dir="0" index="3" bw="6" slack="0"/>
<pin id="717" dir="1" index="4" bw="5" slack="16"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="721" class="1004" name="grp_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="13" slack="1"/>
<pin id="723" dir="0" index="1" bw="11" slack="0"/>
<pin id="724" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="newIndex4/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="newIndex3_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="11" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex3/22 "/>
</bind>
</comp>

<comp id="738" class="1004" name="arrayNo_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="4" slack="16"/>
<pin id="740" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="arrayNo/23 "/>
</bind>
</comp>

<comp id="741" class="1004" name="arrayNo_cast_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="0"/>
<pin id="743" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/23 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_6_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="0" index="2" bw="1" slack="0"/>
<pin id="749" dir="0" index="3" bw="1" slack="0"/>
<pin id="750" dir="0" index="4" bw="1" slack="0"/>
<pin id="751" dir="0" index="5" bw="1" slack="0"/>
<pin id="752" dir="0" index="6" bw="1" slack="0"/>
<pin id="753" dir="0" index="7" bw="1" slack="0"/>
<pin id="754" dir="0" index="8" bw="1" slack="0"/>
<pin id="755" dir="0" index="9" bw="12" slack="0"/>
<pin id="756" dir="1" index="10" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_6/23 "/>
</bind>
</comp>

<comp id="767" class="1004" name="arrayNo2_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="5" slack="16"/>
<pin id="769" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="arrayNo2/24 "/>
</bind>
</comp>

<comp id="770" class="1004" name="newIndex5_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="11" slack="0"/>
<pin id="772" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex5/24 "/>
</bind>
</comp>

<comp id="782" class="1007" name="mul2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="13" slack="0"/>
<pin id="784" dir="0" index="1" bw="15" slack="0"/>
<pin id="785" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul2/8 "/>
</bind>
</comp>

<comp id="789" class="1007" name="mul5_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="12" slack="0"/>
<pin id="791" dir="0" index="1" bw="14" slack="0"/>
<pin id="792" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul5/7 "/>
</bind>
</comp>

<comp id="796" class="1005" name="I_read_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="6" slack="1"/>
<pin id="798" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="I_read "/>
</bind>
</comp>

<comp id="804" class="1005" name="M_read_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="7" slack="1"/>
<pin id="806" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="M_read "/>
</bind>
</comp>

<comp id="809" class="1005" name="tmp_cast5_cast_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="13" slack="5"/>
<pin id="811" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="tmp_cast5_cast "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_cast_cast_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="9" slack="2"/>
<pin id="816" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast_cast "/>
</bind>
</comp>

<comp id="822" class="1005" name="i_1_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="13" slack="0"/>
<pin id="824" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="827" class="1005" name="next_mul_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="27" slack="0"/>
<pin id="829" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_8_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="6" slack="1"/>
<pin id="837" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="840" class="1005" name="I_cast6_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="1"/>
<pin id="842" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="I_cast6 "/>
</bind>
</comp>

<comp id="845" class="1005" name="I_cast_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="12" slack="3"/>
<pin id="847" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="I_cast "/>
</bind>
</comp>

<comp id="850" class="1005" name="idx_urem_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="13" slack="1"/>
<pin id="852" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="855" class="1005" name="next_mul8_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul8 "/>
</bind>
</comp>

<comp id="863" class="1005" name="m_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="5" slack="0"/>
<pin id="865" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="tmp_4_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="9" slack="2"/>
<pin id="870" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="873" class="1005" name="x_cast2_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="12" slack="2"/>
<pin id="875" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="x_cast2 "/>
</bind>
</comp>

<comp id="881" class="1005" name="x_1_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="5" slack="0"/>
<pin id="883" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="886" class="1005" name="tmp_6_cast_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="13" slack="2"/>
<pin id="888" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="894" class="1005" name="y_1_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="0"/>
<pin id="896" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="tmp2_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="12" slack="1"/>
<pin id="901" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp9_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="9" slack="1"/>
<pin id="906" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="909" class="1005" name="i_index_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="12" slack="1"/>
<pin id="911" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_index "/>
</bind>
</comp>

<comp id="914" class="1005" name="o_index_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="13" slack="1"/>
<pin id="916" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="920" class="1005" name="tmp_11_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="4" slack="16"/>
<pin id="922" dir="1" index="1" bw="4" slack="16"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="925" class="1005" name="tmp_12_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="5" slack="16"/>
<pin id="927" dir="1" index="1" bw="5" slack="16"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="930" class="1005" name="input_0_addr_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="10" slack="1"/>
<pin id="932" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="935" class="1005" name="input_1_addr_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="1"/>
<pin id="937" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="940" class="1005" name="input_2_addr_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="10" slack="1"/>
<pin id="942" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr "/>
</bind>
</comp>

<comp id="945" class="1005" name="input_3_addr_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="10" slack="1"/>
<pin id="947" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_3_addr "/>
</bind>
</comp>

<comp id="950" class="1005" name="input_4_addr_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="10" slack="1"/>
<pin id="952" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_4_addr "/>
</bind>
</comp>

<comp id="955" class="1005" name="input_5_addr_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="10" slack="1"/>
<pin id="957" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_5_addr "/>
</bind>
</comp>

<comp id="960" class="1005" name="input_6_addr_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="10" slack="1"/>
<pin id="962" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_6_addr "/>
</bind>
</comp>

<comp id="965" class="1005" name="input_7_addr_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="10" slack="1"/>
<pin id="967" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_7_addr "/>
</bind>
</comp>

<comp id="970" class="1005" name="tmp_6_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="1"/>
<pin id="972" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="140"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="66" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="66" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="66" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="66" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="66" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="66" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="66" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="82" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="209"><net_src comp="190" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="82" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="215"><net_src comp="183" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="82" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="221"><net_src comp="176" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="82" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="227"><net_src comp="169" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="82" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="233"><net_src comp="162" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="82" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="239"><net_src comp="155" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="82" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="245"><net_src comp="148" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="82" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="251"><net_src comp="197" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="66" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="66" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="66" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="8" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="66" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="10" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="66" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="12" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="66" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="14" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="66" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="16" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="66" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="18" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="66" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="20" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="22" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="66" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="24" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="66" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="26" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="66" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="28" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="66" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="30" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="390" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="405"><net_src comp="383" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="406"><net_src comp="376" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="407"><net_src comp="369" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="408"><net_src comp="362" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="409"><net_src comp="355" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="410"><net_src comp="348" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="411"><net_src comp="397" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="415"><net_src comp="42" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="44" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="42" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="438" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="449"><net_src comp="86" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="446" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="460"><net_src comp="88" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="457" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="468"><net_src comp="461" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="472"><net_src comp="86" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="479"><net_src comp="469" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="86" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="136" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="40" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="495" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="416" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="46" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="416" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="52" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="427" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="58" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="533"><net_src comp="60" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="427" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="62" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="64" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="540"><net_src comp="438" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="543"><net_src comp="537" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="544"><net_src comp="537" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="546"><net_src comp="537" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="547"><net_src comp="537" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="548"><net_src comp="537" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="562"><net_src comp="434" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="52" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="84" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="558" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="42" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="461" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="450" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="450" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="450" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="94" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="583" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="473" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="473" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="473" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="94" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="484" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="484" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="634" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="647"><net_src comp="484" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="94" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="457" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="630" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="643" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="684"><net_src comp="677" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="680" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="673" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="700"><net_src comp="108" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="110" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="702"><net_src comp="112" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="707"><net_src comp="673" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="114" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="718"><net_src comp="118" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="62" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="720"><net_src comp="120" pin="0"/><net_sink comp="712" pin=3"/></net>

<net id="725"><net_src comp="84" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="703" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="733"><net_src comp="726" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="734"><net_src comp="726" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="735"><net_src comp="726" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="736"><net_src comp="726" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="737"><net_src comp="726" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="757"><net_src comp="122" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="758"><net_src comp="259" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="759"><net_src comp="271" pin="2"/><net_sink comp="745" pin=2"/></net>

<net id="760"><net_src comp="283" pin="2"/><net_sink comp="745" pin=3"/></net>

<net id="761"><net_src comp="295" pin="2"/><net_sink comp="745" pin=4"/></net>

<net id="762"><net_src comp="307" pin="2"/><net_sink comp="745" pin=5"/></net>

<net id="763"><net_src comp="319" pin="2"/><net_sink comp="745" pin=6"/></net>

<net id="764"><net_src comp="331" pin="2"/><net_sink comp="745" pin=7"/></net>

<net id="765"><net_src comp="343" pin="2"/><net_sink comp="745" pin=8"/></net>

<net id="766"><net_src comp="741" pin="1"/><net_sink comp="745" pin=9"/></net>

<net id="773"><net_src comp="721" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="777"><net_src comp="770" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="778"><net_src comp="770" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="779"><net_src comp="770" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="780"><net_src comp="770" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="781"><net_src comp="770" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="786"><net_src comp="709" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="116" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="788"><net_src comp="782" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="793"><net_src comp="690" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="106" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="795"><net_src comp="789" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="799"><net_src comp="136" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="802"><net_src comp="796" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="803"><net_src comp="796" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="807"><net_src comp="142" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="812"><net_src comp="501" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="817"><net_src comp="505" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="825"><net_src comp="515" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="830"><net_src comp="521" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="838"><net_src comp="549" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="843"><net_src comp="552" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="848"><net_src comp="555" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="853"><net_src comp="570" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="858"><net_src comp="578" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="866"><net_src comp="596" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="871"><net_src comp="602" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="876"><net_src comp="607" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="884"><net_src comp="620" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="889"><net_src comp="626" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="897"><net_src comp="643" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="902"><net_src comp="659" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="907"><net_src comp="668" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="912"><net_src comp="673" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="917"><net_src comp="685" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="923"><net_src comp="694" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="928"><net_src comp="712" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="933"><net_src comp="252" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="938"><net_src comp="264" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="943"><net_src comp="276" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="948"><net_src comp="288" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="953"><net_src comp="300" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="958"><net_src comp="312" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="963"><net_src comp="324" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="968"><net_src comp="336" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="973"><net_src comp="745" pin="10"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="976"><net_src comp="970" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="977"><net_src comp="970" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="978"><net_src comp="970" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="979"><net_src comp="970" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="980"><net_src comp="970" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="981"><net_src comp="970" pin="1"/><net_sink comp="246" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {2 24 }
	Port: output_1 | {2 24 }
	Port: output_2 | {2 24 }
	Port: output_3 | {2 24 }
	Port: output_4 | {2 24 }
	Port: output_5 | {2 24 }
	Port: output_6 | {2 24 }
	Port: output_7 | {2 24 }
 - Input state : 
	Port: dut_pad : input_0 | {22 23 }
	Port: dut_pad : input_1 | {22 23 }
	Port: dut_pad : input_2 | {22 23 }
	Port: dut_pad : input_3 | {22 23 }
	Port: dut_pad : input_4 | {22 23 }
	Port: dut_pad : input_5 | {22 23 }
	Port: dut_pad : input_6 | {22 23 }
	Port: dut_pad : input_7 | {22 23 }
	Port: dut_pad : M | {1 }
	Port: dut_pad : I | {1 }
  - Chain level:
	State 1
		tmp_s : 1
		tmp_cast5_cast : 2
		tmp_cast_cast : 2
	State 2
		exitcond1 : 1
		i_1 : 1
		stg_38 : 2
		next_mul : 1
		tmp_9 : 1
		newIndex2 : 1
		output_0_addr : 2
		output_1_addr : 2
		output_2_addr : 2
		output_3_addr : 2
		output_4_addr : 2
		output_5_addr : 2
		output_6_addr : 2
		output_7_addr : 2
		stg_51 : 2
		stg_52 : 3
		stg_54 : 3
		stg_56 : 3
		stg_58 : 3
		stg_60 : 3
		stg_62 : 3
		stg_64 : 3
		stg_66 : 3
	State 3
		tmp_10 : 1
		idx_urem : 2
	State 4
		next_mul8 : 1
		m_cast4_cast : 1
		m_cast : 1
		tmp_2 : 2
		m_1 : 1
		stg_84 : 3
		tmp_4 : 2
	State 5
		x_cast2 : 1
		x_cast : 1
		tmp_5 : 2
		x_1 : 1
		stg_96 : 3
		tmp_6_cast : 2
	State 6
		y_cast1 : 1
		y_cast : 1
		exitcond : 2
		y_1 : 1
		stg_109 : 3
		tmp : 2
		tmp_cast : 3
		tmp2 : 4
		y_1_cast : 2
		tmp9 : 3
	State 7
		tmp1 : 1
		o_index : 2
		zext4_cast : 1
		mul5 : 2
		tmp_11 : 3
		newIndex : 1
	State 8
		mul2 : 1
		tmp_12 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		newIndex3 : 1
		input_0_addr : 2
		input_0_load : 3
		input_1_addr : 2
		input_1_load : 3
		input_2_addr : 2
		input_2_load : 3
		input_3_addr : 2
		input_3_load : 3
		input_4_addr : 2
		input_4_load : 3
		input_5_addr : 2
		input_5_load : 3
		input_6_addr : 2
		input_6_load : 3
		input_7_addr : 2
		input_7_load : 3
	State 23
		arrayNo_cast : 1
		tmp_6 : 2
	State 24
		newIndex5 : 1
		output_0_addr_512 : 2
		output_1_addr_1 : 2
		output_2_addr_1 : 2
		output_3_addr_1 : 2
		output_4_addr_1 : 2
		output_5_addr_1 : 2
		output_6_addr_1 : 2
		output_7_addr_1 : 2
		stg_199 : 1
		stg_200 : 3
		stg_202 : 3
		stg_204 : 3
		stg_206 : 3
		stg_208 : 3
		stg_210 : 3
		stg_212 : 3
		stg_214 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   urem   |       grp_fu_703      |    0    |    96   |   114   |
|          |       grp_fu_721      |    0    |   104   |   123   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_495     |    0    |    0    |    5    |
|          |       i_1_fu_515      |    0    |    0    |    13   |
|          |    next_mul_fu_521    |    0    |    0    |    27   |
|          |    next_urem_fu_558   |    0    |    0    |    13   |
|          |    next_mul8_fu_578   |    0    |    0    |    8    |
|    add   |       m_1_fu_596      |    0    |    0    |    5    |
|          |       x_1_fu_620      |    0    |    0    |    5    |
|          |       y_1_fu_643      |    0    |    0    |    5    |
|          |       tmp_fu_649      |    0    |    0    |    8    |
|          |      tmp9_fu_668      |    0    |    0    |    9    |
|          |     i_index_fu_673    |    0    |    0    |    12   |
|          |     o_index_fu_685    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |    exitcond1_fu_509   |    0    |    0    |    5    |
|          |     tmp_10_fu_564     |    0    |    0    |    5    |
|   icmp   |      tmp_2_fu_591     |    0    |    0    |    3    |
|          |      tmp_5_fu_615     |    0    |    0    |    3    |
|          |    exitcond_fu_638    |    0    |    0    |    3    |
|----------|-----------------------|---------|---------|---------|
|  select  |    idx_urem_fu_570    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_4_fu_602     |    1    |    0    |    5    |
|          |      tmp2_fu_659      |    1    |    0    |    0    |
|    mul   |      tmp1_fu_680      |    1    |    0    |    0    |
|          |      mul2_fu_782      |    1    |    0    |    0    |
|          |      mul5_fu_789      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    mux   |      tmp_6_fu_745     |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|   read   |   I_read_read_fu_136  |    0    |    0    |    0    |
|          |   M_read_read_fu_142  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |      tmp_3_fu_491     |    0    |    0    |    0    |
|          |      tmp_8_fu_549     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          | tmp_cast5_cast_fu_501 |    0    |    0    |    0    |
|          |  tmp_cast_cast_fu_505 |    0    |    0    |    0    |
|          |    newIndex2_fu_537   |    0    |    0    |    0    |
|          |     I_cast6_fu_552    |    0    |    0    |    0    |
|          |     I_cast_fu_555     |    0    |    0    |    0    |
|          |  m_cast4_cast_fu_583  |    0    |    0    |    0    |
|          |     m_cast_fu_587     |    0    |    0    |    0    |
|          |     x_cast2_fu_607    |    0    |    0    |    0    |
|          |     x_cast_fu_611     |    0    |    0    |    0    |
|   zext   |   tmp_6_cast_fu_626   |    0    |    0    |    0    |
|          |     y_cast1_fu_630    |    0    |    0    |    0    |
|          |     y_cast_fu_634     |    0    |    0    |    0    |
|          |    tmp_cast_fu_655    |    0    |    0    |    0    |
|          |    y_1_cast_fu_664    |    0    |    0    |    0    |
|          | tmp9_cast_cast_fu_677 |    0    |    0    |    0    |
|          |   zext4_cast_fu_690   |    0    |    0    |    0    |
|          |   zext1_cast_fu_709   |    0    |    0    |    0    |
|          |    newIndex3_fu_726   |    0    |    0    |    0    |
|          |  arrayNo_cast_fu_741  |    0    |    0    |    0    |
|          |    newIndex5_fu_770   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_9_fu_527     |    0    |    0    |    0    |
|partselect|     tmp_11_fu_694     |    0    |    0    |    0    |
|          |     tmp_12_fu_712     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |     arrayNo_fu_738    |    0    |    0    |    0    |
|          |    arrayNo2_fu_767    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   200   |   399   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    I_cast6_reg_840   |    8   |
|    I_cast_reg_845    |   12   |
|    I_read_reg_796    |    6   |
|    M_read_reg_804    |    7   |
|      i_1_reg_822     |   13   |
|    i_index_reg_909   |   12   |
|       i_reg_412      |   13   |
|   idx_urem_reg_850   |   13   |
| input_0_addr_reg_930 |   10   |
| input_1_addr_reg_935 |   10   |
| input_2_addr_reg_940 |   10   |
| input_3_addr_reg_945 |   10   |
| input_4_addr_reg_950 |   10   |
| input_5_addr_reg_955 |   10   |
| input_6_addr_reg_960 |   10   |
| input_7_addr_reg_965 |   10   |
|      m_1_reg_863     |    5   |
|       m_reg_446      |    5   |
|   next_mul8_reg_855  |    8   |
|   next_mul_reg_827   |   27   |
|    o_index_reg_914   |   13   |
|   phi_mul7_reg_457   |    8   |
|    phi_mul_reg_423   |   27   |
|   phi_urem_reg_434   |   13   |
|     tmp2_reg_899     |   12   |
|     tmp9_reg_904     |    9   |
|    tmp_11_reg_920    |    4   |
|    tmp_12_reg_925    |    5   |
|     tmp_4_reg_868    |    9   |
|  tmp_6_cast_reg_886  |   13   |
|     tmp_6_reg_970    |    1   |
|     tmp_8_reg_835    |    6   |
|tmp_cast5_cast_reg_809|   13   |
| tmp_cast_cast_reg_814|    9   |
|      x_1_reg_881     |    5   |
|    x_cast2_reg_873   |   12   |
|       x_reg_469      |    5   |
|      y_1_reg_894     |    5   |
|       y_reg_480      |    5   |
+----------------------+--------+
|         Total        |   383  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_204 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_204 |  p1  |   2  |   1  |    2   ||    1    |
| grp_access_fu_210 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_210 |  p1  |   2  |   1  |    2   ||    1    |
| grp_access_fu_216 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_216 |  p1  |   2  |   1  |    2   ||    1    |
| grp_access_fu_222 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_222 |  p1  |   2  |   1  |    2   ||    1    |
| grp_access_fu_228 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_228 |  p1  |   2  |   1  |    2   ||    1    |
| grp_access_fu_234 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_234 |  p1  |   2  |   1  |    2   ||    1    |
| grp_access_fu_240 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_240 |  p1  |   2  |   1  |    2   ||    1    |
| grp_access_fu_246 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_246 |  p1  |   2  |   1  |    2   ||    1    |
| grp_access_fu_259 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_271 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_283 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_295 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_307 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_319 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_331 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_343 |  p0  |   2  |  10  |   20   ||    10   |
|  phi_urem_reg_434 |  p0  |   2  |  13  |   26   ||    13   |
|  phi_mul7_reg_457 |  p0  |   2  |   8  |   16   ||    8    |
|     grp_fu_703    |  p0  |   2  |  12  |   24   ||    12   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   402  ||  42.417 ||   201   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   200  |   399  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   42   |    -   |   201  |
|  Register |    -   |    -   |   383  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   42   |   583  |   600  |
+-----------+--------+--------+--------+--------+
