

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
================================================================
* Date:           Wed Mar 22 12:24:22 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      591|      591|  5.910 us|  5.910 us|  591|  591|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH  |      589|      589|         3|          1|          1|   588|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kw = alloca i32 1"   --->   Operation 6 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kh = alloca i32 1"   --->   Operation 7 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 9 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten207 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 11 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten235 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln76_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln76"   --->   Operation 13 'read' 'sext_ln76_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln76_cast = sext i63 %sext_ln76_read"   --->   Operation 14 'sext' 'sext_ln76_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 1, void @empty_18, void @empty_17, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten235"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %f"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten207"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %c"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %kh"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %kw"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten235_load = load i10 %indvar_flatten235" [utils.cpp:76]   --->   Operation 24 'load' 'indvar_flatten235_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.77ns)   --->   "%icmp_ln76 = icmp_eq  i10 %indvar_flatten235_load, i10 588" [utils.cpp:76]   --->   Operation 25 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln76_1 = add i10 %indvar_flatten235_load, i10 1" [utils.cpp:76]   --->   Operation 26 'add' 'add_ln76_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc33.i, void %BIAS.i.exitStub" [utils.cpp:76]   --->   Operation 27 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [utils.cpp:82]   --->   Operation 28 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten207_load = load i8 %indvar_flatten207" [utils.cpp:79]   --->   Operation 29 'load' 'indvar_flatten207_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.55ns)   --->   "%icmp_ln79 = icmp_eq  i8 %indvar_flatten207_load, i8 147" [utils.cpp:79]   --->   Operation 30 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln76)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.97ns)   --->   "%xor_ln76 = xor i1 %icmp_ln79, i1 1" [utils.cpp:76]   --->   Operation 31 'xor' 'xor_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.42ns)   --->   "%icmp_ln82 = icmp_eq  i6 %indvar_flatten_load, i6 49" [utils.cpp:82]   --->   Operation 32 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln76)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.97ns)   --->   "%and_ln76_1 = and i1 %icmp_ln82, i1 %xor_ln76" [utils.cpp:76]   --->   Operation 33 'and' 'and_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%or_ln79 = or i1 %and_ln76_1, i1 %icmp_ln79" [utils.cpp:79]   --->   Operation 34 'or' 'or_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.82ns)   --->   "%add_ln82_1 = add i6 %indvar_flatten_load, i6 1" [utils.cpp:82]   --->   Operation 35 'add' 'add_ln82_1' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.18ns)   --->   "%select_ln82_3 = select i1 %or_ln79, i6 1, i6 %add_ln82_1" [utils.cpp:82]   --->   Operation 36 'select' 'select_ln82_3' <Predicate = (!icmp_ln76)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.91ns)   --->   "%add_ln79_1 = add i8 %indvar_flatten207_load, i8 1" [utils.cpp:79]   --->   Operation 37 'add' 'add_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.24ns)   --->   "%select_ln79_3 = select i1 %icmp_ln79, i8 1, i8 %add_ln79_1" [utils.cpp:79]   --->   Operation 38 'select' 'select_ln79_3' <Predicate = (!icmp_ln76)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln85 = store i10 %add_ln76_1, i10 %indvar_flatten235" [utils.cpp:85]   --->   Operation 39 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln85 = store i8 %select_ln79_3, i8 %indvar_flatten207" [utils.cpp:85]   --->   Operation 40 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln85 = store i6 %select_ln82_3, i6 %indvar_flatten" [utils.cpp:85]   --->   Operation 41 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%kh_1 = load i3 %kh" [utils.cpp:79]   --->   Operation 42 'load' 'kh_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln76_cast" [utils.cpp:76]   --->   Operation 44 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %kh_1, i4 0" [utils.cpp:79]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = (!or_ln79)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%kw_load = load i3 %kw" [utils.cpp:82]   --->   Operation 47 'load' 'kw_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [utils.cpp:76]   --->   Operation 48 'load' 'c_load' <Predicate = (!icmp_ln76 & !icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%f_load = load i3 %f" [utils.cpp:76]   --->   Operation 49 'load' 'f_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.65ns)   --->   "%add_ln76 = add i3 %f_load, i3 1" [utils.cpp:76]   --->   Operation 50 'add' 'add_ln76' <Predicate = (!icmp_ln76 & icmp_ln79)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.99ns)   --->   "%select_ln76 = select i1 %icmp_ln79, i2 0, i2 %c_load" [utils.cpp:76]   --->   Operation 51 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.98ns)   --->   "%select_ln76_1 = select i1 %icmp_ln79, i3 %add_ln76, i3 %f_load" [utils.cpp:76]   --->   Operation 52 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i3 %select_ln76_1" [utils.cpp:87]   --->   Operation 53 'zext' 'zext_ln87' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln76_1, i2 0" [utils.cpp:87]   --->   Operation 54 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i5 %tmp_1" [utils.cpp:87]   --->   Operation 55 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.78ns)   --->   "%sub_ln87 = sub i6 %zext_ln87_1, i6 %zext_ln87" [utils.cpp:87]   --->   Operation 56 'sub' 'sub_ln87' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i6 %sub_ln87" [utils.cpp:79]   --->   Operation 57 'sext' 'sext_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.13ns)   --->   "%icmp_ln85 = icmp_eq  i3 %kw_load, i3 7" [utils.cpp:85]   --->   Operation 58 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%and_ln76 = and i1 %icmp_ln85, i1 %xor_ln76" [utils.cpp:76]   --->   Operation 59 'and' 'and_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.56ns)   --->   "%add_ln79 = add i2 %select_ln76, i2 1" [utils.cpp:79]   --->   Operation 60 'add' 'add_ln79' <Predicate = (!icmp_ln76 & and_ln76_1)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.98ns)   --->   "%select_ln79 = select i1 %or_ln79, i3 0, i3 %kh_1" [utils.cpp:79]   --->   Operation 61 'select' 'select_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.99ns)   --->   "%select_ln79_1 = select i1 %and_ln76_1, i2 %add_ln79, i2 %select_ln76" [utils.cpp:79]   --->   Operation 62 'select' 'select_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i2 %select_ln79_1" [utils.cpp:87]   --->   Operation 63 'zext' 'zext_ln87_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.82ns)   --->   "%add_ln87 = add i7 %sext_ln79, i7 %zext_ln87_2" [utils.cpp:87]   --->   Operation 64 'add' 'add_ln87' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1)   --->   "%select_ln79_2 = select i1 %or_ln79, i7 0, i7 %tmp_s" [utils.cpp:79]   --->   Operation 65 'select' 'select_ln79_2' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%xor_ln79 = xor i1 %icmp_ln82, i1 1" [utils.cpp:79]   --->   Operation 66 'xor' 'xor_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%or_ln79_1 = or i1 %icmp_ln79, i1 %xor_ln79" [utils.cpp:79]   --->   Operation 67 'or' 'or_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln79 = and i1 %and_ln76, i1 %or_ln79_1" [utils.cpp:79]   --->   Operation 68 'and' 'and_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.65ns)   --->   "%add_ln82 = add i3 %select_ln79, i3 1" [utils.cpp:82]   --->   Operation 69 'add' 'add_ln82' <Predicate = (!icmp_ln76)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln82)   --->   "%or_ln82 = or i1 %and_ln79, i1 %and_ln76_1" [utils.cpp:82]   --->   Operation 70 'or' 'or_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln82)   --->   "%or_ln82_1 = or i1 %or_ln82, i1 %icmp_ln79" [utils.cpp:82]   --->   Operation 71 'or' 'or_ln82_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln82 = select i1 %or_ln82_1, i3 0, i3 %kw_load" [utils.cpp:82]   --->   Operation 72 'select' 'select_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1)   --->   "%p_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %add_ln82, i4 0" [utils.cpp:82]   --->   Operation 73 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln82_1 = select i1 %and_ln79, i7 %p_mid1, i7 %select_ln79_2" [utils.cpp:82]   --->   Operation 74 'select' 'select_ln82_1' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.98ns)   --->   "%select_ln82_2 = select i1 %and_ln79, i3 %add_ln82, i3 %select_ln79" [utils.cpp:82]   --->   Operation 75 'select' 'select_ln82_2' <Predicate = (!icmp_ln76)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr" [utils.cpp:87]   --->   Operation 76 'read' 'wt_addr_read' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%udiv = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln82_1, i32 3, i32 6" [utils.cpp:87]   --->   Operation 77 'partselect' 'udiv' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.65ns)   --->   "%add_ln85 = add i3 %select_ln82, i3 1" [utils.cpp:85]   --->   Operation 78 'add' 'add_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln85 = store i3 %select_ln76_1, i3 %f" [utils.cpp:85]   --->   Operation 79 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln85 = store i2 %select_ln79_1, i2 %c" [utils.cpp:85]   --->   Operation 80 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln85 = store i3 %select_ln82_2, i3 %kh" [utils.cpp:85]   --->   Operation 81 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln85 = store i3 %add_ln85, i3 %kw" [utils.cpp:85]   --->   Operation 82 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.24>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 588, i64 588, i64 588"   --->   Operation 84 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln87 = shl i7 %add_ln87, i7 3" [utils.cpp:87]   --->   Operation 87 'shl' 'shl_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln87_1 = sub i7 %shl_ln87, i7 %add_ln87" [utils.cpp:87]   --->   Operation 88 'sub' 'sub_ln87_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i3 %select_ln82" [utils.cpp:87]   --->   Operation 92 'zext' 'zext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln87_1 = add i7 %sub_ln87_1, i7 %zext_ln87_3" [utils.cpp:87]   --->   Operation 93 'add' 'add_ln87_1' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln87_4 = zext i7 %add_ln87_1" [utils.cpp:87]   --->   Operation 94 'zext' 'zext_ln87_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln87_4" [utils.cpp:87]   --->   Operation 95 'getelementptr' 'conv_wt_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [utils.cpp:85]   --->   Operation 96 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln87_5 = zext i7 %select_ln82_1" [utils.cpp:87]   --->   Operation 97 'zext' 'zext_ln87_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln87_6 = zext i16 %wt_addr_read" [utils.cpp:87]   --->   Operation 98 'zext' 'zext_ln87_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (3.98ns)   --->   "%shl_ln87_1 = shl i112 %zext_ln87_6, i112 %zext_ln87_5" [utils.cpp:87]   --->   Operation 99 'shl' 'shl_ln87_1' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln87 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i112 %conv_wt_buf_V" [utils.cpp:87]   --->   Operation 100 'specbramwithbyteenable' 'specbramwithbyteenable_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln87_7 = zext i4 %udiv" [utils.cpp:87]   --->   Operation 101 'zext' 'zext_ln87_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.39ns)   --->   "%shl_ln87_2 = shl i14 3, i14 %zext_ln87_7" [utils.cpp:87]   --->   Operation 102 'shl' 'shl_ln87_2' <Predicate = true> <Delay = 2.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln87 = store void @_ssdm_op_Write.bram.i112, i7 %conv_wt_buf_V_addr, i112 %shl_ln87_1, i14 %shl_ln87_2" [utils.cpp:87]   --->   Operation 103 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.inc.i" [utils.cpp:85]   --->   Operation 104 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.26ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten207') [8]  (0 ns)
	'load' operation ('indvar_flatten207_load', utils.cpp:79) on local variable 'indvar_flatten207' [36]  (0 ns)
	'icmp' operation ('icmp_ln79', utils.cpp:79) [41]  (1.55 ns)
	'xor' operation ('xor_ln76', utils.cpp:76) [50]  (0.978 ns)
	'and' operation ('and_ln76_1', utils.cpp:76) [54]  (0.978 ns)
	'or' operation ('or_ln79', utils.cpp:79) [57]  (0.978 ns)
	'select' operation ('select_ln82_3', utils.cpp:82) [94]  (1.19 ns)
	'store' operation ('store_ln85', utils.cpp:85) of variable 'select_ln82_3', utils.cpp:82 on local variable 'indvar_flatten' [101]  (1.59 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('wt_addr', utils.cpp:76) [26]  (0 ns)
	bus read operation ('wt_addr_read', utils.cpp:87) on port 'wt' (utils.cpp:87) [83]  (7.3 ns)

 <State 3>: 7.24ns
The critical path consists of the following:
	'shl' operation ('shl_ln87_1', utils.cpp:87) [86]  (3.99 ns)
	'store' operation ('store_ln87', utils.cpp:87) of constant <constant:_ssdm_op_Write.bram.i112> on array 'conv_wt_buf_V' [91]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
