{
    "CMSSW_6_2_X_2015-02-01-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-17-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-06-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-02-28-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-11-29-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-11-27-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_GEANT10_X_2015-01-03-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-26-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_GEANT10_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-07-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-10-26-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-01-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-13-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_X_2015-01-09-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-27-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-26-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-21-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-03-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-13-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-23-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-12-04-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-10-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-09-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-07-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-08-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-11-29-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-06-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-01-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-08-30-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-20-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-01-07-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-30-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-11-09-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-07-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-09-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-16-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-30-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2014-12-01-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-10-26-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-11-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-02-11-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-11-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-11-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-11-11-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT6_X_2014-12-22-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2015-01-07-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-21-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-02-24-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-01-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-11-07-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_5_X_2015-02-26-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-22-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-02-15-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEBUG_X_2014-12-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-11-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-18-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-21-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_5_X_2015-02-24-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-11-28-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-22-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-04-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-01-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-09-02-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-05-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-10-26-1100": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2015-01-01-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-11-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2014-11-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-10-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-14-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-11-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-12-09-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-05-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2015-01-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_THREADED_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-17-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-02-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-01-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-30-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-11-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-08-27-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-23-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-11-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-23-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-16-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-16-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-25-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-12-08-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-11-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-08-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-11-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-11-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-05-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-22-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-28-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-15-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-23-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-03-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-01-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-02-13-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-23-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_GEANT10_X_2014-09-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-29-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-04-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-24-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-12-08-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-02-06-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-19-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-10-13-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-01-14-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2015-02-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-12-29-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-04-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT6_X_2015-02-20-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-12-06-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-01-21-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-06-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-02-22-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-10-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-31-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-03-1200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-26-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-02-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-12-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-11-27-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-12-03-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-20-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-29-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-12-21-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_ICC_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-15-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-11-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-13-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-30-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2015-03-01-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2014-12-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-12-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-29-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-08-29-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-08-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-12-15-1800": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-09-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-03-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-03-11-0200": "slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-10-06-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-01-28-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEBUG_X_2014-12-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-20-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-26-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ICC_X_2014-10-26-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-19-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-18-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-11-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-10-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2014-12-13-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2015-03-08-0200": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2015-01-11-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2014-12-13-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_ROOT6_X_2014-08-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-03-07-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-19-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-12-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-08-25-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-01-23-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-06-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2015-02-15-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-16-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-24-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2014-12-13-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_CLANG_X_2014-08-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-22-1400": "slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-12-08-0200": "slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-08-31-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_ROOT6_X_2015-02-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-11-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-15-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-03-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-10-05-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-23-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-02-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-27-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2015-03-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2015-02-11-1400": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-18-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2014-12-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-09-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-15-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-25-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-17-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2014-12-18-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-11-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-26-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-11-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-09-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-16-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-09-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_1_DEVEL_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-22-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-06-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-09-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-13-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-17-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-10-03-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_X_2015-01-17-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-10-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-08-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_4_ROOT6_X_2015-02-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-01-08-0900": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-29-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-25-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-09-05-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-11-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-03-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-12-10-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2014-12-28-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-01-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-03-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-09-25-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-02-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-23-1300": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2014-12-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-09-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-08-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-18-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-08-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-02-04-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-03-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-22-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-28-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-09-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-27-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-17-1000": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-03-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-03-0900": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-11-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-12-05-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-21-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-10-11-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-26-0800": "slc5_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-12-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2015-02-04-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-08-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-23-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-13-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-26-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-10-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-24-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-18-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-12-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-11-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-10-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-17-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-02-05-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-11-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-03-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-11-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-27-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-14-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_GEANT10_X_2015-01-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-08-29-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2015-02-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-08-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-01-18-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-09-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_2_X_2015-01-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-20-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-28-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-25-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-09-05-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-12-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2014-12-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-10-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-04-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-27-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-01-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-11-27-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-02-03-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-02-20-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-12-17-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2014-12-04-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-09-30-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-23-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-30-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-26-0800": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-23-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-01-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-30-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-09-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-21-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-16-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-01-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_GEANT10_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-01-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-26-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-22-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-02-24-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-01-25-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-02-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-11-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-02-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-03-07-0200": "slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2015-01-04-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-26-0800": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-29-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-01-24-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-14-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-03-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-01-17-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-31-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-12-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-14-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_4_CLANG_X_2015-02-03-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-02-12-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2015-01-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-19-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-11-26-2100": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-02-1500": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-31-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-28-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-03-10-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-10-24-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-01-10-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-31-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-11-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-05-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-06-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-30-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-07-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-10-23-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-26-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2014-12-01-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-12-03-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_4_CLANG_X_2015-02-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-01-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-03-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-01-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-01-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2014-12-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-21-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-12-12-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-10-05-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-21-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-02-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-03-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-01-31-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-11-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2014-12-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-09-30-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2015-03-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2014-12-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-08-22-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-13-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-04-1000": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-20-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_CLANG_X_2014-09-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-27-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-02-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-28-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-08-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-11-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-02-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-08-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-01-15-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-02-16-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-30-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-21-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-19-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-02-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-02-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-03-03-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2015-01-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-31-1000": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-18-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-20-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_CLANG_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-31-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-11-28-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_2_X_2014-12-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-03-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-26-0800": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-01-14-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-01-27-1000": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-12-21-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-02-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2015-01-16-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-11-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-11-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-12-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2014-12-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-08-24-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-12-01-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_1_X_2014-08-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-09-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-18-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2014-12-02-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-01-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-01-27-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-03-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-26-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-12-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-25-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-10-04-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-22-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-19-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-01-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-25-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2014-12-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-11-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-28-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2014-12-03-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-10-15-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-10-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-23-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2015-01-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-08-22-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-12-06-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_4_ROOT6_X_2014-11-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-08-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-10-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-11-29-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-09-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-10-29-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-12-19-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-24-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-03-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-02-27-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-01-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ASAN_X_2014-09-20-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEBUG_X_2014-12-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-13-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-02-26-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2014-12-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-24-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-08-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-02-21-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-11-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEBUG_X_2014-12-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-01-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-01-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2014-12-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-11-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-24-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-28-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-09-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-06-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-11-29-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-11-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-18-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-11-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-12-30-1400": "slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-02-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-11-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-27-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-11-25-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2015-01-11-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-02-12-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-21-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-12-11-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-07-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-24-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-29-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-11-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-31-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-11-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-27-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-09-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-27-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-26-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-12-14-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-10-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-12-17-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-28-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-12-05-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-27-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-11-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2014-12-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-20-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-12-03-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_2_X_2015-02-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-09-29-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-07-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-02-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-10-06-1200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_GEANT10_X_2015-01-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-13-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-09-18-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2015-01-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-12-21-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-02-24-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-11-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-30-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-25-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2014-12-30-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-12-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-28-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-03-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_ROOT6_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-03-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-07-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2015-01-09-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-12-15-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-12-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-01-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-01-28-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-01-12-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-02-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_THREADED_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-01-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2015-01-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-25-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-01-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-01-29-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-01-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-26-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-08-30-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-02-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-11-19-1000": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-01-18-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-03-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-11-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2015-02-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-06-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-07-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-10-26-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-11-29-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-10-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2014-12-29-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-01-25-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-04-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-29-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_GEANT10_X_2014-12-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-30-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-11-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-30-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-10-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-19-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-11-27-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-07-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-28-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-04-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-01-21-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-09-07-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_3_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-01-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-02-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-29-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-11-29-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-10-29-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-02-26-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-05-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-31-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-07-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-03-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-09-26-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-12-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-24-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-12-21-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-25-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-11-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-12-28-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-01-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2015-01-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-09-19-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-01-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_ROOT6_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-22-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-02-18-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-06-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-25-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-26-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-17-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-08-23-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-01-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-22-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-09-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-23-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-26-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-16-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-24-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-01-24-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-10-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2014-12-05-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-11-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-02-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-18-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-27-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-10-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_THREADED_X_2014-08-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-19-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-11-27-1200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-02-04-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-10-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-05-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-27-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT6_X_2015-01-28-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-10-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-19-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-15-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-24-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-25-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-01-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-17-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-11-26-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_5_X_2015-02-26-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-22-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-29-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2015-01-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-25-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-15-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_THREADED_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-13-0700": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-21-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_1_X_2014-08-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-18-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-08-28-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-09-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-17-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-25-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-12-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-24-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2015-01-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-25-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-04-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-10-01-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-11-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-25-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-01-31-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2014-12-25-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-12-08-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-23-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-15-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-21-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_DEBUG_X_2014-12-04-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2014-12-17-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_ROOT6_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-27-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_ROOT6_X_2014-08-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-23-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-09-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_4_ROOT6_X_2015-01-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-25-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-21-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-03-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-11-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_5_DEVEL_X_2015-03-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-11-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-31-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-10-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2014-11-29-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-11-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-26-0800": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-11-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-29-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-11-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-17-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2014-12-26-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-08-27-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-10-07-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_X_2015-01-01-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_5_DEVEL_X_2015-03-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-22-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-14-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-23-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_GEANT10_X_2015-01-26-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-03-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-04-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-01-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-03-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-13-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-08-26-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-12-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-06-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEBUG_X_2014-12-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-01-07-0200": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2015-01-18-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-08-22-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-28-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-27-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_4_CLANG_X_2015-01-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2015-01-04-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-01-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ASAN_X_2014-09-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-08-25-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-03-01-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-03-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-08-31-0200": "slc5_amd64_gcc462", 
    "CMSSW_6_2_X_2014-09-10-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2015-01-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-13-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-09-23-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-01-25-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-10-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-26-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-26-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-19-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2014-12-01-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-09-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-20-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-01-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-12-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-30-1600": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2015-01-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-30-1600": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2014-12-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_CLANG_X_2014-08-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-25-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-04-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-09-08-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-23-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-27-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2014-12-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-18-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-22-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-11-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-23-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-09-09-1800": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-01-07-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-10-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-07-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-25-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-01-20-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2014-11-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-11-29-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_4_THREADED_X_2015-02-06-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-08-25-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_X_2015-01-31-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-27-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-11-16-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-24-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-01-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-15-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-19-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-18-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-11-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-29-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-01-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-17-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-11-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-05-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-11-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-29-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_4_GEANT10_X_2014-12-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_THREADED_X_2014-08-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-02-18-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-10-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-17-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-28-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-03-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-12-19-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-11-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-11-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-25-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-31-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-08-21-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-03-01-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-12-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-18-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-12-08-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-10-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-19-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-25-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-22-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-27-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_ROOT6_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-16-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-01-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-11-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-11-29-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-14-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-11-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-10-28-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-12-12-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-06-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-21-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-15-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-22-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-04-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-02-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-01-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-11-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-29-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2014-12-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-25-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-28-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-27-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-13-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-02-01-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-27-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-09-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-02-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-12-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_CLANG_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-11-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_GEANT10_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-19-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2015-02-01-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-08-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-11-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-10-02-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-20-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-02-15-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-29-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-01-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-21-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_GEANT10_X_2014-08-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-13-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-14-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_5_X_2015-02-21-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-26-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-12-28-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2015-02-22-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-08-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-26-0800": "slc5_amd64_gcc472", 
    "CMSSW_7_3_ICC_X_2014-11-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-02-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2015-02-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-12-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-11-24-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2015-02-04-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-12-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-12-14-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-09-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-11-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-11-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-23-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ICC_X_2014-11-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-09-09-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-25-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-11-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-01-01-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_ICC_X_2014-11-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-23-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-01-02-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-11-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-09-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_CLANG_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-29-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-27-1700": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-25-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-01-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-07-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-01-14-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-09-06-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-08-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-03-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-16-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-08-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_4_X_2015-01-14-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-28-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2014-12-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_GEANT10_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-15-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2015-01-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-12-08-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-09-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-14-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-03-08-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-12-02-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-01-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-23-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_CLANG_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-28-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-11-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-03-01-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-28-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-04-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2015-01-21-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-01-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-09-28-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-03-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2014-12-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_CLANG_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-01-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-26-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-21-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2015-02-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-29-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-12-05-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_3_X_2015-02-07-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2015-02-08-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-11-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-11-26-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-21-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-20-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-03-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-12-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-12-28-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-02-01-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-03-03-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-20-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-25-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2015-01-24-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-01-25-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-26-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-05-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-10-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-03-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2014-12-02-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2014-12-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-22-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-18-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-01-12-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-08-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-27-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-09-03-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-02-20-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-10-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-07-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-12-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-02-26-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-12-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-12-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-24-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-12-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-26-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-12-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-03-01-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_ROOT6_X_2014-08-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-03-11-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2014-12-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-28-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-11-30-1400": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-20-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-01-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-02-25-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-06-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-11-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-10-15-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-25-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-07-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-27-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-10-21-0200": "slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-08-31-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-06-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-04-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-26-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-31-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-25-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-10-19-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-03-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-14-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-03-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-24-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2014-12-27-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-09-20-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-04-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-24-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-07-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-30-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-13-1400": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-29-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-11-09-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-01-07-1000": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-05-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-09-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-18-1500": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-02-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-16-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-12-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-09-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_5_DEVEL_X_2015-03-07-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-24-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-10-23-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-25-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_2_DEVEL_X_2014-09-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-23-2100": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-10-06-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-11-26-1100": "slc5_amd64_gcc462", 
    "CMSSW_7_3_DEVEL_X_2014-10-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-09-1800": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-01-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-12-23-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-21-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2014-12-02-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-09-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-02-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-27-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-08-28-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-01-28-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-20-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-11-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-16-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_5_X_2015-03-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-12-14-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2014-11-28-0900": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-08-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-03-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-10-18-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-01-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-01-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-12-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-27-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-23-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-10-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2014-12-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-10-01-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-01-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-27-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-29-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-11-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-07-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-08-26-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-30-1200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-23-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-03-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_GEANT10_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-12-03-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-01-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2014-12-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-18-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-10-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2015-02-09-1000": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-10-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_5_X_2015-02-26-1600": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-22-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-10-02-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-21-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-20-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-11-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2014-12-05-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2015-01-18-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2015-01-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-19-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-28-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2014-12-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-08-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-11-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-30-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-04-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_GEANT10_X_2014-08-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-09-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-07-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-11-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-02-09-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-23-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-22-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-01-06-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-30-1600": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-04-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2014-12-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-06-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-13-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-03-03-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-09-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-10-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-04-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-26-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-11-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-18-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-16-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-17-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-25-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-28-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-12-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2014-12-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-28-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-11-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-27-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_ICC_X_2014-10-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-12-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-23-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-09-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-09-28-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-01-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-14-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-29-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-24-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-11-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-26-0800": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-26-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-01-16-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-09-19-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-11-18-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_ICC_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-03-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-10-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_5_DEVEL_X_2015-03-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2014-12-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-08-25-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-03-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-08-29-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-04-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-30-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-12-19-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-01-30-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-09-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-19-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-14-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-12-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-12-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-03-1500": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2014-12-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-28-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-08-25-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-27-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_DEBUG_X_2014-12-05-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-10-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-08-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-16-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-30-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_ROOT6_X_2014-12-28-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-04-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_CLANG_X_2014-09-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-21-0200": "slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-02-0200": "slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-11-24-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-01-27-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-20-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-01-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-12-04-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_5_X_2015-02-17-1000": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-31-0200": "slc5_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-03-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-03-03-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-25-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-09-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-24-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-20-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2015-01-23-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEBUG_X_2014-12-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-02-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-02-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-12-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2015-02-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-20-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-11-26-1600": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-07-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-05-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2014-12-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_GEANT10_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-05-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-18-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-02-26-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-01-28-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-09-09-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-08-27-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-01-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-28-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-11-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-05-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-25-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-09-05-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2014-12-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_GEANT10_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-13-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-11-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-09-30-1200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-11-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-25-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-22-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-08-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2014-12-26-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-11-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-27-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-18-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-10-25-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-10-0200": "slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-20-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-11-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-02-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-12-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-11-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-24-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-30-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2014-11-24-1500": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-10-05-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-07-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-10-07-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-30-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-14-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2014-12-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-26-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-02-07-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-08-22-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-03-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-02-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-12-28-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-11-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-09-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-12-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-18-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-02-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-23-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2014-12-27-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-27-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2014-12-27-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2014-12-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-11-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2014-12-28-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-10-12-0200": "slc6_amd64_gcc491,osx108_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-03-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-24-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-11-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-25-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-10-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-29-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-15-1500": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-11-25-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-10-27-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-01-23-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-24-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-03-03-0900": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-10-09-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-20-1800": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-19-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-02-01-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-12-10-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-11-28-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-18-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-11-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2014-12-19-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-12-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-27-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-10-04-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2014-12-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-11-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-31-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-08-23-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-08-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-23-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-10-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-27-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-22-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-12-04-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-01-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-19-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-22-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_THREADED_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-15-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-26-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-10-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-09-22-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-11-20-2300": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-25-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-20-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-11-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-01-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-27-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-11-16-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-03-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2014-12-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-02-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-05-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-01-13-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2015-01-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-18-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-28-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-09-11-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-10-12-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2014-12-13-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-12-01-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-11-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-20-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-10-05-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-11-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-06-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-08-21-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-11-12-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-10-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-16-1900": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2015-01-25-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_ROOT6_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-30-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-12-28-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2014-12-17-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-09-27-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-05-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-18-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-08-30-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-02-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-10-23-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-01-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-05-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-31-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-10-14-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-11-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-28-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-25-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-12-13-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-11-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-21-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-06-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-04-2200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-05-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-28-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-08-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2014-12-13-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-28-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-02-22-0200": "slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2015-02-28-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-02-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-03-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-09-28-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_2_X_2015-03-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-01-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-25-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-10-01-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-26-0800": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-13-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-11-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_THREADED_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-01-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-01-21-1300": "slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-11-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-11-02-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-03-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-05-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-03-07-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-18-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-08-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-01-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-26-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2014-12-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-08-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-03-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-10-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-29-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-25-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-12-01-0200": "slc5_amd64_gcc462", 
    "CMSSW_6_2_X_SLHC_2014-10-03-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2015-02-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-16-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-12-02-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_4_X_2015-02-11-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-27-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-03-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-29-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-19-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-09-25-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-11-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-02-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-01-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-11-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-24-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-02-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2015-01-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-30-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2015-01-01-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-01-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-12-06-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-26-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-11-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-07-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-25-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-09-23-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT6_X_2014-12-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2014-12-02-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-03-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-03-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-28-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-17-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2015-03-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-01-14-1700": "slc6_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2015-02-13-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-04-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-26-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-11-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-02-03-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_GEANT10_X_2014-12-13-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-08-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-03-01-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_GEANT10_X_2014-12-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2014-12-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-26-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-12-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-20-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-01-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-22-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ASAN_X_2014-09-20-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2014-12-27-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-09-29-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-02-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-27-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-22-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-07-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-22-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-09-17-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-24-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-21-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-27-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-11-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-08-28-1000": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2015-02-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-26-1100": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-13-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-12-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-21-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-03-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-14-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_5_DEVEL_X_2015-03-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-20-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-20-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2015-01-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-12-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-01-06-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-11-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-25-1400": "slc5_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-22-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-12-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-02-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-13-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-21-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-17-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-28-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-10-12-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-08-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-03-08-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-28-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2014-12-27-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_GEANT10_X_2014-08-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2015-01-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-09-18-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-12-21-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2014-12-31-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-12-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-24-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-09-27-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-27-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-10-19-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-21-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-03-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-08-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-10-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-14-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-01-21-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-03-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-10-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-01-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-18-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-09-04-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-03-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_CLANG_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-11-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-13-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-10-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-11-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-01-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-11-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-08-26-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-11-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-21-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-02-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-29-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-07-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-07-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-11-04-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-01-28-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-11-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-10-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-04-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-11-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-03-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-03-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-01-21-1400": "slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2015-03-10-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_5_X_2015-03-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-02-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-22-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2015-01-21-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-10-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-08-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2014-12-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-15-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-09-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-04-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-24-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-01-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-11-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-30-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-11-02-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-12-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-27-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-04-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-12-04-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-19-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-17-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-03-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-26-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-06-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2014-12-01-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-20-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-11-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-12-20-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-04-1000": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-29-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2014-12-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-03-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-27-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-12-08-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_ICC_X_2014-11-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-21-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-09-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-01-11-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-11-04-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-18-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-27-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-05-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-12-14-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-11-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-05-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-12-04-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_4_ICC_X_2015-01-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2015-01-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-13-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-20-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-24-2100": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2014-12-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-12-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-11-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_THREADED_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-01-1000": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2015-01-25-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-14-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-30-1600": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-10-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-18-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEBUG_X_2014-12-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-08-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-11-28-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-20-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2014-12-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-11-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-28-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-12-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-16-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-17-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2015-02-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-23-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-05-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ICC_X_2014-11-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-02-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-22-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2014-11-11-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-22-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-02-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-29-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_GEANT10_X_2014-12-05-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-01-21-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_ICC_X_2014-11-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-23-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-10-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-29-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-02-24-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2014-12-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-09-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-28-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-09-24-0900": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-16-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_GEANT10_X_2014-12-27-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-17-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-10-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-27-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-12-16-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-21-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-11-11-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-26-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-11-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-30-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_4_THREADED_X_2015-02-18-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-11-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-26-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_2_CLANG_X_2014-08-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-05-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-02-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-28-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2015-02-08-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-08-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-01-04-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2015-02-09-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-01-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-07-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-02-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-24-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-09-11-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-28-0200": "slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-21-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2015-01-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-01-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-11-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-01-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-12-02-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_0_X_2014-09-03-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_ROOT6_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-02-13-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-11-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-09-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-08-1000": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-12-11-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-21-1300": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-17-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2014-12-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-11-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-27-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_4_ICC_X_2015-01-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-09-17-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_GEANT10_X_2015-01-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_GEANT10_X_2014-08-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-09-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-15-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-12-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-16-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-08-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-12-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-23-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2014-12-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-09-26-0800": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-09-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-06-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-03-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_5_X_2015-03-04-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-28-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-07-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-04-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_GEANT10_X_2014-09-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-02-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEBUG_X_2014-12-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-10-31-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-14-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_4_CLANG_X_2015-02-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-10-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-10-06-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-02-08-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-12-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-11-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-28-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-09-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-23-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-08-29-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-12-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-22-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_ROOT6_X_2014-08-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-09-30-1600": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2014-12-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-09-24-0900": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-11-26-0200": "slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2015-02-03-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-08-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-25-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2014-12-18-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-02-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-02-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-18-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-01-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-28-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-11-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2014-12-31-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-11-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-01-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2015-01-01-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-01-27-1000": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-09-26-0800": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_CLANG_X_2014-08-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-01-11-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-10-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-01-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-28-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-19-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-10-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-02-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-11-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-21-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-09-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-03-03-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2015-01-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-01-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-11-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-12-1200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-06-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-25-1800": "slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-10-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-03-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-11-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-08-26-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-18-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-11-19-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-25-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-02-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-10-04-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-11-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-18-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_DEVEL_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-11-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-03-10-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-29-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2014-12-01-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-12-05-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_2_ROOT6_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-26-2000": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-06-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2014-12-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-11-28-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-02-01-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-09-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-13-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481"
}