

================================================================
== Vivado HLS Report for 'feistel'
================================================================
* Date:           Tue Nov 26 11:39:22 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Blowfish_Setkey_Encrypt_Decrypt_Opt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x)" [blowfish.cpp:108]   --->   Operation 3 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_read, i32 24, i32 31)" [blowfish.cpp:109]   --->   Operation 4 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_read, i32 16, i32 23)" [blowfish.cpp:110]   --->   Operation 5 'partselect' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_read, i32 8, i32 15)" [blowfish.cpp:111]   --->   Operation 6 'partselect' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%d = trunc i32 %x_read to i8" [blowfish.cpp:112]   --->   Operation 7 'trunc' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i8 %a to i64" [blowfish.cpp:117]   --->   Operation 8 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%S_0_addr = getelementptr [256 x i32]* %S_0, i64 0, i64 %zext_ln117" [blowfish.cpp:117]   --->   Operation 9 'getelementptr' 'S_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (3.25ns)   --->   "%S_0_load = load i32* %S_0_addr, align 4" [blowfish.cpp:117]   --->   Operation 10 'load' 'S_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i8 %b to i64" [blowfish.cpp:117]   --->   Operation 11 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%S_1_addr = getelementptr [256 x i32]* %S_1, i64 0, i64 %zext_ln117_1" [blowfish.cpp:117]   --->   Operation 12 'getelementptr' 'S_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (3.25ns)   --->   "%S_1_load = load i32* %S_1_addr, align 4" [blowfish.cpp:117]   --->   Operation 13 'load' 'S_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i8 %c to i64" [blowfish.cpp:117]   --->   Operation 14 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%S_2_addr = getelementptr [256 x i32]* %S_2, i64 0, i64 %zext_ln117_2" [blowfish.cpp:117]   --->   Operation 15 'getelementptr' 'S_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%S_2_load = load i32* %S_2_addr, align 4" [blowfish.cpp:117]   --->   Operation 16 'load' 'S_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln117_3 = zext i8 %d to i64" [blowfish.cpp:117]   --->   Operation 17 'zext' 'zext_ln117_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%S_3_addr = getelementptr [256 x i32]* %S_3, i64 0, i64 %zext_ln117_3" [blowfish.cpp:117]   --->   Operation 18 'getelementptr' 'S_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%S_3_load = load i32* %S_3_addr, align 4" [blowfish.cpp:117]   --->   Operation 19 'load' 'S_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 8.35>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [blowfish.cpp:109]   --->   Operation 20 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%S_0_load = load i32* %S_0_addr, align 4" [blowfish.cpp:117]   --->   Operation 21 'load' 'S_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%S_1_load = load i32* %S_1_addr, align 4" [blowfish.cpp:117]   --->   Operation 22 'load' 'S_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 23 [1/1] (2.55ns)   --->   "%add_ln117 = add i32 %S_1_load, %S_0_load" [blowfish.cpp:117]   --->   Operation 23 'add' 'add_ln117' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/2] (3.25ns)   --->   "%S_2_load = load i32* %S_2_addr, align 4" [blowfish.cpp:117]   --->   Operation 24 'load' 'S_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln117_1)   --->   "%xor_ln117 = xor i32 %S_2_load, %add_ln117" [blowfish.cpp:117]   --->   Operation 25 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%S_3_load = load i32* %S_3_addr, align 4" [blowfish.cpp:117]   --->   Operation 26 'load' 'S_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 27 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln117_1 = add i32 %S_3_load, %xor_ln117" [blowfish.cpp:117]   --->   Operation 27 'add' 'add_ln117_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret i32 %add_ln117_1" [blowfish.cpp:117]   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ S_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ S_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ S_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ S_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read             (read         ) [ 000]
a                  (partselect   ) [ 000]
b                  (partselect   ) [ 000]
c                  (partselect   ) [ 000]
d                  (trunc        ) [ 000]
zext_ln117         (zext         ) [ 000]
S_0_addr           (getelementptr) [ 011]
zext_ln117_1       (zext         ) [ 000]
S_1_addr           (getelementptr) [ 011]
zext_ln117_2       (zext         ) [ 000]
S_2_addr           (getelementptr) [ 011]
zext_ln117_3       (zext         ) [ 000]
S_3_addr           (getelementptr) [ 011]
specpipeline_ln109 (specpipeline ) [ 000]
S_0_load           (load         ) [ 000]
S_1_load           (load         ) [ 000]
add_ln117          (add          ) [ 000]
S_2_load           (load         ) [ 000]
xor_ln117          (xor          ) [ 000]
S_3_load           (load         ) [ 000]
add_ln117_1        (add          ) [ 000]
ret_ln117          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="S_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="S_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="S_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="S_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="x_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="S_0_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="8" slack="0"/>
<pin id="48" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_0_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="8" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_0_load/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="S_1_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="8" slack="0"/>
<pin id="61" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_1_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_1_load/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="S_2_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_2_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_2_load/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="S_3_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_3_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_3_load/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="a_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="0" index="3" bw="6" slack="0"/>
<pin id="101" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="b_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="0" index="3" bw="6" slack="0"/>
<pin id="111" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="c_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="0" index="3" bw="5" slack="0"/>
<pin id="121" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="d_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln117_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln117_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln117_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_2/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln117_3_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_3/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln117_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="xor_ln117_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln117/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln117_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_1/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="S_0_addr_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_0_addr "/>
</bind>
</comp>

<comp id="173" class="1005" name="S_1_addr_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_1_addr "/>
</bind>
</comp>

<comp id="178" class="1005" name="S_2_addr_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="1"/>
<pin id="180" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_2_addr "/>
</bind>
</comp>

<comp id="183" class="1005" name="S_3_addr_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="1"/>
<pin id="185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="26" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="26" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="38" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="38" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="38" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="129"><net_src comp="38" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="96" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="138"><net_src comp="106" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="143"><net_src comp="116" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="148"><net_src comp="126" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="154"><net_src comp="64" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="51" pin="3"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="77" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="150" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="90" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="44" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="176"><net_src comp="57" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="181"><net_src comp="70" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="186"><net_src comp="83" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="90" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: feistel : x | {1 }
	Port: feistel : S_0 | {1 2 }
	Port: feistel : S_1 | {1 2 }
	Port: feistel : S_2 | {1 2 }
	Port: feistel : S_3 | {1 2 }
  - Chain level:
	State 1
		zext_ln117 : 1
		S_0_addr : 2
		S_0_load : 3
		zext_ln117_1 : 1
		S_1_addr : 2
		S_1_load : 3
		zext_ln117_2 : 1
		S_2_addr : 2
		S_2_load : 3
		zext_ln117_3 : 1
		S_3_addr : 2
		S_3_load : 3
	State 2
		add_ln117 : 1
		xor_ln117 : 2
		add_ln117_1 : 2
		ret_ln117 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   add_ln117_fu_150  |    0    |    39   |
|          |  add_ln117_1_fu_162 |    0    |    39   |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln117_fu_156  |    0    |    32   |
|----------|---------------------|---------|---------|
|   read   |  x_read_read_fu_38  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |       a_fu_96       |    0    |    0    |
|partselect|       b_fu_106      |    0    |    0    |
|          |       c_fu_116      |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |       d_fu_126      |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  zext_ln117_fu_130  |    0    |    0    |
|   zext   | zext_ln117_1_fu_135 |    0    |    0    |
|          | zext_ln117_2_fu_140 |    0    |    0    |
|          | zext_ln117_3_fu_145 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   110   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|S_0_addr_reg_168|    8   |
|S_1_addr_reg_173|    8   |
|S_2_addr_reg_178|    8   |
|S_3_addr_reg_183|    8   |
+----------------+--------+
|      Total     |   32   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_64 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_77 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_90 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   110  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   32   |   146  |
+-----------+--------+--------+--------+
