\doxysubsubsubsection{Peripheral I2C get clock source}
\hypertarget{group___r_c_c___l_l___e_c___i2_c1}{}\label{group___r_c_c___l_l___e_c___i2_c1}\index{Peripheral I2C get clock source@{Peripheral I2C get clock source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_c1_ga72df97420055d5d5546bc52061598174}{LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE}}~(((uint32\+\_\+t)\mbox{\hyperlink{group___r_c_c___l_l___private___constants_ga53d0a35120bb5c1cf1c71c5386b24d5d}{RCC\+\_\+\+OFFSET\+\_\+\+CCIPR}} $<$$<$ 24U) \texorpdfstring{$\vert$}{|} ((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ef7a4fe3b16b355ef90e714eab06f3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}} $<$$<$ 16U) \texorpdfstring{$\vert$}{|} (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6642e349b787f27dba7198f0a93653}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL}} $>$$>$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ef7a4fe3b16b355ef90e714eab06f3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_c1_ga5816937d2fa5ac094dd9709bf85d967d}{LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE}}~(((uint32\+\_\+t)\mbox{\hyperlink{group___r_c_c___l_l___private___constants_ga53d0a35120bb5c1cf1c71c5386b24d5d}{RCC\+\_\+\+OFFSET\+\_\+\+CCIPR}} $<$$<$ 24U) \texorpdfstring{$\vert$}{|} ((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142b1e0612bc405fe75254faba0c22de}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos}} $<$$<$ 16U) \texorpdfstring{$\vert$}{|} (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1997458797e66d616f898c6be31251}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL}} $>$$>$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142b1e0612bc405fe75254faba0c22de}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos}}))
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Description détaillée}


\doxysubsubsubsubsection{Documentation des macros}
\Hypertarget{group___r_c_c___l_l___e_c___i2_c1_ga72df97420055d5d5546bc52061598174}\index{Peripheral I2C get clock source@{Peripheral I2C get clock source}!LL\_RCC\_I2C1\_CLKSOURCE@{LL\_RCC\_I2C1\_CLKSOURCE}}
\index{LL\_RCC\_I2C1\_CLKSOURCE@{LL\_RCC\_I2C1\_CLKSOURCE}!Peripheral I2C get clock source@{Peripheral I2C get clock source}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_RCC\_I2C1\_CLKSOURCE}{LL\_RCC\_I2C1\_CLKSOURCE}}
{\footnotesize\ttfamily \label{group___r_c_c___l_l___e_c___i2_c1_ga72df97420055d5d5546bc52061598174} 
\#define LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE~(((uint32\+\_\+t)\mbox{\hyperlink{group___r_c_c___l_l___private___constants_ga53d0a35120bb5c1cf1c71c5386b24d5d}{RCC\+\_\+\+OFFSET\+\_\+\+CCIPR}} $<$$<$ 24U) \texorpdfstring{$\vert$}{|} ((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ef7a4fe3b16b355ef90e714eab06f3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}} $<$$<$ 16U) \texorpdfstring{$\vert$}{|} (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6642e349b787f27dba7198f0a93653}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL}} $>$$>$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ef7a4fe3b16b355ef90e714eab06f3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}}))}

I2\+C1 Clock source selection \Hypertarget{group___r_c_c___l_l___e_c___i2_c1_ga5816937d2fa5ac094dd9709bf85d967d}\index{Peripheral I2C get clock source@{Peripheral I2C get clock source}!LL\_RCC\_I2C2\_CLKSOURCE@{LL\_RCC\_I2C2\_CLKSOURCE}}
\index{LL\_RCC\_I2C2\_CLKSOURCE@{LL\_RCC\_I2C2\_CLKSOURCE}!Peripheral I2C get clock source@{Peripheral I2C get clock source}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_RCC\_I2C2\_CLKSOURCE}{LL\_RCC\_I2C2\_CLKSOURCE}}
{\footnotesize\ttfamily \label{group___r_c_c___l_l___e_c___i2_c1_ga5816937d2fa5ac094dd9709bf85d967d} 
\#define LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE~(((uint32\+\_\+t)\mbox{\hyperlink{group___r_c_c___l_l___private___constants_ga53d0a35120bb5c1cf1c71c5386b24d5d}{RCC\+\_\+\+OFFSET\+\_\+\+CCIPR}} $<$$<$ 24U) \texorpdfstring{$\vert$}{|} ((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142b1e0612bc405fe75254faba0c22de}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos}} $<$$<$ 16U) \texorpdfstring{$\vert$}{|} (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1997458797e66d616f898c6be31251}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL}} $>$$>$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142b1e0612bc405fe75254faba0c22de}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos}}))}

I2\+C2 Clock source selection 