[2021-09-09 09:42:18,618]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-09 09:42:18,618]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:42:19,470]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; ".

Peak memory: 14319616 bytes

[2021-09-09 09:42:19,471]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:42:19,617]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 35332096 bytes

[2021-09-09 09:42:19,621]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-09 09:42:19,621]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:42:19,688]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :328
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :328
score:100
	Report mapping result:
		klut_size()     :340
		klut.num_gates():328
		max delay       :6
		max area        :328
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :46
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :223
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 9560064 bytes

[2021-09-09 09:42:19,689]mapper_test.py:220:[INFO]: area: 328 level: 6
[2021-09-09 11:33:01,828]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-09 11:33:01,828]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:33:02,719]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; ".

Peak memory: 14823424 bytes

[2021-09-09 11:33:02,719]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:33:02,896]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 35041280 bytes

[2021-09-09 11:33:02,900]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-09 11:33:02,900]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:33:04,951]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :328
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :372
score:100
	Report mapping result:
		klut_size()     :384
		klut.num_gates():372
		max delay       :5
		max area        :372
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :72
		LUT fanins:4	 numbers :246
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 16965632 bytes

[2021-09-09 11:33:04,952]mapper_test.py:220:[INFO]: area: 372 level: 5
[2021-09-09 13:03:52,293]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-09 13:03:52,293]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:03:53,125]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; ".

Peak memory: 14323712 bytes

[2021-09-09 13:03:53,125]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:03:53,261]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34893824 bytes

[2021-09-09 13:03:53,265]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-09 13:03:53,266]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:03:55,252]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :328
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :372
score:100
	Report mapping result:
		klut_size()     :384
		klut.num_gates():372
		max delay       :5
		max area        :372
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :60
		LUT fanins:3	 numbers :66
		LUT fanins:4	 numbers :246
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 16916480 bytes

[2021-09-09 13:03:55,253]mapper_test.py:220:[INFO]: area: 372 level: 5
[2021-09-09 14:56:30,807]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-09 14:56:30,807]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:56:30,808]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:56:30,956]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34824192 bytes

[2021-09-09 14:56:30,960]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-09 14:56:30,960]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:56:33,188]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :410
score:100
	Report mapping result:
		klut_size()     :420
		klut.num_gates():408
		max delay       :5
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :165
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 17010688 bytes

[2021-09-09 14:56:33,189]mapper_test.py:220:[INFO]: area: 408 level: 5
[2021-09-09 15:25:34,207]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-09 15:25:34,208]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:25:34,208]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:25:34,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 35012608 bytes

[2021-09-09 15:25:34,362]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-09 15:25:34,362]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:25:36,633]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :410
score:100
	Report mapping result:
		klut_size()     :420
		klut.num_gates():408
		max delay       :5
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :165
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 17063936 bytes

[2021-09-09 15:25:36,634]mapper_test.py:220:[INFO]: area: 408 level: 5
[2021-09-09 16:03:36,388]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-09 16:03:36,392]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:03:36,392]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:03:36,542]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 35278848 bytes

[2021-09-09 16:03:36,546]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-09 16:03:36,546]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:03:38,780]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :410
score:100
	Report mapping result:
		klut_size()     :420
		klut.num_gates():408
		max delay       :5
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :165
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 17018880 bytes

[2021-09-09 16:03:38,781]mapper_test.py:220:[INFO]: area: 408 level: 5
[2021-09-09 16:38:16,795]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-09 16:38:16,795]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:38:16,796]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:38:16,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 35172352 bytes

[2021-09-09 16:38:16,950]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-09 16:38:16,950]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:38:19,188]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :410
score:100
	Report mapping result:
		klut_size()     :420
		klut.num_gates():408
		max delay       :5
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :165
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 16879616 bytes

[2021-09-09 16:38:19,188]mapper_test.py:220:[INFO]: area: 408 level: 5
[2021-09-09 17:14:52,067]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-09 17:14:52,068]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:14:52,068]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:14:52,217]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 35217408 bytes

[2021-09-09 17:14:52,221]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-09 17:14:52,222]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:14:54,452]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :410
score:100
	Report mapping result:
		klut_size()     :420
		klut.num_gates():408
		max delay       :5
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :165
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 16977920 bytes

[2021-09-09 17:14:54,453]mapper_test.py:220:[INFO]: area: 408 level: 5
[2021-09-13 23:21:52,917]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-13 23:21:52,917]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:21:52,918]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:21:53,099]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34594816 bytes

[2021-09-13 23:21:53,103]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-13 23:21:53,104]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:21:55,020]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :420
score:100
	Report mapping result:
		klut_size()     :374
		klut.num_gates():362
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :168
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 15040512 bytes

[2021-09-13 23:21:55,020]mapper_test.py:220:[INFO]: area: 362 level: 6
[2021-09-13 23:40:38,174]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-13 23:40:38,174]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:38,174]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:38,317]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34672640 bytes

[2021-09-13 23:40:38,322]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-13 23:40:38,322]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:38,396]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
	Report mapping result:
		klut_size()     :374
		klut.num_gates():362
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :168
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 9011200 bytes

[2021-09-13 23:40:38,397]mapper_test.py:220:[INFO]: area: 362 level: 6
[2021-09-14 08:50:52,378]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-14 08:50:52,378]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:50:52,379]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:50:52,523]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34832384 bytes

[2021-09-14 08:50:52,527]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-14 08:50:52,527]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:50:54,508]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :410
score:100
	Report mapping result:
		klut_size()     :420
		klut.num_gates():408
		max delay       :5
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :165
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 17166336 bytes

[2021-09-14 08:50:54,508]mapper_test.py:220:[INFO]: area: 408 level: 5
[2021-09-14 09:19:34,499]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-14 09:19:34,500]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:34,500]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:34,635]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34910208 bytes

[2021-09-14 09:19:34,639]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-14 09:19:34,640]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:34,739]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
	Report mapping result:
		klut_size()     :374
		klut.num_gates():362
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :168
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 9560064 bytes

[2021-09-14 09:19:34,740]mapper_test.py:220:[INFO]: area: 362 level: 6
[2021-09-15 15:25:49,665]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-15 15:25:49,670]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:25:49,670]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:25:49,845]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34807808 bytes

[2021-09-15 15:25:49,849]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-15 15:25:49,849]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:25:51,623]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :410
score:100
	Report mapping result:
		klut_size()     :420
		klut.num_gates():408
		max delay       :5
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :165
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 15777792 bytes

[2021-09-15 15:25:51,623]mapper_test.py:220:[INFO]: area: 408 level: 5
[2021-09-15 15:53:09,570]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-15 15:53:09,570]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:09,571]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:09,698]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34992128 bytes

[2021-09-15 15:53:09,702]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-15 15:53:09,703]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:09,770]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
	Report mapping result:
		klut_size()     :374
		klut.num_gates():362
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :168
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 8777728 bytes

[2021-09-15 15:53:09,770]mapper_test.py:220:[INFO]: area: 362 level: 6
[2021-09-18 13:56:33,630]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-18 13:56:33,630]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:56:33,631]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:56:33,759]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34762752 bytes

[2021-09-18 13:56:33,763]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-18 13:56:33,764]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:56:35,524]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :409
score:100
	Report mapping result:
		klut_size()     :419
		klut.num_gates():407
		max delay       :5
		max area        :409
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :100
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 14569472 bytes

[2021-09-18 13:56:35,524]mapper_test.py:220:[INFO]: area: 407 level: 5
[2021-09-18 16:21:18,440]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-18 16:21:18,440]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:21:18,440]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:21:18,567]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34729984 bytes

[2021-09-18 16:21:18,571]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-18 16:21:18,571]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:21:20,390]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :409
score:100
	Report mapping result:
		klut_size()     :419
		klut.num_gates():407
		max delay       :5
		max area        :409
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :100
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 13254656 bytes

[2021-09-18 16:21:20,391]mapper_test.py:220:[INFO]: area: 407 level: 5
[2021-09-22 08:54:37,943]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-22 08:54:37,943]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:54:37,944]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:54:38,068]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34545664 bytes

[2021-09-22 08:54:38,072]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-22 08:54:38,073]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:54:38,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	Report mapping result:
		klut_size()     :414
		klut.num_gates():402
		max delay       :6
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :88
		LUT fanins:3	 numbers :148
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 12746752 bytes

[2021-09-22 08:54:38,986]mapper_test.py:220:[INFO]: area: 402 level: 6
[2021-09-22 11:20:00,635]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-22 11:20:00,635]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:20:00,636]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:20:00,765]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34824192 bytes

[2021-09-22 11:20:00,769]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-22 11:20:00,769]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:20:02,544]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :411
score:100
	Report mapping result:
		klut_size()     :422
		klut.num_gates():410
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 13250560 bytes

[2021-09-22 11:20:02,545]mapper_test.py:220:[INFO]: area: 410 level: 5
[2021-09-23 16:38:21,948]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-23 16:38:21,948]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:38:21,949]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:38:22,079]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34603008 bytes

[2021-09-23 16:38:22,083]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-23 16:38:22,083]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:38:23,900]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
balancing!
	current map manager:
		current min nodes:660
		current min depth:13
rewriting!
	current map manager:
		current min nodes:660
		current min depth:13
balancing!
	current map manager:
		current min nodes:660
		current min depth:12
rewriting!
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :411
score:100
	Report mapping result:
		klut_size()     :422
		klut.num_gates():410
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 13488128 bytes

[2021-09-23 16:38:23,901]mapper_test.py:220:[INFO]: area: 410 level: 5
[2021-09-23 17:02:01,839]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-23 17:02:01,839]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:02:01,839]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:02:01,966]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34832384 bytes

[2021-09-23 17:02:01,970]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-23 17:02:01,970]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:02:03,741]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
balancing!
	current map manager:
		current min nodes:660
		current min depth:13
rewriting!
	current map manager:
		current min nodes:660
		current min depth:13
balancing!
	current map manager:
		current min nodes:660
		current min depth:12
rewriting!
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :411
score:100
	Report mapping result:
		klut_size()     :422
		klut.num_gates():410
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 13340672 bytes

[2021-09-23 17:02:03,742]mapper_test.py:220:[INFO]: area: 410 level: 5
[2021-09-23 18:03:01,327]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-23 18:03:01,327]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:03:01,327]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:03:01,455]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34717696 bytes

[2021-09-23 18:03:01,459]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-23 18:03:01,459]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:03:03,236]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
balancing!
	current map manager:
		current min nodes:660
		current min depth:13
rewriting!
	current map manager:
		current min nodes:660
		current min depth:13
balancing!
	current map manager:
		current min nodes:660
		current min depth:12
rewriting!
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :411
score:100
	Report mapping result:
		klut_size()     :422
		klut.num_gates():410
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 13434880 bytes

[2021-09-23 18:03:03,237]mapper_test.py:220:[INFO]: area: 410 level: 5
[2021-09-27 16:30:20,044]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-27 16:30:20,048]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:30:20,048]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:30:20,174]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34758656 bytes

[2021-09-27 16:30:20,178]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-27 16:30:20,178]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:30:21,950]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
balancing!
	current map manager:
		current min nodes:660
		current min depth:13
rewriting!
	current map manager:
		current min nodes:660
		current min depth:13
balancing!
	current map manager:
		current min nodes:660
		current min depth:12
rewriting!
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :411
score:100
	Report mapping result:
		klut_size()     :422
		klut.num_gates():410
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 13373440 bytes

[2021-09-27 16:30:21,951]mapper_test.py:220:[INFO]: area: 410 level: 5
[2021-09-27 17:37:07,584]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-27 17:37:07,584]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:37:07,584]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:37:07,766]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34578432 bytes

[2021-09-27 17:37:07,769]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-27 17:37:07,769]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:37:09,534]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
balancing!
	current map manager:
		current min nodes:660
		current min depth:13
rewriting!
	current map manager:
		current min nodes:660
		current min depth:13
balancing!
	current map manager:
		current min nodes:660
		current min depth:12
rewriting!
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :411
score:100
	Report mapping result:
		klut_size()     :422
		klut.num_gates():410
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :102
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 13303808 bytes

[2021-09-27 17:37:09,535]mapper_test.py:220:[INFO]: area: 410 level: 5
[2021-09-28 02:03:21,859]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-28 02:03:21,859]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:03:21,860]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:03:21,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34553856 bytes

[2021-09-28 02:03:21,989]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-28 02:03:21,990]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:03:23,792]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :411
score:100
	Report mapping result:
		klut_size()     :422
		klut.num_gates():410
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 13656064 bytes

[2021-09-28 02:03:23,792]mapper_test.py:220:[INFO]: area: 410 level: 5
[2021-09-28 16:43:08,238]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-28 16:43:08,241]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:43:08,241]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:43:08,419]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34652160 bytes

[2021-09-28 16:43:08,423]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-28 16:43:08,423]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:43:10,192]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :411
score:100
	Report mapping result:
		klut_size()     :422
		klut.num_gates():410
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 13365248 bytes

[2021-09-28 16:43:10,193]mapper_test.py:220:[INFO]: area: 410 level: 5
[2021-09-28 17:22:06,103]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-09-28 17:22:06,103]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:22:06,104]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:22:06,232]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 35008512 bytes

[2021-09-28 17:22:06,237]mapper_test.py:156:[INFO]: area: 289 level: 6
[2021-09-28 17:22:06,237]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:22:07,981]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :411
score:100
	Report mapping result:
		klut_size()     :422
		klut.num_gates():410
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 14049280 bytes

[2021-09-28 17:22:07,982]mapper_test.py:220:[INFO]: area: 410 level: 5
[2021-10-09 10:39:00,584]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-09 10:39:00,585]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:00,585]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:00,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34922496 bytes

[2021-10-09 10:39:00,711]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-09 10:39:00,712]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:00,889]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :410
score:100
	Report mapping result:
		klut_size()     :421
		klut.num_gates():409
		max delay       :5
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :97
		LUT fanins:3	 numbers :146
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 9113600 bytes

[2021-10-09 10:39:00,890]mapper_test.py:224:[INFO]: area: 409 level: 5
[2021-10-09 11:21:39,684]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-09 11:21:39,684]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:21:39,684]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:21:39,806]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34721792 bytes

[2021-10-09 11:21:39,810]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-09 11:21:39,810]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:21:39,978]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :410
score:100
	Report mapping result:
		klut_size()     :421
		klut.num_gates():409
		max delay       :5
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :97
		LUT fanins:3	 numbers :146
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 9220096 bytes

[2021-10-09 11:21:39,979]mapper_test.py:224:[INFO]: area: 409 level: 5
[2021-10-09 16:29:35,576]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-09 16:29:35,578]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:29:35,578]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:29:35,757]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34562048 bytes

[2021-10-09 16:29:35,761]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-09 16:29:35,762]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:29:36,663]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
	Report mapping result:
		klut_size()     :374
		klut.num_gates():362
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :168
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 11857920 bytes

[2021-10-09 16:29:36,664]mapper_test.py:224:[INFO]: area: 362 level: 6
[2021-10-09 16:46:46,313]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-09 16:46:46,313]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:46:46,313]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:46:46,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34611200 bytes

[2021-10-09 16:46:46,452]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-09 16:46:46,452]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:46:47,357]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
	Report mapping result:
		klut_size()     :374
		klut.num_gates():362
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :168
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 11669504 bytes

[2021-10-09 16:46:47,358]mapper_test.py:224:[INFO]: area: 362 level: 6
[2021-10-12 10:53:02,005]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-12 10:53:02,005]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:53:02,006]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:53:02,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34918400 bytes

[2021-10-12 10:53:02,196]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-12 10:53:02,196]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:53:04,094]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :409
score:100
	Report mapping result:
		klut_size()     :420
		klut.num_gates():408
		max delay       :5
		max area        :409
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 12517376 bytes

[2021-10-12 10:53:04,095]mapper_test.py:224:[INFO]: area: 408 level: 5
[2021-10-12 11:15:39,326]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-12 11:15:39,327]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:15:39,327]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:15:39,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34668544 bytes

[2021-10-12 11:15:39,465]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-12 11:15:39,465]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:15:39,654]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :410
score:100
	Report mapping result:
		klut_size()     :421
		klut.num_gates():409
		max delay       :5
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :97
		LUT fanins:3	 numbers :146
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 8839168 bytes

[2021-10-12 11:15:39,655]mapper_test.py:224:[INFO]: area: 409 level: 5
[2021-10-12 13:28:27,811]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-12 13:28:27,811]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:28:27,811]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:28:27,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34803712 bytes

[2021-10-12 13:28:27,943]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-12 13:28:27,943]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:28:29,901]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :409
score:100
	Report mapping result:
		klut_size()     :420
		klut.num_gates():408
		max delay       :5
		max area        :409
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 12554240 bytes

[2021-10-12 13:28:29,902]mapper_test.py:224:[INFO]: area: 408 level: 5
[2021-10-12 14:59:04,950]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-12 14:59:04,950]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:59:04,950]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:59:05,088]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34816000 bytes

[2021-10-12 14:59:05,092]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-12 14:59:05,092]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:59:06,962]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :409
score:100
	Report mapping result:
		klut_size()     :420
		klut.num_gates():408
		max delay       :5
		max area        :409
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 12152832 bytes

[2021-10-12 14:59:06,963]mapper_test.py:224:[INFO]: area: 408 level: 5
[2021-10-12 18:43:50,856]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-12 18:43:50,856]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:43:50,856]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:43:50,988]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34746368 bytes

[2021-10-12 18:43:50,992]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-12 18:43:50,993]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:43:52,868]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :411
score:100
	Report mapping result:
		klut_size()     :421
		klut.num_gates():409
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :165
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 12312576 bytes

[2021-10-12 18:43:52,869]mapper_test.py:224:[INFO]: area: 409 level: 5
[2021-10-18 11:37:18,073]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-18 11:37:18,073]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:37:18,074]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:37:18,210]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34623488 bytes

[2021-10-18 11:37:18,215]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-18 11:37:18,216]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:37:20,105]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :411
score:100
	Report mapping result:
		klut_size()     :421
		klut.num_gates():409
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :165
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 12173312 bytes

[2021-10-18 11:37:20,106]mapper_test.py:224:[INFO]: area: 409 level: 5
[2021-10-18 12:02:59,345]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-18 12:02:59,346]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:59,346]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:59,526]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34865152 bytes

[2021-10-18 12:02:59,530]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-18 12:02:59,530]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:59,584]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
	Report mapping result:
		klut_size()     :374
		klut.num_gates():362
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :168
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 7163904 bytes

[2021-10-18 12:02:59,584]mapper_test.py:224:[INFO]: area: 362 level: 6
[2021-10-19 14:10:56,792]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-19 14:10:56,797]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:56,797]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:56,971]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34639872 bytes

[2021-10-19 14:10:56,975]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-19 14:10:56,976]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:57,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
	Report mapping result:
		klut_size()     :374
		klut.num_gates():362
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :168
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 7262208 bytes

[2021-10-19 14:10:57,027]mapper_test.py:224:[INFO]: area: 362 level: 6
[2021-10-22 13:29:50,187]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-22 13:29:50,187]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:29:50,188]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:29:50,367]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34906112 bytes

[2021-10-22 13:29:50,372]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-22 13:29:50,372]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:29:50,523]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
	Report mapping result:
		klut_size()     :374
		klut.num_gates():362
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :168
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 9973760 bytes

[2021-10-22 13:29:50,524]mapper_test.py:224:[INFO]: area: 362 level: 6
[2021-10-22 13:50:43,195]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-22 13:50:43,196]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:50:43,196]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:50:43,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34758656 bytes

[2021-10-22 13:50:43,329]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-22 13:50:43,330]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:50:43,480]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
	Report mapping result:
		klut_size()     :374
		klut.num_gates():362
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :168
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 9920512 bytes

[2021-10-22 13:50:43,480]mapper_test.py:224:[INFO]: area: 362 level: 6
[2021-10-22 14:01:17,878]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-22 14:01:17,878]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:17,878]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:18,009]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34807808 bytes

[2021-10-22 14:01:18,013]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-22 14:01:18,013]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:18,059]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
	Report mapping result:
		klut_size()     :374
		klut.num_gates():362
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :168
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 7069696 bytes

[2021-10-22 14:01:18,060]mapper_test.py:224:[INFO]: area: 362 level: 6
[2021-10-22 14:04:38,513]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-22 14:04:38,513]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:38,513]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:38,643]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34693120 bytes

[2021-10-22 14:04:38,648]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-22 14:04:38,648]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:38,700]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
	Report mapping result:
		klut_size()     :374
		klut.num_gates():362
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :168
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 7122944 bytes

[2021-10-22 14:04:38,700]mapper_test.py:224:[INFO]: area: 362 level: 6
[2021-10-23 13:27:16,158]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-23 13:27:16,159]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:27:16,159]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:27:16,289]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34820096 bytes

[2021-10-23 13:27:16,293]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-23 13:27:16,294]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:27:18,125]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :404
score:100
	Report mapping result:
		klut_size()     :416
		klut.num_gates():404
		max delay       :5
		max area        :404
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :111
		LUT fanins:3	 numbers :120
		LUT fanins:4	 numbers :173
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 12369920 bytes

[2021-10-23 13:27:18,126]mapper_test.py:224:[INFO]: area: 404 level: 5
[2021-10-24 17:38:38,600]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-24 17:38:38,600]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:38:38,601]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:38:38,776]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34918400 bytes

[2021-10-24 17:38:38,780]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-24 17:38:38,780]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:38:40,637]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :404
score:100
	Report mapping result:
		klut_size()     :416
		klut.num_gates():404
		max delay       :5
		max area        :404
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :111
		LUT fanins:3	 numbers :120
		LUT fanins:4	 numbers :173
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 12312576 bytes

[2021-10-24 17:38:40,638]mapper_test.py:224:[INFO]: area: 404 level: 5
[2021-10-24 17:59:05,231]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-24 17:59:05,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:59:05,232]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:59:05,358]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34787328 bytes

[2021-10-24 17:59:05,362]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-24 17:59:05,363]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:59:07,255]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:13
	current map manager:
		current min nodes:660
		current min depth:12
	current map manager:
		current min nodes:660
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :411
score:100
	Report mapping result:
		klut_size()     :421
		klut.num_gates():409
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :165
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 12226560 bytes

[2021-10-24 17:59:07,255]mapper_test.py:224:[INFO]: area: 409 level: 5
[2021-10-26 10:24:37,217]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-26 10:24:37,217]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:37,217]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:37,349]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34889728 bytes

[2021-10-26 10:24:37,353]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-26 10:24:37,353]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:37,435]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	current map manager:
		current min nodes:660
		current min depth:16
	Report mapping result:
		klut_size()     :339
		klut.num_gates():327
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :174
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 6946816 bytes

[2021-10-26 10:24:37,436]mapper_test.py:224:[INFO]: area: 327 level: 6
[2021-10-26 10:56:39,575]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-26 10:56:39,576]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:56:39,576]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:56:39,712]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34746368 bytes

[2021-10-26 10:56:39,716]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-26 10:56:39,717]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:56:41,606]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	Report mapping result:
		klut_size()     :383
		klut.num_gates():371
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :88
		LUT fanins:3	 numbers :114
		LUT fanins:4	 numbers :169
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 12042240 bytes

[2021-10-26 10:56:41,606]mapper_test.py:224:[INFO]: area: 371 level: 5
[2021-10-26 11:18:00,529]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-26 11:18:00,530]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:18:00,530]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:18:00,714]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 35020800 bytes

[2021-10-26 11:18:00,720]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-26 11:18:00,720]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:18:02,556]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	Report mapping result:
		klut_size()     :374
		klut.num_gates():362
		max delay       :5
		max area        :404
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :167
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 12062720 bytes

[2021-10-26 11:18:02,557]mapper_test.py:224:[INFO]: area: 362 level: 5
[2021-10-26 12:16:09,402]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-26 12:16:09,402]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:16:09,402]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:16:09,535]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34717696 bytes

[2021-10-26 12:16:09,539]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-26 12:16:09,540]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:16:11,395]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	Report mapping result:
		klut_size()     :421
		klut.num_gates():409
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :165
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 12025856 bytes

[2021-10-26 12:16:11,395]mapper_test.py:224:[INFO]: area: 409 level: 5
[2021-10-26 14:12:12,711]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-26 14:12:12,711]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:12,711]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:12,897]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34562048 bytes

[2021-10-26 14:12:12,901]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-26 14:12:12,901]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:12,958]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	Report mapping result:
		klut_size()     :339
		klut.num_gates():327
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :174
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 6885376 bytes

[2021-10-26 14:12:12,959]mapper_test.py:224:[INFO]: area: 327 level: 6
[2021-10-29 16:09:16,913]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-10-29 16:09:16,914]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:16,914]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:17,048]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34824192 bytes

[2021-10-29 16:09:17,052]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-10-29 16:09:17,052]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:17,104]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	Report mapping result:
		klut_size()     :451
		klut.num_gates():439
		max delay       :6
		max area        :439
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :89
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :205
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
Peak memory: 6713344 bytes

[2021-10-29 16:09:17,105]mapper_test.py:224:[INFO]: area: 439 level: 6
[2021-11-03 09:50:33,515]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-03 09:50:33,515]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:33,516]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:33,652]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34701312 bytes

[2021-11-03 09:50:33,656]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-03 09:50:33,656]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:33,745]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	Report mapping result:
		klut_size()     :451
		klut.num_gates():439
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :89
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :205
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig_output.v
	Peak memory: 8425472 bytes

[2021-11-03 09:50:33,746]mapper_test.py:226:[INFO]: area: 439 level: 6
[2021-11-03 10:02:38,475]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-03 10:02:38,475]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:38,475]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:38,654]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34684928 bytes

[2021-11-03 10:02:38,658]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-03 10:02:38,658]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:38,750]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	Report mapping result:
		klut_size()     :449
		klut.num_gates():437
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :91
		LUT fanins:3	 numbers :132
		LUT fanins:4	 numbers :214
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig_output.v
	Peak memory: 8294400 bytes

[2021-11-03 10:02:38,751]mapper_test.py:226:[INFO]: area: 437 level: 6
[2021-11-03 13:42:38,125]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-03 13:42:38,125]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:38,126]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:38,256]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 35127296 bytes

[2021-11-03 13:42:38,260]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-03 13:42:38,260]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:38,341]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	Report mapping result:
		klut_size()     :449
		klut.num_gates():437
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :91
		LUT fanins:3	 numbers :132
		LUT fanins:4	 numbers :214
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig_output.v
	Peak memory: 8400896 bytes

[2021-11-03 13:42:38,342]mapper_test.py:226:[INFO]: area: 437 level: 6
[2021-11-03 13:48:53,976]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-03 13:48:53,977]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:53,977]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:54,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34627584 bytes

[2021-11-03 13:48:54,117]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-03 13:48:54,117]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:54,205]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	Report mapping result:
		klut_size()     :449
		klut.num_gates():437
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :91
		LUT fanins:3	 numbers :132
		LUT fanins:4	 numbers :214
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig_output.v
	Peak memory: 8290304 bytes

[2021-11-03 13:48:54,205]mapper_test.py:226:[INFO]: area: 437 level: 6
[2021-11-04 15:55:44,771]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-04 15:55:44,772]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:55:44,772]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:55:44,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34762752 bytes

[2021-11-04 15:55:44,959]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-04 15:55:44,959]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:55:45,055]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	Report mapping result:
		klut_size()     :339
		klut.num_gates():327
		max delay       :7
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :84
		LUT fanins:4	 numbers :172
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig_output.v
	Peak memory: 8007680 bytes

[2021-11-04 15:55:45,056]mapper_test.py:226:[INFO]: area: 327 level: 7
[2021-11-16 12:27:18,576]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-16 12:27:18,576]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:18,577]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:18,711]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34848768 bytes

[2021-11-16 12:27:18,715]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-16 12:27:18,715]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:18,796]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
Mapping time: 0.021728 secs
	Report mapping result:
		klut_size()     :339
		klut.num_gates():327
		max delay       :7
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :84
		LUT fanins:4	 numbers :172
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
	Peak memory: 7012352 bytes

[2021-11-16 12:27:18,797]mapper_test.py:228:[INFO]: area: 327 level: 7
[2021-11-16 14:16:13,967]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-16 14:16:13,967]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:13,967]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:14,152]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34959360 bytes

[2021-11-16 14:16:14,156]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-16 14:16:14,156]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:14,215]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
Mapping time: 0.014879 secs
	Report mapping result:
		klut_size()     :339
		klut.num_gates():327
		max delay       :7
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :84
		LUT fanins:4	 numbers :172
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
	Peak memory: 7073792 bytes

[2021-11-16 14:16:14,216]mapper_test.py:228:[INFO]: area: 327 level: 7
[2021-11-16 14:22:33,977]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-16 14:22:33,978]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:33,978]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:34,115]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34840576 bytes

[2021-11-16 14:22:34,119]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-16 14:22:34,119]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:34,176]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
Mapping time: 0.014023 secs
	Report mapping result:
		klut_size()     :339
		klut.num_gates():327
		max delay       :7
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :84
		LUT fanins:4	 numbers :172
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
	Peak memory: 6856704 bytes

[2021-11-16 14:22:34,176]mapper_test.py:228:[INFO]: area: 327 level: 7
[2021-11-17 16:35:13,378]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-17 16:35:13,379]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:13,379]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:13,578]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34570240 bytes

[2021-11-17 16:35:13,582]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-17 16:35:13,582]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:13,646]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
Mapping time: 0.016473 secs
	Report mapping result:
		klut_size()     :322
		klut.num_gates():310
		max delay       :7
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :233
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
	Peak memory: 7311360 bytes

[2021-11-17 16:35:13,647]mapper_test.py:228:[INFO]: area: 310 level: 7
[2021-11-18 10:17:41,341]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-18 10:17:41,341]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:41,342]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:41,516]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34635776 bytes

[2021-11-18 10:17:41,520]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-18 10:17:41,521]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:41,618]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
Mapping time: 0.038055 secs
	Report mapping result:
		klut_size()     :322
		klut.num_gates():310
		max delay       :7
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :233
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
	Peak memory: 7725056 bytes

[2021-11-18 10:17:41,618]mapper_test.py:228:[INFO]: area: 310 level: 7
[2021-11-23 16:10:32,071]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-23 16:10:32,071]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:32,072]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:32,206]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34775040 bytes

[2021-11-23 16:10:32,211]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-23 16:10:32,211]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:32,276]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
Mapping time: 0.026139 secs
	Report mapping result:
		klut_size()     :322
		klut.num_gates():310
		max delay       :7
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :233
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
	Peak memory: 7720960 bytes

[2021-11-23 16:10:32,277]mapper_test.py:228:[INFO]: area: 310 level: 7
[2021-11-23 16:41:30,021]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-23 16:41:30,021]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:30,022]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:30,155]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34668544 bytes

[2021-11-23 16:41:30,159]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-23 16:41:30,159]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:30,225]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
Mapping time: 0.026376 secs
	Report mapping result:
		klut_size()     :322
		klut.num_gates():310
		max delay       :7
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :233
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
	Peak memory: 7794688 bytes

[2021-11-23 16:41:30,226]mapper_test.py:228:[INFO]: area: 310 level: 7
[2021-11-24 11:38:08,785]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-24 11:38:08,785]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:08,785]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:08,960]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34697216 bytes

[2021-11-24 11:38:08,965]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-24 11:38:08,965]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:09,025]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
Mapping time: 0.001182 secs
	Report mapping result:
		klut_size()     :374
		klut.num_gates():362
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :168
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
	Peak memory: 7028736 bytes

[2021-11-24 11:38:09,025]mapper_test.py:228:[INFO]: area: 362 level: 6
[2021-11-24 12:01:23,406]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-24 12:01:23,406]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:23,407]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:23,536]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34648064 bytes

[2021-11-24 12:01:23,540]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-24 12:01:23,540]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:23,580]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
Mapping time: 0.000771 secs
	Report mapping result:
		klut_size()     :374
		klut.num_gates():362
		max delay       :6
		max area        :362
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :168
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
	Peak memory: 6971392 bytes

[2021-11-24 12:01:23,580]mapper_test.py:228:[INFO]: area: 362 level: 6
[2021-11-24 12:04:56,206]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-24 12:04:56,206]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:56,207]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:56,386]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34766848 bytes

[2021-11-24 12:04:56,390]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-24 12:04:56,390]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:56,450]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
Mapping time: 0.01411 secs
	Report mapping result:
		klut_size()     :322
		klut.num_gates():310
		max delay       :7
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :233
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
	Peak memory: 7286784 bytes

[2021-11-24 12:04:56,450]mapper_test.py:228:[INFO]: area: 310 level: 7
[2021-11-24 12:10:43,365]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-24 12:10:43,366]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:43,366]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:43,533]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34738176 bytes

[2021-11-24 12:10:43,538]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-24 12:10:43,538]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:43,587]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00462 secs
	Report mapping result:
		klut_size()     :294
		klut.num_gates():282
		max delay       :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :214
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
	Peak memory: 7712768 bytes

[2021-11-24 12:10:43,588]mapper_test.py:228:[INFO]: area: 282 level: 8
[2021-11-24 12:56:54,718]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-24 12:56:54,718]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:54,718]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:54,846]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34689024 bytes

[2021-11-24 12:56:54,850]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-24 12:56:54,850]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:54,902]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
Mapping time: 0.013927 secs
	Report mapping result:
		klut_size()     :322
		klut.num_gates():310
		max delay       :7
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :233
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
	Peak memory: 7319552 bytes

[2021-11-24 12:56:54,903]mapper_test.py:228:[INFO]: area: 310 level: 7
[2021-11-24 13:04:00,916]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-24 13:04:00,917]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:04:00,917]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:04:01,089]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 35033088 bytes

[2021-11-24 13:04:01,094]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-24 13:04:01,094]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:04:03,013]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
Mapping time: 0.013707 secs
Mapping time: 0.015275 secs
	Report mapping result:
		klut_size()     :421
		klut.num_gates():409
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :165
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
	Peak memory: 11980800 bytes

[2021-11-24 13:04:03,014]mapper_test.py:228:[INFO]: area: 409 level: 5
[2021-11-24 13:27:25,493]mapper_test.py:79:[INFO]: run case "cavlc"
[2021-11-24 13:27:25,494]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:27:25,494]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:27:25,664]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     649.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.04 MB.
P:  Del =    6.00.  Ar =     362.0.  Edge =     1178.  Cut =     2936.  T =     0.00 sec
P:  Del =    6.00.  Ar =     305.0.  Edge =     1080.  Cut =     2898.  T =     0.00 sec
P:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
E:  Del =    6.00.  Ar =     297.0.  Edge =     1046.  Cut =     2902.  T =     0.00 sec
F:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1043.  Cut =     2601.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2404.  T =     0.00 sec
A:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
E:  Del =    6.00.  Ar =     289.0.  Edge =     1007.  Cut =     2394.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %
Peak memory: 34869248 bytes

[2021-11-24 13:27:25,668]mapper_test.py:160:[INFO]: area: 289 level: 6
[2021-11-24 13:27:25,668]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:27:27,579]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
Mapping time: 0.000717 secs
Mapping time: 0.000788 secs
	Report mapping result:
		klut_size()     :421
		klut.num_gates():409
		max delay       :5
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :143
		LUT fanins:4	 numbers :165
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v
	Peak memory: 11927552 bytes

[2021-11-24 13:27:27,580]mapper_test.py:228:[INFO]: area: 409 level: 5
