# Image histogram equalization







<!-- ABOUT THE PROJECT -->
## About The Project
* The project

**Directory structure**
* **HLS/** - files for HLS 
* **data/** - image input for python host program 
* **README.md** - introduce the project, algorithm, reference ....
* **design_2_hist.bit, design_2_hist.hwh** - bitstream and hw_handoff for FPGA
* **img_hist.ipynb** - FPGA python host program 
* **.npy** - output array from host program
* **visualize.py** - python program using output arrays to show the result image


<!-- USAGE EXAMPLES -->
## Usage
* **HLS Simulation:** use example.cpp, example.h as source and example_test.cpp as testbench on Vivado HLS
* **FPGA:** use dataflow.ipynb to run on Zedboard
## Algorithm
* 

## References
* [HLx examples](https://github.com/Xilinx/HLx_Examples)

<!-- CONTRIBUTING -->
## Contributing
* 






