Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 30 11:37:02 2026
| Host         : E10-E21C6500 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/array_mult_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------+
|      Characteristics      |                                   Path #1                                   |
+---------------------------+-----------------------------------------------------------------------------+
| Requirement               | 10.000                                                                      |
| Path Delay                | 7.328                                                                       |
| Logic Delay               | 1.657(23%)                                                                  |
| Net Delay                 | 5.671(77%)                                                                  |
| Clock Skew                | -0.049                                                                      |
| Slack                     | 2.663                                                                       |
| Clock Uncertainty         | 0.035                                                                       |
| Clock Relationship        | Safely Timed                                                                |
| Clock Delay Group         | Same Clock                                                                  |
| Logic Levels              | 6                                                                           |
| Routes                    | 6                                                                           |
| Logical Path              | FDRE/C-(18)-LUT3-(2)-LUT6-(1)-LUT6-(1)-LUT6-(32)-RAMS32-(1)-LUT3-(1)-FDRE/D |
| Start Point Clock         | ap_clk                                                                      |
| End Point Clock           | ap_clk                                                                      |
| DSP Block                 | None                                                                        |
| RAM Registers             | None-None                                                                   |
| IO Crossings              | 0                                                                           |
| Config Crossings          | 0                                                                           |
| SLR Crossings             | 0                                                                           |
| PBlocks                   | 0                                                                           |
| High Fanout               | 32                                                                          |
| Dont Touch                | 0                                                                           |
| Mark Debug                | 0                                                                           |
| Start Point Pin Primitive | FDRE/C                                                                      |
| End Point Pin Primitive   | FDRE/D                                                                      |
| Start Point Pin           | grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg_reg/C           |
| End Point Pin             | q0_reg[11]/D                                                                |
+---------------------------+-----------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+-----+-----+-----+-----+----+---+
| End Point Clock | Requirement | 0 |  1  |  2  |  3  |  4  |  5 | 6 |
+-----------------+-------------+---+-----+-----+-----+-----+----+---+
| ap_clk          | 10.000ns    | 1 | 495 | 104 | 123 | 261 | 10 | 6 |
+-----------------+-------------+---+-----+-----+-----+-----+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


