# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue Oct 01 16:53:49 2019
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: desktop-poc8jeu, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/Yongmin/Documents/GitHub/PCVdesign_yb/PCB_yb/allegro\DOEON_PCBv3.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/Yongmin/Documents/GitHub/PCVdesign_yb/PCB_yb/allegro/specctra.did
# Current time = Tue Oct 01 16:53:49 2019
# PCB C:/Users/Yongmin/Documents/GitHub/PCVdesign_yb/PCB_yb/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo= -5.4500 ylo= -3.4500 xhi=125.4500 yhi= 83.4500
# Total 2 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 79, Vias Processed 23
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 6, Images Processed 10, Padstacks Processed 9
# Nets Processed 47, Net Terminals 121
# PCB Area= 9401.000  EIC=8  Area/EIC=1175.125  SMDs=1
# Total Pin Count: 113
# Signal Connections Created 0
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Yongmin/Documents/GitHub/PCVdesign_yb/PCB_yb/allegro\DOEON_PCBv3.dsn
# Nets 47 Connections 52 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 1 Total Vias 23
# Percent Connected   92.31
# Manhattan Length 2763.6600 Horizontal 2053.8453 Vertical 709.8147
# Routed Length 2967.7800 Horizontal 2128.7400 Vertical 839.0400
# Ratio Actual / Manhattan   1.0739
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/Users/Yongmin/Documents/GitHub/PCVdesign_yb/PCB_yb/allegro\DOEON_PCBv3_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Yongmin/AppData/Local/Temp/#Taaaaaf16060.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.500000 (direction x) (offset 0.000000)
grid wire 0.500000 (direction y) (offset 0.000000)
grid via 0.500000 (direction x) (offset 0.000000)
grid via 0.500000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Tue Oct 01 16:53:52 2019
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.5000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.5000 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.5000 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/Users/Yongmin/Documents/GitHub/PCVdesign_yb/PCB_yb/allegro\DOEON_PCBv3.dsn
# Nets 47 Connections 52 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 1 Total Vias 23
# Percent Connected   92.31
# Manhattan Length 2763.6600 Horizontal 2053.8453 Vertical 709.8147
# Routed Length 2967.7800 Horizontal 2128.7400 Vertical 839.0400
# Ratio Actual / Manhattan   1.0739
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 25
# Routing 78 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 5 (Cross: 1, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 56 Successes 56 Failures 0 Vias 48
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 2 of 25
# Routing 9 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 8 Successes 4 Failures 4 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 0 Failures 4 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 25
# Start Route Pass 5 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 25
# Start Route Pass 6 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 0 Failures 4 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 6 of 25
# Start Route Pass 7 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 1 Failures 3 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 7 of 25
# Start Route Pass 8 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 3 Failures 1 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 8 of 25
# Start Route Pass 9 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 1 Failures 3 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 9 of 25
# Start Route Pass 10 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 3 Failures 1 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 10 of 25
# Start Route Pass 11 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 1 Failures 3 Vias 47
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 11 of 25
# Start Route Pass 12 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 0 Failures 4 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 12 of 25
# Start Route Pass 13 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 13 of 25
# Start Route Pass 14 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 0 Failures 4 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 14 of 25
# Start Route Pass 15 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 15 of 25
# Start Route Pass 16 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 0 Failures 4 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 16 of 25
# Start Route Pass 17 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 1 Failures 3 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 17 of 25
# Start Route Pass 18 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 3 Failures 1 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 18 of 25
# Start Route Pass 19 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 1 Failures 3 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 19 of 25
# Start Route Pass 20 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 3 Failures 1 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 20 of 25
# Start Route Pass 21 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 1 Failures 3 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 21 of 25
# Start Route Pass 22 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 0 Failures 4 Vias 47
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 22 of 25
# Start Route Pass 23 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 23 of 25
# Start Route Pass 24 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 0 Failures 4 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 24 of 25
# Start Route Pass 25 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 25 of 25
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.5000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.5000 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.5000 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     4|   0|    0|   48|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     4|   4|    0|   47|    0|   0| 20|  0:00:00|  0:00:00|
# Route    |  3|     0|     4|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|     0|     4|   4|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  5|     0|     4|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     4|   4|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     4|   3|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     0|     4|   1|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     0|     4|   3|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     0|     4|   1|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     0|     4|   3|    0|   47|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 12|     0|     4|   4|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     0|     4|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     0|     4|   4|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     0|     4|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 16|     0|     4|   4|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|     0|     4|   3|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     0|     4|   1|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     0|     4|   3|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 20|     0|     4|   1|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     0|     4|   3|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 22|     0|     4|   4|    0|   47|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 23|     0|     4|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 24|     0|     4|   4|    0|   47|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     0|     4|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Yongmin/Documents/GitHub/PCVdesign_yb/PCB_yb/allegro\DOEON_PCBv3.dsn
# Nets 47 Connections 52 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 3, at vias 0 Total Vias 47
# Percent Connected   92.31
# Manhattan Length 2765.0200 Horizontal 2047.4354 Vertical 717.5846
# Routed Length 3031.6200 Horizontal 2169.3600 Vertical 862.2600
# Ratio Actual / Manhattan   1.0964
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Current time = Tue Oct 01 16:53:54 2019
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.5000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.5000 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.5000 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/Users/Yongmin/Documents/GitHub/PCVdesign_yb/PCB_yb/allegro\DOEON_PCBv3.dsn
# Nets 47 Connections 52 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 3, at vias 0 Total Vias 47
# Percent Connected   92.31
# Manhattan Length 2765.0200 Horizontal 2047.4354 Vertical 717.5846
# Routed Length 3031.6200 Horizontal 2169.3600 Vertical 862.2600
# Ratio Actual / Manhattan   1.0964
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 55 Successes 51 Failures 4 Vias 38
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 93 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 55 Successes 51 Failures 4 Vias 36
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.5000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.5000 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.5000 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     4|   0|    0|   48|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     4|   4|    0|   47|    0|   0| 20|  0:00:00|  0:00:00|
# Route    |  3|     0|     4|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|     0|     4|   4|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  5|     0|     4|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     4|   4|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     4|   3|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     0|     4|   1|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     0|     4|   3|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     0|     4|   1|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     0|     4|   3|    0|   47|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 12|     0|     4|   4|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     0|     4|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     0|     4|   4|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     0|     4|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 16|     0|     4|   4|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|     0|     4|   3|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     0|     4|   1|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     0|     4|   3|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 20|     0|     4|   1|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     0|     4|   3|    0|   47|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 22|     0|     4|   4|    0|   47|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 23|     0|     4|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 24|     0|     4|   4|    0|   47|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     0|     4|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 26|     0|     4|   4|    0|   38|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     0|     4|   4|    0|   36|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Yongmin/Documents/GitHub/PCVdesign_yb/PCB_yb/allegro\DOEON_PCBv3.dsn
# Nets 47 Connections 52 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 3, at vias 1 Total Vias 36
# Percent Connected   92.31
# Manhattan Length 2767.0200 Horizontal 2052.1632 Vertical 714.8568
# Routed Length 3012.4600 Horizontal 2161.9800 Vertical 850.4800
# Ratio Actual / Manhattan   1.0887
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/Users/Yongmin/AppData/Local/Temp/#Taaaaag16060.tmp
# Routing Written to File C:/Users/Yongmin/AppData/Local/Temp/#Taaaaag16060.tmp
quit
