{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556563441975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556563441990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 18:44:01 2019 " "Processing started: Mon Apr 29 18:44:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556563441990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556563441990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_140L -c Lab2_140L " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_140L -c Lab2_140L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556563441990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556563443429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1556563443430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file top_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sft " "Found entity 1: top_sft" {  } { { "top_sft.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/top_sft.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563474689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556563474689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sft " "Found entity 1: tb_sft" {  } { { "tb_sft.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/tb_sft.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563474764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556563474764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticehx1k.v 4 4 " "Found 4 design units, including 4 entities, in source file latticehx1k.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeKeys " "Found entity 1: decodeKeys" {  } { { "latticehx1k.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/latticehx1k.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563474880 ""} { "Info" "ISGN_ENTITY_NAME" "2 gl_fsm " "Found entity 2: gl_fsm" {  } { { "latticehx1k.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/latticehx1k.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563474880 ""} { "Info" "ISGN_ENTITY_NAME" "3 Glue_Lab2 " "Found entity 3: Glue_Lab2" {  } { { "latticehx1k.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/latticehx1k.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563474880 ""} { "Info" "ISGN_ENTITY_NAME" "4 latticehx1k " "Found entity 4: latticehx1k" {  } { { "latticehx1k.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/latticehx1k.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563474880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556563474880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_140l.v 4 4 " "Found 4 design units, including 4 entities, in source file lab2_140l.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_140L " "Found entity 1: Lab2_140L" {  } { { "Lab2_140L.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563474970 ""} { "Info" "ISGN_ENTITY_NAME" "2 sigDelay " "Found entity 2: sigDelay" {  } { { "Lab2_140L.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563474970 ""} { "Info" "ISGN_ENTITY_NAME" "3 fu_adder " "Found entity 3: fu_adder" {  } { { "Lab2_140L.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563474970 ""} { "Info" "ISGN_ENTITY_NAME" "4 fb_adder " "Found entity 4: fb_adder" {  } { { "Lab2_140L.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563474970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556563474970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_pll " "Found entity 1: fake_pll" {  } { { "fake_pll.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/fake_pll.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563475052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556563475052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_buart.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_buart " "Found entity 1: fake_buart" {  } { { "fake_buart.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/fake_buart.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563475152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556563475152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buart.v 5 5 " "Found 5 design units, including 5 entities, in source file buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen " "Found entity 1: baudgen" {  } { { "buart.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/buart.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563475316 ""} { "Info" "ISGN_ENTITY_NAME" "2 baudgen2 " "Found entity 2: baudgen2" {  } { { "buart.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/buart.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563475316 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart " "Found entity 3: uart" {  } { { "buart.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/buart.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563475316 ""} { "Info" "ISGN_ENTITY_NAME" "4 rxuart " "Found entity 4: rxuart" {  } { { "buart.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/buart.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563475316 ""} { "Info" "ISGN_ENTITY_NAME" "5 buart " "Found entity 5: buart" {  } { { "buart.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/buart.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556563475316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556563475316 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "Lab2_140L.v(84) " "Verilog HDL error at Lab2_140L.v(84): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "Lab2_140L.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v" 84 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1556563475320 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk Lab2_140L.v(77) " "Verilog HDL error at Lab2_140L.v(77): object \"clk\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab2_140L.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v" 77 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1556563475325 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sum Lab2_140L.v(78) " "Verilog HDL Procedural Assignment error at Lab2_140L.v(78): object \"sum\" on left-hand side of assignment must have a variable data type" {  } { { "Lab2_140L.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v" 78 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1556563475325 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cout Lab2_140L.v(79) " "Verilog HDL Procedural Assignment error at Lab2_140L.v(79): object \"cout\" on left-hand side of assignment must have a variable data type" {  } { { "Lab2_140L.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v" 79 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1556563475325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk Lab2_140L.v(93) " "Verilog HDL error at Lab2_140L.v(93): object \"clk\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab2_140L.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v" 93 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1556563475326 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sum Lab2_140L.v(94) " "Verilog HDL Procedural Assignment error at Lab2_140L.v(94): object \"sum\" on left-hand side of assignment must have a variable data type" {  } { { "Lab2_140L.v" "" { Text "D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v" 94 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1556563475326 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556563476149 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 29 18:44:36 2019 " "Processing ended: Mon Apr 29 18:44:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556563476149 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556563476149 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556563476149 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556563476149 ""}
