

================================================================
== Vivado HLS Report for 'operator_float_div6'
================================================================
* Date:           Fri Aug 31 15:57:28 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div6
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.178|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   28|   28|   28|   28|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_94  |lut_div3_chunk  |    1|    1|    1|    1|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     285|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     380|     301|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     165|
|Register         |        -|      -|     214|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     594|     751|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |grp_lut_div3_chunk_fu_94  |lut_div3_chunk        |        0|      0|   14|   39|
    |operator_float_dibkb_U9   |operator_float_dibkb  |        0|      0|  183|  131|
    |operator_float_dicud_U10  |operator_float_dicud  |        0|      0|  183|  131|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0|  380|  301|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_176_p2          |     +    |      0|  0|  15|           3|           8|
    |xf_V_4_fu_330_p2             |     +    |      0|  0|  34|           1|          27|
    |new_exp_V_1_fu_186_p2        |     -    |      0|  0|  15|           8|           8|
    |shift_V_fu_202_p2            |     -    |      0|  0|  15|           2|           8|
    |sel_tmp1_fu_212_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp6_fu_234_p2           |    and   |      0|  0|   6|           1|           1|
    |tmp_1_fu_182_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_fu_164_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_4_fu_170_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_6_fu_197_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_9_fu_255_p2              |   icmp   |      0|  0|  11|           8|           2|
    |sel_tmp5_demorgan_fu_224_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_10_fu_268_p2             |    or    |      0|  0|   6|           1|           1|
    |p_1_fu_260_p3                |  select  |      0|  0|   2|           1|           2|
    |p_Repl2_1_fu_274_p3          |  select  |      0|  0|   8|           1|           8|
    |p_Repl2_s_fu_443_p3          |  select  |      0|  0|  23|           1|          23|
    |p_cast_cast_fu_156_p3        |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_217_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_3_fu_240_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_4_fu_248_p3          |  select  |      0|  0|   8|           1|           1|
    |shift_V_cast_cast_fu_190_p3  |  select  |      0|  0|   2|           1|           1|
    |xf_V_1_fu_324_p3             |  select  |      0|  0|  27|           1|          27|
    |xf_V_fu_309_p3               |  select  |      0|  0|  27|           1|          27|
    |sel_tmp5_fu_228_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp_fu_207_p2            |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 285|          70|         187|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  109|         23|    1|         23|
    |grp_lut_div3_chunk_fu_94_d_V     |   41|          8|    4|         32|
    |grp_lut_div3_chunk_fu_94_r_in_V  |   15|          3|    2|          6|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  165|         34|    7|         61|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  22|   0|   22|          0|
    |call_ret2_i_i_reg_604_0                |   4|   0|    4|          0|
    |call_ret3_i_i_reg_609_0                |   4|   0|    4|          0|
    |call_ret4_i_i_reg_614_0                |   4|   0|    4|          0|
    |call_ret5_i_i_reg_619_0                |   4|   0|    4|          0|
    |call_ret6_i_i_reg_624_0                |   4|   0|    4|          0|
    |d_chunk_V_1_reg_569                    |   4|   0|    4|          0|
    |d_chunk_V_2_reg_574                    |   4|   0|    4|          0|
    |d_chunk_V_3_reg_579                    |   4|   0|    4|          0|
    |d_chunk_V_4_reg_584                    |   4|   0|    4|          0|
    |d_chunk_V_5_reg_589                    |   4|   0|    4|          0|
    |d_chunk_V_6_reg_594                    |   4|   0|    4|          0|
    |d_chunk_V_reg_599                      |   3|   0|    4|          1|
    |grp_lut_div3_chunk_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |new_exp_V_reg_466                      |   8|   0|    8|          0|
    |new_mant_V_1_reg_475                   |  23|   0|   23|          0|
    |p_Repl2_1_reg_528                      |   8|   0|    8|          0|
    |p_Repl2_2_reg_461                      |   1|   0|    1|          0|
    |p_Result_i_i_reg_564                   |   3|   0|    3|          0|
    |p_cast_cast_reg_487                    |   1|   0|    8|          7|
    |reg_117                                |   2|   0|    2|          0|
    |shift_V_1_reg_507                      |   8|   0|    8|          0|
    |shift_V_4_reg_517                      |   8|   0|    8|          0|
    |tmp_12_reg_553                         |  27|   0|   27|          0|
    |tmp_3_reg_493                          |   1|   0|    1|          0|
    |tmp_4_reg_501                          |   1|   0|    1|          0|
    |tmp_5_reg_548                          |  23|   0|   23|          0|
    |tmp_6_reg_512                          |   1|   0|    1|          0|
    |tmp_9_reg_523                          |   1|   0|    1|          0|
    |tmp_reg_482                            |   1|   0|    1|          0|
    |xf_V_reg_558                           |  27|   0|   27|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 214|   0|  222|          8|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div6 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div6 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div6 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div6 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div6 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div6 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div6 | return value |
|in_r       |  in |   32|   ap_none  |         in_r        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 23 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [test.cpp:63->test.cpp:460]   --->   Operation 24 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [test.cpp:64->test.cpp:460]   --->   Operation 25 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [test.cpp:65->test.cpp:460]   --->   Operation 26 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i32 %p_Val2_s to i23" [test.cpp:66->test.cpp:460]   --->   Operation 27 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 22)" [test.cpp:466]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.65ns)   --->   "%p_cast_cast = select i1 %tmp, i8 2, i8 3" [test.cpp:466]   --->   Operation 29 'select' 'p_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.22ns)   --->   "%tmp_3 = icmp eq i8 %new_exp_V, 0" [test.cpp:472]   --->   Operation 30 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.22ns)   --->   "%tmp_4 = icmp ult i8 %p_cast_cast, %new_exp_V" [test.cpp:475]   --->   Operation 31 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -2, %new_exp_V" [test.cpp:479]   --->   Operation 32 'add' 'shift_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 33 [1/1] (1.22ns)   --->   "%tmp_1 = icmp ugt i8 %p_cast_cast, %new_exp_V" [test.cpp:468]   --->   Operation 33 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %p_cast_cast" [test.cpp:471]   --->   Operation 34 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%shift_V_cast_cast = select i1 %tmp, i8 1, i8 2" [test.cpp:466]   --->   Operation 35 'select' 'shift_V_cast_cast' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.22ns)   --->   "%tmp_6 = icmp ult i8 %new_exp_V, 3" [test.cpp:476]   --->   Operation 36 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.39ns)   --->   "%shift_V = sub i8 2, %new_exp_V" [test.cpp:477]   --->   Operation 37 'sub' 'shift_V' <Predicate = (!tmp_3)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp = xor i1 %tmp_3, true" [test.cpp:472]   --->   Operation 38 'xor' 'sel_tmp' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp1 = and i1 %tmp_4, %sel_tmp" [test.cpp:475]   --->   Operation 39 'and' 'sel_tmp1' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_2 = select i1 %sel_tmp1, i8 %shift_V_cast_cast, i8 %shift_V_1" [test.cpp:475]   --->   Operation 40 'select' 'shift_V_2' <Predicate = (!tmp_3)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp5_demorgan = or i1 %tmp_3, %tmp_4" [test.cpp:472]   --->   Operation 41 'or' 'sel_tmp5_demorgan' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp5 = xor i1 %sel_tmp5_demorgan, true" [test.cpp:472]   --->   Operation 42 'xor' 'sel_tmp5' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = and i1 %tmp_6, %sel_tmp5" [test.cpp:476]   --->   Operation 43 'and' 'sel_tmp6' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%shift_V_3 = select i1 %sel_tmp6, i8 %shift_V, i8 %shift_V_2" [test.cpp:476]   --->   Operation 44 'select' 'shift_V_3' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %tmp_3, i8 1, i8 %shift_V_3" [test.cpp:472]   --->   Operation 45 'select' 'shift_V_4' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.22ns)   --->   "%tmp_9 = icmp eq i8 %new_exp_V, -1" [test.cpp:490]   --->   Operation 46 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_1 = select i1 %tmp_9, i8 -1, i8 0" [test.cpp:490]   --->   Operation 47 'select' 'p_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_10 = or i1 %tmp_9, %tmp_1" [test.cpp:490]   --->   Operation 48 'or' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_10, i8 %p_1, i8 %new_exp_V_1" [test.cpp:490]   --->   Operation 49 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = zext i23 %new_mant_V_1 to i32" [test.cpp:483]   --->   Operation 50 'zext' 'tmp_s' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = zext i8 %shift_V_4 to i32" [test.cpp:483]   --->   Operation 51 'zext' 'tmp_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i8 %shift_V_4 to i23" [test.cpp:483]   --->   Operation 52 'zext' 'tmp_2_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 53 [4/4] (1.91ns)   --->   "%tmp_5 = lshr i23 %new_mant_V_1, %tmp_2_cast" [test.cpp:483]   --->   Operation 53 'lshr' 'tmp_5' <Predicate = (tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [4/4] (1.91ns)   --->   "%tmp_8 = shl i32 %tmp_s, %tmp_2" [test.cpp:485]   --->   Operation 54 'shl' 'tmp_8' <Predicate = (!tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 55 [3/4] (1.91ns)   --->   "%tmp_5 = lshr i23 %new_mant_V_1, %tmp_2_cast" [test.cpp:483]   --->   Operation 55 'lshr' 'tmp_5' <Predicate = (tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [3/4] (1.91ns)   --->   "%tmp_8 = shl i32 %tmp_s, %tmp_2" [test.cpp:485]   --->   Operation 56 'shl' 'tmp_8' <Predicate = (!tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 57 [2/4] (1.91ns)   --->   "%tmp_5 = lshr i23 %new_mant_V_1, %tmp_2_cast" [test.cpp:483]   --->   Operation 57 'lshr' 'tmp_5' <Predicate = (tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [2/4] (1.91ns)   --->   "%tmp_8 = shl i32 %tmp_s, %tmp_2" [test.cpp:485]   --->   Operation 58 'shl' 'tmp_8' <Predicate = (!tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 59 [1/4] (1.91ns)   --->   "%tmp_5 = lshr i23 %new_mant_V_1, %tmp_2_cast" [test.cpp:483]   --->   Operation 59 'lshr' 'tmp_5' <Predicate = (tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/4] (1.91ns)   --->   "%tmp_8 = shl i32 %tmp_s, %tmp_2" [test.cpp:485]   --->   Operation 60 'shl' 'tmp_8' <Predicate = (!tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %tmp_8 to i27" [test.cpp:485]   --->   Operation 61 'trunc' 'tmp_12' <Predicate = (!tmp_6)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.59>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_7 = zext i23 %tmp_5 to i27" [test.cpp:483]   --->   Operation 62 'zext' 'tmp_7' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.59ns)   --->   "%xf_V = select i1 %tmp_6, i27 %tmp_7, i27 %tmp_12" [test.cpp:476]   --->   Operation 63 'select' 'xf_V' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.69>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%p_Result_s = call i27 @_ssdm_op_BitSet.i27.i27.i32.i1(i27 %xf_V, i32 23, i1 true)" [test.cpp:487]   --->   Operation 64 'bitset' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%xf_V_1 = select i1 %tmp_3, i27 %xf_V, i27 %p_Result_s" [test.cpp:472]   --->   Operation 65 'select' 'xf_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (1.69ns) (out node of the LUT)   --->   "%xf_V_4 = add i27 1, %xf_V_1" [test.cpp:488]   --->   Operation 66 'add' 'xf_V_4' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 24, i32 26) nounwind" [test.cpp:420->test.cpp:445->test.cpp:489]   --->   Operation 67 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i4 @_ssdm_op_PartSelect.i4.i27.i32.i32(i27 %xf_V_4, i32 20, i32 23) nounwind" [test.cpp:423->test.cpp:445->test.cpp:489]   --->   Operation 68 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i4 @_ssdm_op_PartSelect.i4.i27.i32.i32(i27 %xf_V_4, i32 16, i32 19) nounwind" [test.cpp:426->test.cpp:445->test.cpp:489]   --->   Operation 69 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i4 @_ssdm_op_PartSelect.i4.i27.i32.i32(i27 %xf_V_4, i32 12, i32 15) nounwind" [test.cpp:429->test.cpp:445->test.cpp:489]   --->   Operation 70 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i4 @_ssdm_op_PartSelect.i4.i27.i32.i32(i27 %xf_V_4, i32 8, i32 11) nounwind" [test.cpp:432->test.cpp:445->test.cpp:489]   --->   Operation 71 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i4 @_ssdm_op_PartSelect.i4.i27.i32.i32(i27 %xf_V_4, i32 4, i32 7) nounwind" [test.cpp:435->test.cpp:445->test.cpp:489]   --->   Operation 72 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = trunc i27 %xf_V_4 to i4" [test.cpp:438->test.cpp:445->test.cpp:489]   --->   Operation 73 'trunc' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.17>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i3 %p_Result_i_i to i4" [test.cpp:420->test.cpp:445->test.cpp:489]   --->   Operation 74 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [2/2] (2.17ns)   --->   "%call_ret1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:421->test.cpp:445->test.cpp:489]   --->   Operation 75 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.33>
ST_10 : Operation 76 [1/2] (1.33ns)   --->   "%call_ret1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:421->test.cpp:445->test.cpp:489]   --->   Operation 76 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i4, i2 } %call_ret1_i_i, 1" [test.cpp:421->test.cpp:445->test.cpp:489]   --->   Operation 77 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.17>
ST_11 : Operation 78 [2/2] (2.17ns)   --->   "%call_ret2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_1, i2 %r_V) nounwind" [test.cpp:424->test.cpp:445->test.cpp:489]   --->   Operation 78 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.33>
ST_12 : Operation 79 [1/2] (1.33ns)   --->   "%call_ret2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_1, i2 %r_V) nounwind" [test.cpp:424->test.cpp:445->test.cpp:489]   --->   Operation 79 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i4, i2 } %call_ret2_i_i, 1" [test.cpp:424->test.cpp:445->test.cpp:489]   --->   Operation 80 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.17>
ST_13 : Operation 81 [2/2] (2.17ns)   --->   "%call_ret3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_2, i2 %r_V_1) nounwind" [test.cpp:427->test.cpp:445->test.cpp:489]   --->   Operation 81 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.33>
ST_14 : Operation 82 [1/2] (1.33ns)   --->   "%call_ret3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_2, i2 %r_V_1) nounwind" [test.cpp:427->test.cpp:445->test.cpp:489]   --->   Operation 82 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i4, i2 } %call_ret3_i_i, 1" [test.cpp:427->test.cpp:445->test.cpp:489]   --->   Operation 83 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.17>
ST_15 : Operation 84 [2/2] (2.17ns)   --->   "%call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_3, i2 %r_V_2) nounwind" [test.cpp:430->test.cpp:445->test.cpp:489]   --->   Operation 84 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.33>
ST_16 : Operation 85 [1/2] (1.33ns)   --->   "%call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_3, i2 %r_V_2) nounwind" [test.cpp:430->test.cpp:445->test.cpp:489]   --->   Operation 85 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i4, i2 } %call_ret4_i_i, 1" [test.cpp:430->test.cpp:445->test.cpp:489]   --->   Operation 86 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.17>
ST_17 : Operation 87 [2/2] (2.17ns)   --->   "%call_ret5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_4, i2 %r_V_3) nounwind" [test.cpp:433->test.cpp:445->test.cpp:489]   --->   Operation 87 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.33>
ST_18 : Operation 88 [1/2] (1.33ns)   --->   "%call_ret5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_4, i2 %r_V_3) nounwind" [test.cpp:433->test.cpp:445->test.cpp:489]   --->   Operation 88 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i4, i2 } %call_ret5_i_i, 1" [test.cpp:433->test.cpp:445->test.cpp:489]   --->   Operation 89 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.17>
ST_19 : Operation 90 [2/2] (2.17ns)   --->   "%call_ret6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_5, i2 %r_V_4) nounwind" [test.cpp:436->test.cpp:445->test.cpp:489]   --->   Operation 90 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.33>
ST_20 : Operation 91 [1/2] (1.33ns)   --->   "%call_ret6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_5, i2 %r_V_4) nounwind" [test.cpp:436->test.cpp:445->test.cpp:489]   --->   Operation 91 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i4, i2 } %call_ret6_i_i, 1" [test.cpp:436->test.cpp:445->test.cpp:489]   --->   Operation 92 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.17>
ST_21 : Operation 93 [2/2] (2.17ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_6, i2 %r_V_5) nounwind" [test.cpp:439->test.cpp:445->test.cpp:489]   --->   Operation 93 'call' 'call_ret_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.06>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !223"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !229"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @operator_float_div6_s) nounwind"   --->   Operation 96 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V = extractvalue { i4, i2 } %call_ret2_i_i, 0" [test.cpp:424->test.cpp:445->test.cpp:489]   --->   Operation 97 'extractvalue' 'q_chunk_V' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_1 = extractvalue { i4, i2 } %call_ret3_i_i, 0" [test.cpp:427->test.cpp:445->test.cpp:489]   --->   Operation 98 'extractvalue' 'q_chunk_V_1' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_2 = extractvalue { i4, i2 } %call_ret4_i_i, 0" [test.cpp:430->test.cpp:445->test.cpp:489]   --->   Operation 99 'extractvalue' 'q_chunk_V_2' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_3 = extractvalue { i4, i2 } %call_ret5_i_i, 0" [test.cpp:433->test.cpp:445->test.cpp:489]   --->   Operation 100 'extractvalue' 'q_chunk_V_3' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_4 = extractvalue { i4, i2 } %call_ret6_i_i, 0" [test.cpp:436->test.cpp:445->test.cpp:489]   --->   Operation 101 'extractvalue' 'q_chunk_V_4' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_22 : Operation 102 [1/2] (1.33ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_6, i2 %r_V_5) nounwind" [test.cpp:439->test.cpp:445->test.cpp:489]   --->   Operation 102 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_5 = extractvalue { i4, i2 } %call_ret_i_i, 0" [test.cpp:439->test.cpp:445->test.cpp:489]   --->   Operation 103 'extractvalue' 'q_chunk_V_5' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%tmp_15 = trunc i4 %q_chunk_V to i3" [test.cpp:424->test.cpp:445->test.cpp:489]   --->   Operation 104 'trunc' 'tmp_15' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%new_mant_V = call i23 @_ssdm_op_BitConcatenate.i23.i3.i4.i4.i4.i4.i4(i3 %tmp_15, i4 %q_chunk_V_1, i4 %q_chunk_V_2, i4 %q_chunk_V_3, i4 %q_chunk_V_4, i4 %q_chunk_V_5)" [test.cpp:489]   --->   Operation 105 'bitconcatenate' 'new_mant_V' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (0.73ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_9, i23 %new_mant_V_1, i23 %new_mant_V" [test.cpp:490]   --->   Operation 106 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [test.cpp:79->test.cpp:494]   --->   Operation 107 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_1 to float" [test.cpp:80->test.cpp:494]   --->   Operation 108 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "ret float %out" [test.cpp:495]   --->   Operation 109 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 00000000000000000000000]
p_Val2_s          (bitcast       ) [ 00000000000000000000000]
p_Repl2_2         (bitselect     ) [ 00111111111111111111111]
new_exp_V         (partselect    ) [ 00100000000000000000000]
new_mant_V_1      (trunc         ) [ 00111111111111111111111]
tmp               (bitselect     ) [ 00100000000000000000000]
p_cast_cast       (select        ) [ 00100000000000000000000]
tmp_3             (icmp          ) [ 00111111100000000000000]
tmp_4             (icmp          ) [ 00100000000000000000000]
shift_V_1         (add           ) [ 00100000000000000000000]
tmp_1             (icmp          ) [ 00000000000000000000000]
new_exp_V_1       (sub           ) [ 00000000000000000000000]
shift_V_cast_cast (select        ) [ 00000000000000000000000]
tmp_6             (icmp          ) [ 00011111000000000000000]
shift_V           (sub           ) [ 00000000000000000000000]
sel_tmp           (xor           ) [ 00000000000000000000000]
sel_tmp1          (and           ) [ 00000000000000000000000]
shift_V_2         (select        ) [ 00000000000000000000000]
sel_tmp5_demorgan (or            ) [ 00000000000000000000000]
sel_tmp5          (xor           ) [ 00000000000000000000000]
sel_tmp6          (and           ) [ 00000000000000000000000]
shift_V_3         (select        ) [ 00000000000000000000000]
shift_V_4         (select        ) [ 00010000000000000000000]
tmp_9             (icmp          ) [ 00011111111111111111111]
p_1               (select        ) [ 00000000000000000000000]
tmp_10            (or            ) [ 00000000000000000000000]
p_Repl2_1         (select        ) [ 00011111111111111111111]
tmp_s             (zext          ) [ 00001110000000000000000]
tmp_2             (zext          ) [ 00001110000000000000000]
tmp_2_cast        (zext          ) [ 00001110000000000000000]
tmp_5             (lshr          ) [ 00000001000000000000000]
tmp_8             (shl           ) [ 00000000000000000000000]
tmp_12            (trunc         ) [ 00000001000000000000000]
tmp_7             (zext          ) [ 00000000000000000000000]
xf_V              (select        ) [ 00000000100000000000000]
p_Result_s        (bitset        ) [ 00000000000000000000000]
xf_V_1            (select        ) [ 00000000000000000000000]
xf_V_4            (add           ) [ 00000000000000000000000]
p_Result_i_i      (partselect    ) [ 00000000010000000000000]
d_chunk_V_1       (partselect    ) [ 00000000011110000000000]
d_chunk_V_2       (partselect    ) [ 00000000011111100000000]
d_chunk_V_3       (partselect    ) [ 00000000011111111000000]
d_chunk_V_4       (partselect    ) [ 00000000011111111110000]
d_chunk_V_5       (partselect    ) [ 00000000011111111111100]
d_chunk_V_6       (trunc         ) [ 00000000011111111111111]
d_chunk_V         (zext          ) [ 00000000001000000000000]
call_ret1_i_i     (call          ) [ 00000000000000000000000]
r_V               (extractvalue  ) [ 00000000000110000000000]
call_ret2_i_i     (call          ) [ 00000000000001111111111]
r_V_1             (extractvalue  ) [ 00000000000001100000000]
call_ret3_i_i     (call          ) [ 00000000000000011111111]
r_V_2             (extractvalue  ) [ 00000000000000011000000]
call_ret4_i_i     (call          ) [ 00000000000000000111111]
r_V_3             (extractvalue  ) [ 00000000000000000110000]
call_ret5_i_i     (call          ) [ 00000000000000000001111]
r_V_4             (extractvalue  ) [ 00000000000000000001100]
call_ret6_i_i     (call          ) [ 00000000000000000000011]
r_V_5             (extractvalue  ) [ 00000000000000000000011]
StgValue_94       (specbitsmap   ) [ 00000000000000000000000]
StgValue_95       (specbitsmap   ) [ 00000000000000000000000]
StgValue_96       (spectopmodule ) [ 00000000000000000000000]
q_chunk_V         (extractvalue  ) [ 00000000000000000000000]
q_chunk_V_1       (extractvalue  ) [ 00000000000000000000000]
q_chunk_V_2       (extractvalue  ) [ 00000000000000000000000]
q_chunk_V_3       (extractvalue  ) [ 00000000000000000000000]
q_chunk_V_4       (extractvalue  ) [ 00000000000000000000000]
call_ret_i_i      (call          ) [ 00000000000000000000000]
q_chunk_V_5       (extractvalue  ) [ 00000000000000000000000]
tmp_15            (trunc         ) [ 00000000000000000000000]
new_mant_V        (bitconcatenate) [ 00000000000000000000000]
p_Repl2_s         (select        ) [ 00000000000000000000000]
p_Result_1        (bitconcatenate) [ 00000000000000000000000]
out               (bitcast       ) [ 00000000000000000000000]
StgValue_109      (ret           ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i27.i27.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div3_chunk"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_float_div6_s"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i3.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="in_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_lut_div3_chunk_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="0" index="2" bw="2" slack="0"/>
<pin id="98" dir="0" index="3" bw="1" slack="0"/>
<pin id="99" dir="0" index="4" bw="1" slack="0"/>
<pin id="100" dir="0" index="5" bw="1" slack="0"/>
<pin id="101" dir="0" index="6" bw="1" slack="0"/>
<pin id="102" dir="0" index="7" bw="1" slack="0"/>
<pin id="103" dir="0" index="8" bw="1" slack="0"/>
<pin id="104" dir="1" index="9" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i_i/9 call_ret2_i_i/11 call_ret3_i_i/13 call_ret4_i_i/15 call_ret5_i_i/17 call_ret6_i_i/19 call_ret_i_i/21 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/10 r_V_1/12 r_V_2/14 r_V_3/16 r_V_4/18 r_V_5/20 "/>
</bind>
</comp>

<comp id="117" class="1005" name="reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="1"/>
<pin id="119" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_1 r_V_2 r_V_3 r_V_4 r_V_5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_Val2_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_Repl2_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="new_exp_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="6" slack="0"/>
<pin id="138" dir="0" index="3" bw="6" slack="0"/>
<pin id="139" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="new_mant_V_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_cast_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="shift_V_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="1"/>
<pin id="184" dir="0" index="1" bw="8" slack="1"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="new_exp_V_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="0" index="1" bw="8" slack="1"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="shift_V_cast_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_6_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="1"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="shift_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="1"/>
<pin id="205" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sel_tmp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sel_tmp1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="shift_V_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="1"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sel_tmp5_demorgan_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="1" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp5_demorgan/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sel_tmp5_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sel_tmp6_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="shift_V_3_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="0" index="2" bw="8" slack="0"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="shift_V_4_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_9_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_10_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Repl2_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="8" slack="20"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="23" slack="2"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_2_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="1"/>
<pin id="290" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="23" slack="2"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="23" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_12_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_7_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="23" slack="1"/>
<pin id="308" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="xf_V_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="5"/>
<pin id="311" dir="0" index="1" bw="27" slack="0"/>
<pin id="312" dir="0" index="2" bw="27" slack="1"/>
<pin id="313" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_Result_s_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="27" slack="0"/>
<pin id="317" dir="0" index="1" bw="27" slack="1"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="0" index="3" bw="1" slack="0"/>
<pin id="320" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="xf_V_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="7"/>
<pin id="326" dir="0" index="1" bw="27" slack="1"/>
<pin id="327" dir="0" index="2" bw="27" slack="0"/>
<pin id="328" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="xf_V_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="27" slack="0"/>
<pin id="333" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_4/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Result_i_i_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="27" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/8 "/>
</bind>
</comp>

<comp id="346" class="1004" name="d_chunk_V_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="27" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="0" index="3" bw="6" slack="0"/>
<pin id="351" dir="1" index="4" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_1/8 "/>
</bind>
</comp>

<comp id="356" class="1004" name="d_chunk_V_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="27" slack="0"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="0" index="3" bw="6" slack="0"/>
<pin id="361" dir="1" index="4" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_2/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="d_chunk_V_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="27" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="0" index="3" bw="5" slack="0"/>
<pin id="371" dir="1" index="4" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_3/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="d_chunk_V_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="27" slack="0"/>
<pin id="379" dir="0" index="2" bw="5" slack="0"/>
<pin id="380" dir="0" index="3" bw="5" slack="0"/>
<pin id="381" dir="1" index="4" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_4/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="d_chunk_V_5_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="27" slack="0"/>
<pin id="389" dir="0" index="2" bw="4" slack="0"/>
<pin id="390" dir="0" index="3" bw="4" slack="0"/>
<pin id="391" dir="1" index="4" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_5/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="d_chunk_V_6_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="27" slack="0"/>
<pin id="398" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d_chunk_V_6/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="d_chunk_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="1"/>
<pin id="402" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="q_chunk_V_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="10"/>
<pin id="406" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/22 "/>
</bind>
</comp>

<comp id="407" class="1004" name="q_chunk_V_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="8"/>
<pin id="409" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_1/22 "/>
</bind>
</comp>

<comp id="410" class="1004" name="q_chunk_V_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="6"/>
<pin id="412" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_2/22 "/>
</bind>
</comp>

<comp id="413" class="1004" name="q_chunk_V_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="4"/>
<pin id="415" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_3/22 "/>
</bind>
</comp>

<comp id="416" class="1004" name="q_chunk_V_4_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="2"/>
<pin id="418" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_4/22 "/>
</bind>
</comp>

<comp id="419" class="1004" name="q_chunk_V_5_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="0"/>
<pin id="421" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_5/22 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_15_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/22 "/>
</bind>
</comp>

<comp id="427" class="1004" name="new_mant_V_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="23" slack="0"/>
<pin id="429" dir="0" index="1" bw="3" slack="0"/>
<pin id="430" dir="0" index="2" bw="4" slack="0"/>
<pin id="431" dir="0" index="3" bw="4" slack="0"/>
<pin id="432" dir="0" index="4" bw="4" slack="0"/>
<pin id="433" dir="0" index="5" bw="4" slack="0"/>
<pin id="434" dir="0" index="6" bw="4" slack="0"/>
<pin id="435" dir="1" index="7" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V/22 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_Repl2_s_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="20"/>
<pin id="445" dir="0" index="1" bw="23" slack="21"/>
<pin id="446" dir="0" index="2" bw="23" slack="0"/>
<pin id="447" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/22 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_Result_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="21"/>
<pin id="452" dir="0" index="2" bw="8" slack="20"/>
<pin id="453" dir="0" index="3" bw="23" slack="0"/>
<pin id="454" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/22 "/>
</bind>
</comp>

<comp id="457" class="1004" name="out_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/22 "/>
</bind>
</comp>

<comp id="461" class="1005" name="p_Repl2_2_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="21"/>
<pin id="463" dir="1" index="1" bw="1" slack="21"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="new_exp_V_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V "/>
</bind>
</comp>

<comp id="475" class="1005" name="new_mant_V_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="23" slack="2"/>
<pin id="477" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="487" class="1005" name="p_cast_cast_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="1"/>
<pin id="489" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_cast_cast "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_3_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_4_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="507" class="1005" name="shift_V_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="1"/>
<pin id="509" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_6_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="517" class="1005" name="shift_V_4_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="1"/>
<pin id="519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_4 "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_9_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="20"/>
<pin id="525" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="528" class="1005" name="p_Repl2_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="20"/>
<pin id="530" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="tmp_s_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_2_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_2_cast_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="23" slack="1"/>
<pin id="545" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_5_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="23" slack="1"/>
<pin id="550" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_12_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="27" slack="1"/>
<pin id="555" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="558" class="1005" name="xf_V_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="27" slack="1"/>
<pin id="560" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="564" class="1005" name="p_Result_i_i_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="1"/>
<pin id="566" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i_i "/>
</bind>
</comp>

<comp id="569" class="1005" name="d_chunk_V_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="3"/>
<pin id="571" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="d_chunk_V_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="d_chunk_V_2_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="5"/>
<pin id="576" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="d_chunk_V_2 "/>
</bind>
</comp>

<comp id="579" class="1005" name="d_chunk_V_3_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="7"/>
<pin id="581" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="d_chunk_V_3 "/>
</bind>
</comp>

<comp id="584" class="1005" name="d_chunk_V_4_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="9"/>
<pin id="586" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="d_chunk_V_4 "/>
</bind>
</comp>

<comp id="589" class="1005" name="d_chunk_V_5_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="11"/>
<pin id="591" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="d_chunk_V_5 "/>
</bind>
</comp>

<comp id="594" class="1005" name="d_chunk_V_6_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="13"/>
<pin id="596" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opset="d_chunk_V_6 "/>
</bind>
</comp>

<comp id="599" class="1005" name="d_chunk_V_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="1"/>
<pin id="601" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="604" class="1005" name="call_ret2_i_i_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="10"/>
<pin id="606" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="call_ret2_i_i "/>
</bind>
</comp>

<comp id="609" class="1005" name="call_ret3_i_i_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="8"/>
<pin id="611" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="call_ret3_i_i "/>
</bind>
</comp>

<comp id="614" class="1005" name="call_ret4_i_i_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="6"/>
<pin id="616" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="call_ret4_i_i "/>
</bind>
</comp>

<comp id="619" class="1005" name="call_ret5_i_i_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="4"/>
<pin id="621" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="call_ret5_i_i "/>
</bind>
</comp>

<comp id="624" class="1005" name="call_ret6_i_i_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="2"/>
<pin id="626" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="call_ret6_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="105"><net_src comp="72" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="74" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="94" pin=8"/></net>

<net id="116"><net_src comp="94" pin="9"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="125"><net_src comp="88" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="122" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="147"><net_src comp="122" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="122" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="134" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="156" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="134" pin="4"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="134" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="190" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="232"><net_src comp="224" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="197" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="202" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="217" pin="3"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="240" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="255" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="255" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="182" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="260" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="186" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="282" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="285" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="22" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="329"><net_src comp="315" pin="4"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="324" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="330" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="54" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="22" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="362"><net_src comp="52" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="330" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="56" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="330" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="60" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="62" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="382"><net_src comp="52" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="330" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="64" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="66" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="392"><net_src comp="52" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="330" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="68" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="70" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="399"><net_src comp="330" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="400" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="422"><net_src comp="94" pin="9"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="404" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="436"><net_src comp="84" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="438"><net_src comp="407" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="410" pin="1"/><net_sink comp="427" pin=3"/></net>

<net id="440"><net_src comp="413" pin="1"/><net_sink comp="427" pin=4"/></net>

<net id="441"><net_src comp="416" pin="1"/><net_sink comp="427" pin=5"/></net>

<net id="442"><net_src comp="419" pin="1"/><net_sink comp="427" pin=6"/></net>

<net id="448"><net_src comp="427" pin="7"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="86" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="443" pin="3"/><net_sink comp="449" pin=3"/></net>

<net id="460"><net_src comp="449" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="126" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="469"><net_src comp="134" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="478"><net_src comp="144" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="485"><net_src comp="148" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="490"><net_src comp="156" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="496"><net_src comp="164" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="504"><net_src comp="170" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="510"><net_src comp="176" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="515"><net_src comp="197" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="520"><net_src comp="248" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="526"><net_src comp="255" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="531"><net_src comp="274" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="536"><net_src comp="282" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="541"><net_src comp="285" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="546"><net_src comp="288" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="551"><net_src comp="291" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="556"><net_src comp="302" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="561"><net_src comp="309" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="567"><net_src comp="336" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="572"><net_src comp="346" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="577"><net_src comp="356" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="582"><net_src comp="366" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="587"><net_src comp="376" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="592"><net_src comp="386" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="597"><net_src comp="396" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="602"><net_src comp="400" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="607"><net_src comp="94" pin="9"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="612"><net_src comp="94" pin="9"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="617"><net_src comp="94" pin="9"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="622"><net_src comp="94" pin="9"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="627"><net_src comp="94" pin="9"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="416" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_float_div6 : in_r | {1 }
	Port: operator_float_div6 : r0 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_float_div6 : r1 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_float_div6 : q0 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_float_div6 : q1 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_float_div6 : q2 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_float_div6 : q3 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V_1 : 1
		tmp : 1
		p_cast_cast : 2
		tmp_3 : 2
		tmp_4 : 3
		shift_V_1 : 2
	State 2
		shift_V_4 : 1
		p_1 : 1
		tmp_10 : 1
		p_Repl2_1 : 1
	State 3
		tmp_5 : 1
		tmp_8 : 1
	State 4
	State 5
	State 6
		tmp_12 : 1
	State 7
		xf_V : 1
	State 8
		xf_V_1 : 1
		xf_V_4 : 2
		p_Result_i_i : 3
		d_chunk_V_1 : 3
		d_chunk_V_2 : 3
		d_chunk_V_3 : 3
		d_chunk_V_4 : 3
		d_chunk_V_5 : 3
		d_chunk_V_6 : 3
	State 9
		call_ret1_i_i : 1
	State 10
		r_V : 1
	State 11
	State 12
		r_V_1 : 1
	State 13
	State 14
		r_V_2 : 1
	State 15
	State 16
		r_V_3 : 1
	State 17
	State 18
		r_V_4 : 1
	State 19
	State 20
		r_V_5 : 1
	State 21
	State 22
		q_chunk_V_5 : 1
		tmp_15 : 1
		new_mant_V : 2
		p_Repl2_s : 3
		p_Result_1 : 4
		out : 5
		StgValue_109 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   lshr   |        grp_fu_291        |    0    |   183   |   131   |
|----------|--------------------------|---------|---------|---------|
|    shl   |        grp_fu_296        |    0    |   183   |   131   |
|----------|--------------------------|---------|---------|---------|
|          |    p_cast_cast_fu_156    |    0    |    0    |    8    |
|          | shift_V_cast_cast_fu_190 |    0    |    0    |    8    |
|          |     shift_V_2_fu_217     |    0    |    0    |    8    |
|          |     shift_V_3_fu_240     |    0    |    0    |    8    |
|  select  |     shift_V_4_fu_248     |    0    |    0    |    8    |
|          |        p_1_fu_260        |    0    |    0    |    8    |
|          |     p_Repl2_1_fu_274     |    0    |    0    |    8    |
|          |        xf_V_fu_309       |    0    |    0    |    27   |
|          |       xf_V_1_fu_324      |    0    |    0    |    27   |
|          |     p_Repl2_s_fu_443     |    0    |    0    |    23   |
|----------|--------------------------|---------|---------|---------|
|   call   | grp_lut_div3_chunk_fu_94 |  6.366  |    36   |    54   |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_3_fu_164       |    0    |    0    |    11   |
|          |       tmp_4_fu_170       |    0    |    0    |    11   |
|   icmp   |       tmp_1_fu_182       |    0    |    0    |    11   |
|          |       tmp_6_fu_197       |    0    |    0    |    11   |
|          |       tmp_9_fu_255       |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|    add   |     shift_V_1_fu_176     |    0    |    0    |    15   |
|          |       xf_V_4_fu_330      |    0    |    0    |    34   |
|----------|--------------------------|---------|---------|---------|
|    sub   |    new_exp_V_1_fu_186    |    0    |    0    |    15   |
|          |      shift_V_fu_202      |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|    xor   |      sel_tmp_fu_207      |    0    |    0    |    6    |
|          |      sel_tmp5_fu_228     |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|    and   |      sel_tmp1_fu_212     |    0    |    0    |    6    |
|          |      sel_tmp6_fu_234     |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|    or    | sel_tmp5_demorgan_fu_224 |    0    |    0    |    6    |
|          |       tmp_10_fu_268      |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|   read   |    in_read_read_fu_88    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_113        |    0    |    0    |    0    |
|          |     q_chunk_V_fu_404     |    0    |    0    |    0    |
|          |    q_chunk_V_1_fu_407    |    0    |    0    |    0    |
|extractvalue|    q_chunk_V_2_fu_410    |    0    |    0    |    0    |
|          |    q_chunk_V_3_fu_413    |    0    |    0    |    0    |
|          |    q_chunk_V_4_fu_416    |    0    |    0    |    0    |
|          |    q_chunk_V_5_fu_419    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|     p_Repl2_2_fu_126     |    0    |    0    |    0    |
|          |        tmp_fu_148        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     new_exp_V_fu_134     |    0    |    0    |    0    |
|          |    p_Result_i_i_fu_336   |    0    |    0    |    0    |
|          |    d_chunk_V_1_fu_346    |    0    |    0    |    0    |
|partselect|    d_chunk_V_2_fu_356    |    0    |    0    |    0    |
|          |    d_chunk_V_3_fu_366    |    0    |    0    |    0    |
|          |    d_chunk_V_4_fu_376    |    0    |    0    |    0    |
|          |    d_chunk_V_5_fu_386    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    new_mant_V_1_fu_144   |    0    |    0    |    0    |
|   trunc  |       tmp_12_fu_302      |    0    |    0    |    0    |
|          |    d_chunk_V_6_fu_396    |    0    |    0    |    0    |
|          |       tmp_15_fu_423      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_s_fu_282       |    0    |    0    |    0    |
|          |       tmp_2_fu_285       |    0    |    0    |    0    |
|   zext   |     tmp_2_cast_fu_288    |    0    |    0    |    0    |
|          |       tmp_7_fu_306       |    0    |    0    |    0    |
|          |     d_chunk_V_fu_400     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  bitset  |     p_Result_s_fu_315    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|     new_mant_V_fu_427    |    0    |    0    |    0    |
|          |     p_Result_1_fu_449    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  6.366  |   402   |   619   |
|----------|--------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| q3 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|call_ret2_i_i_reg_604|    6   |
|call_ret3_i_i_reg_609|    6   |
|call_ret4_i_i_reg_614|    6   |
|call_ret5_i_i_reg_619|    6   |
|call_ret6_i_i_reg_624|    6   |
| d_chunk_V_1_reg_569 |    4   |
| d_chunk_V_2_reg_574 |    4   |
| d_chunk_V_3_reg_579 |    4   |
| d_chunk_V_4_reg_584 |    4   |
| d_chunk_V_5_reg_589 |    4   |
| d_chunk_V_6_reg_594 |    4   |
|  d_chunk_V_reg_599  |    4   |
|  new_exp_V_reg_466  |    8   |
| new_mant_V_1_reg_475|   23   |
|  p_Repl2_1_reg_528  |    8   |
|  p_Repl2_2_reg_461  |    1   |
| p_Result_i_i_reg_564|    3   |
| p_cast_cast_reg_487 |    8   |
|       reg_117       |    2   |
|  shift_V_1_reg_507  |    8   |
|  shift_V_4_reg_517  |    8   |
|    tmp_12_reg_553   |   27   |
|  tmp_2_cast_reg_543 |   23   |
|    tmp_2_reg_538    |   32   |
|    tmp_3_reg_493    |    1   |
|    tmp_4_reg_501    |    1   |
|    tmp_5_reg_548    |   23   |
|    tmp_6_reg_512    |    1   |
|    tmp_9_reg_523    |    1   |
|     tmp_reg_482     |    1   |
|    tmp_s_reg_533    |   32   |
|     xf_V_reg_558    |   27   |
+---------------------+--------+
|        Total        |   296  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_lut_div3_chunk_fu_94 |  p1  |   8  |   4  |   32   ||    41   |
| grp_lut_div3_chunk_fu_94 |  p2  |   2  |   2  |    4   ||    9    |
|        grp_fu_291        |  p1  |   2  |   8  |   16   ||    9    |
|        grp_fu_296        |  p0  |   2  |  23  |   46   ||    9    |
|        grp_fu_296        |  p1  |   2  |   8  |   16   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   114  ||  5.631  ||    77   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |   402  |   619  |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    5   |    -   |   77   |
|  Register |    -   |    -   |   296  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   11   |   704  |   702  |
+-----------+--------+--------+--------+--------+
