git clone --depth 1 --no-tags https://github.com/zhjohn925/uvm.git f:/verilog_sva_gh_scraper/data/full_repos/106215976
git clone --depth 1 --no-tags https://github.com/n1kolass/gittest.git f:/verilog_sva_gh_scraper/data/full_repos/108820133
git clone --depth 1 --no-tags https://github.com/ZhaoLv/VPlatform.git f:/verilog_sva_gh_scraper/data/full_repos/107784009
git clone --depth 1 --no-tags https://github.com/filcaval1234/ArtigoINTG-2018.git f:/verilog_sva_gh_scraper/data/full_repos/105884193
git clone --depth 1 --no-tags https://github.com/sparksfly000/nyuzi_speed.git f:/verilog_sva_gh_scraper/data/full_repos/103907480
git clone --depth 1 --no-tags https://github.com/why950708/ECE551-N-A.git f:/verilog_sva_gh_scraper/data/full_repos/86714625
git clone --depth 1 --no-tags https://github.com/scottena/doesnt_work.git f:/verilog_sva_gh_scraper/data/full_repos/90083601
git clone --depth 1 --no-tags https://github.com/emrenass/MipsPipeline.git f:/verilog_sva_gh_scraper/data/full_repos/91673048
git clone --depth 1 --no-tags https://github.com/hodgerti/ECE_272_Section_5.git f:/verilog_sva_gh_scraper/data/full_repos/93283261
git clone --depth 1 --no-tags https://github.com/dhamilton13/CSE141L.git f:/verilog_sva_gh_scraper/data/full_repos/94510541
git clone --depth 1 --no-tags https://github.com/ArtemKhvostov/MIPS_SV.git f:/verilog_sva_gh_scraper/data/full_repos/93938354
git clone --depth 1 --no-tags https://github.com/kvaishali/ln-algebra-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/82844052
git clone --depth 1 --no-tags https://github.com/burkeg/SD-Card-Data-Security-through-AES-Encryption-Decryption-ASIC.git f:/verilog_sva_gh_scraper/data/full_repos/84594296
git clone --depth 1 --no-tags https://github.com/rafaelgdp/bd_oficial.git f:/verilog_sva_gh_scraper/data/full_repos/84592025
git clone --depth 1 --no-tags https://github.com/plebsX/cryption.git f:/verilog_sva_gh_scraper/data/full_repos/110422112
git clone --depth 1 --no-tags https://github.com/ARC-Lab-UF/Amazon_EC2_F1.git f:/verilog_sva_gh_scraper/data/full_repos/109703402
git clone --depth 1 --no-tags https://github.com/RamsesMadakson/PROCESSOR-Six.16Bit.Instructions.git f:/verilog_sva_gh_scraper/data/full_repos/101017263
git clone --depth 1 --no-tags https://github.com/nicholasbarnette/COMP541.git f:/verilog_sva_gh_scraper/data/full_repos/102128979
git clone --depth 1 --no-tags https://github.com/Daniel-Huynh/Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/102170279
git clone --depth 1 --no-tags https://github.com/oleh-plotnikov/vending_machine.git f:/verilog_sva_gh_scraper/data/full_repos/101068540
git clone --depth 1 --no-tags https://github.com/xzhou40/ece411.git f:/verilog_sva_gh_scraper/data/full_repos/105309252
git clone --depth 1 --no-tags https://github.com/jyerra2/PokemonGameFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/99074364
git clone --depth 1 --no-tags https://github.com/caelinp/bootcamp1.git f:/verilog_sva_gh_scraper/data/full_repos/102975260
git clone --depth 1 --no-tags https://github.com/Nnnighojk/Sobel-Edge-.git f:/verilog_sva_gh_scraper/data/full_repos/103349308
git clone --depth 1 --no-tags https://github.com/huyutao/processor_YH_HH.git f:/verilog_sva_gh_scraper/data/full_repos/104213805
git clone --depth 1 --no-tags https://github.com/betterxuan/subscriber.sv.git f:/verilog_sva_gh_scraper/data/full_repos/103758450
git clone --depth 1 --no-tags https://github.com/adrieleramoso/ULA32bits.git f:/verilog_sva_gh_scraper/data/full_repos/105703002
git clone --depth 1 --no-tags https://github.com/EvelynEZ/JumpingFrog.git f:/verilog_sva_gh_scraper/data/full_repos/110876084
git clone --depth 1 --no-tags https://github.com/connorwiniarczyk/Dig2_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/111341448
git clone --depth 1 --no-tags https://github.com/sunilNgowda/ALU_system_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/96015532
git clone --depth 1 --no-tags https://github.com/gabyro/Practica3_Verificacion.git f:/verilog_sva_gh_scraper/data/full_repos/87673238
git clone --depth 1 --no-tags https://github.com/sassoun/Assertions.git f:/verilog_sva_gh_scraper/data/full_repos/89913830
git clone --depth 1 --no-tags https://github.com/fl4shk/flare32_cpu_old.git f:/verilog_sva_gh_scraper/data/full_repos/89522964
git clone --depth 1 --no-tags https://github.com/ycgasjy/dynamic_router.git f:/verilog_sva_gh_scraper/data/full_repos/92226969
git clone --depth 1 --no-tags https://github.com/bpandayk/CSE141L.git f:/verilog_sva_gh_scraper/data/full_repos/90074252
git clone --depth 1 --no-tags https://github.com/shivanicm/Donkey-Kong-Country.git f:/verilog_sva_gh_scraper/data/full_repos/90319403
git clone --depth 1 --no-tags https://github.com/shayanmukhtar/ECE676.git f:/verilog_sva_gh_scraper/data/full_repos/91179003
git clone --depth 1 --no-tags https://github.com/amarcott11/DiamondMarcott.git f:/verilog_sva_gh_scraper/data/full_repos/82844809
git clone --depth 1 --no-tags https://github.com/liziming117/uvmprimer_reference.git f:/verilog_sva_gh_scraper/data/full_repos/96086704
git clone --depth 1 --no-tags https://github.com/shagindl/cvnnavia-interview.git f:/verilog_sva_gh_scraper/data/full_repos/83896904
git clone --depth 1 --no-tags https://github.com/tm8687/FIFO-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/84413353
git clone --depth 1 --no-tags https://github.com/kouarasteh/SAT.git f:/verilog_sva_gh_scraper/data/full_repos/110309254
git clone --depth 1 --no-tags https://github.com/rbrenner/Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/105587152
git clone --depth 1 --no-tags https://github.com/gladwig2/Vplay.git f:/verilog_sva_gh_scraper/data/full_repos/105581952
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-vector.git f:/verilog_sva_gh_scraper/data/full_repos/96149574
git clone --depth 1 --no-tags https://github.com/stamp711/digital-frequency-meter.git f:/verilog_sva_gh_scraper/data/full_repos/96805406
git clone --depth 1 --no-tags https://github.com/Dimitrov2005/FSM-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/98538618
git clone --depth 1 --no-tags https://github.com/mah049/SHA-1-SHA-256-MD5.git f:/verilog_sva_gh_scraper/data/full_repos/100815453
git clone --depth 1 --no-tags https://github.com/scottena/HW6.git f:/verilog_sva_gh_scraper/data/full_repos/93122598
git clone --depth 1 --no-tags https://github.com/891680996/digital_clock_sv.git f:/verilog_sva_gh_scraper/data/full_repos/92731080
git clone --depth 1 --no-tags https://github.com/nikhilesh95/SPORK-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/90805239
git clone --depth 1 --no-tags https://github.com/Cmjunior1/ALU_32.git f:/verilog_sva_gh_scraper/data/full_repos/105319466
git clone --depth 1 --no-tags https://github.com/DaiconV/CSE132L.git f:/verilog_sva_gh_scraper/data/full_repos/83961375
git clone --depth 1 --no-tags https://github.com/CSIYI/ComputerDesign.git f:/verilog_sva_gh_scraper/data/full_repos/85661749
git clone --depth 1 --no-tags https://github.com/kbilgund/Management-Data-Input-Ouput.git f:/verilog_sva_gh_scraper/data/full_repos/88493799
git clone --depth 1 --no-tags https://github.com/JunyouChi/PurdueCourses.git f:/verilog_sva_gh_scraper/data/full_repos/84143237
git clone --depth 1 --no-tags https://github.com/Chava8796/DV_Tarea05.git f:/verilog_sva_gh_scraper/data/full_repos/93446222
git clone --depth 1 --no-tags https://github.com/offshorewind/stp_assignments.git f:/verilog_sva_gh_scraper/data/full_repos/94698627
git clone --depth 1 --no-tags https://github.com/lnthang/FPGA-playground.git f:/verilog_sva_gh_scraper/data/full_repos/97499929
git clone --depth 1 --no-tags https://github.com/wshh1559/Chain-NN.git f:/verilog_sva_gh_scraper/data/full_repos/85774700
git clone --depth 1 --no-tags https://github.com/atsmith3/IlliniFormulaElectricDisplay.git f:/verilog_sva_gh_scraper/data/full_repos/95844987
git clone --depth 1 --no-tags https://github.com/kafka96/Snake.git f:/verilog_sva_gh_scraper/data/full_repos/91461385
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-halide.git f:/verilog_sva_gh_scraper/data/full_repos/95925272
git clone --depth 1 --no-tags https://github.com/EvelynEZ/ARM-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/110874802
git clone --depth 1 --no-tags https://github.com/tsmoffat/SystemVerilogLabs.git f:/verilog_sva_gh_scraper/data/full_repos/110113652
git clone --depth 1 --no-tags https://github.com/kevinliutong/TMDFI.git f:/verilog_sva_gh_scraper/data/full_repos/110417233
git clone --depth 1 --no-tags https://github.com/yjc9426/PurdueCourses.git f:/verilog_sva_gh_scraper/data/full_repos/103431125
git clone --depth 1 --no-tags https://github.com/baibai-cbd/EE800_SHA256_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/107344989
git clone --depth 1 --no-tags https://github.com/nflorina/digital-circuit-design.git f:/verilog_sva_gh_scraper/data/full_repos/108766482
git clone --depth 1 --no-tags https://github.com/jerry990/RISC-Pipe-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/107783694
git clone --depth 1 --no-tags https://github.com/afiskon/icestick-first-project.git f:/verilog_sva_gh_scraper/data/full_repos/109723823
git clone --depth 1 --no-tags https://github.com/shyamal-anadkat/DigitalDesign.git f:/verilog_sva_gh_scraper/data/full_repos/102645297
git clone --depth 1 --no-tags https://github.com/wa9035148/sva_checker_library.git f:/verilog_sva_gh_scraper/data/full_repos/102951935
git clone --depth 1 --no-tags https://github.com/haniawni/AntSimHardware.git f:/verilog_sva_gh_scraper/data/full_repos/90084074
git clone --depth 1 --no-tags https://github.com/sassoun/Bus-Master-Arbiter-for-CRC.git f:/verilog_sva_gh_scraper/data/full_repos/89913475
git clone --depth 1 --no-tags https://github.com/SkullStickyRice/UIUC-ECE411-Computer-Architecture-.git f:/verilog_sva_gh_scraper/data/full_repos/91614040
git clone --depth 1 --no-tags https://github.com/AnonymousAbe/474_hw7.git f:/verilog_sva_gh_scraper/data/full_repos/93903141
git clone --depth 1 --no-tags https://github.com/AdityaPawar5/Formal-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/106956977
git clone --depth 1 --no-tags https://github.com/alinalarisa/ether.git f:/verilog_sva_gh_scraper/data/full_repos/86599802
git clone --depth 1 --no-tags https://github.com/MohamedAkl1/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/85011571
git clone --depth 1 --no-tags https://github.com/raymond88wang/CSE112L-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/84903799
git clone --depth 1 --no-tags https://github.com/ytbmulder/multi-stream-buffer.git f:/verilog_sva_gh_scraper/data/full_repos/99797335
git clone --depth 1 --no-tags https://github.com/almeidaslucas/arquitetura.git f:/verilog_sva_gh_scraper/data/full_repos/105725302
git clone --depth 1 --no-tags https://github.com/asulike420/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/104111284
git clone --depth 1 --no-tags https://github.com/ztgao/fpga_cookies.git f:/verilog_sva_gh_scraper/data/full_repos/104096676
git clone --depth 1 --no-tags https://github.com/StrokovSt/Student2017.git f:/verilog_sva_gh_scraper/data/full_repos/103041936
git clone --depth 1 --no-tags https://github.com/rafaelgdp/bd-pem.git f:/verilog_sva_gh_scraper/data/full_repos/84368364
git clone --depth 1 --no-tags https://github.com/JPaulMora/NibblER.git f:/verilog_sva_gh_scraper/data/full_repos/110598954
git clone --depth 1 --no-tags https://github.com/scherrgabriel/trabalho_arq.git f:/verilog_sva_gh_scraper/data/full_repos/95718147
git clone --depth 1 --no-tags https://github.com/fattybobcat/trial_task_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/95526668
git clone --depth 1 --no-tags https://github.com/cquickstad/txt_tbl.git f:/verilog_sva_gh_scraper/data/full_repos/97259695
git clone --depth 1 --no-tags https://github.com/SIUE-VLSI/CFD.git f:/verilog_sva_gh_scraper/data/full_repos/96458045
git clone --depth 1 --no-tags https://github.com/0ctobyte/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/96656152
git clone --depth 1 --no-tags https://github.com/siddhantekale/BFM.git f:/verilog_sva_gh_scraper/data/full_repos/98253176
git clone --depth 1 --no-tags https://github.com/Jyun-Neng/Router.git f:/verilog_sva_gh_scraper/data/full_repos/105683460
git clone --depth 1 --no-tags https://github.com/chialin6/Digital-Circuit-Design_2016.git f:/verilog_sva_gh_scraper/data/full_repos/106549139
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-interval.git f:/verilog_sva_gh_scraper/data/full_repos/96232721
git clone --depth 1 --no-tags https://github.com/RohitK92/verilog-impls.git f:/verilog_sva_gh_scraper/data/full_repos/110411573
git clone --depth 1 --no-tags https://github.com/een5afr/VerilatorPlayground.git f:/verilog_sva_gh_scraper/data/full_repos/109765383
git clone --depth 1 --no-tags https://github.com/Shantanu25/NOC.git f:/verilog_sva_gh_scraper/data/full_repos/88319164
