--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1496000 paths analyzed, 391 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.029ns.
--------------------------------------------------------------------------------
Slack:                  4.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.970ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X21Y43.C4      net (fanout=19)       1.436   M_testState_q_rst7
    SLICE_X21Y43.C       Tilo                  0.259   M_num_q_16_1
                                                       M_num_q_16_rstpot
    SLICE_X23Y42.BX      net (fanout=1)        0.703   M_num_q_16_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_16
    -------------------------------------------------  ---------------------------
    Total                                     14.970ns (3.062ns logic, 11.908ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  5.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.807ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X20Y37.A5      net (fanout=12)       1.470   M_alu_out[6]
    SLICE_X20Y37.A       Tilo                  0.254   n007681
                                                       n007685_SW0
    SLICE_X20Y37.B5      net (fanout=1)        0.542   N205
    SLICE_X20Y37.B       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X19Y38.B5      net (fanout=1)        0.833   N193
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X21Y43.C4      net (fanout=19)       1.436   M_testState_q_rst7
    SLICE_X21Y43.C       Tilo                  0.259   M_num_q_16_1
                                                       M_num_q_16_rstpot
    SLICE_X23Y42.BX      net (fanout=1)        0.703   M_num_q_16_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_16
    -------------------------------------------------  ---------------------------
    Total                                     14.807ns (3.052ns logic, 11.755ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  5.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.803ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X23Y43.A4      net (fanout=19)       1.443   M_testState_q_rst7
    SLICE_X23Y43.AMUX    Tilo                  0.337   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X23Y42.DX      net (fanout=2)        0.451   M_num_q_18_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     14.803ns (3.140ns logic, 11.663ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  5.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_18_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.803ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.296 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_18_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X23Y43.A4      net (fanout=19)       1.443   M_testState_q_rst7
    SLICE_X23Y43.AMUX    Tilo                  0.337   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X23Y43.AX      net (fanout=2)        0.451   M_num_q_18_rstpot
    SLICE_X23Y43.CLK     Tdick                 0.114   M_num_q_18_1
                                                       M_num_q_18_1
    -------------------------------------------------  ---------------------------
    Total                                     14.803ns (3.140ns logic, 11.663ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  5.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.640ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X20Y37.A5      net (fanout=12)       1.470   M_alu_out[6]
    SLICE_X20Y37.A       Tilo                  0.254   n007681
                                                       n007685_SW0
    SLICE_X20Y37.B5      net (fanout=1)        0.542   N205
    SLICE_X20Y37.B       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X19Y38.B5      net (fanout=1)        0.833   N193
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X23Y43.A4      net (fanout=19)       1.443   M_testState_q_rst7
    SLICE_X23Y43.AMUX    Tilo                  0.337   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X23Y42.DX      net (fanout=2)        0.451   M_num_q_18_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     14.640ns (3.130ns logic, 11.510ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  5.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_18_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.640ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.296 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_18_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X20Y37.A5      net (fanout=12)       1.470   M_alu_out[6]
    SLICE_X20Y37.A       Tilo                  0.254   n007681
                                                       n007685_SW0
    SLICE_X20Y37.B5      net (fanout=1)        0.542   N205
    SLICE_X20Y37.B       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X19Y38.B5      net (fanout=1)        0.833   N193
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X23Y43.A4      net (fanout=19)       1.443   M_testState_q_rst7
    SLICE_X23Y43.AMUX    Tilo                  0.337   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X23Y43.AX      net (fanout=2)        0.451   M_num_q_18_rstpot
    SLICE_X23Y43.CLK     Tdick                 0.114   M_num_q_18_1
                                                       M_num_q_18_1
    -------------------------------------------------  ---------------------------
    Total                                     14.640ns (3.130ns logic, 11.510ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  5.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.509ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X23Y42.A1      net (fanout=19)       1.678   M_testState_q_rst7
    SLICE_X23Y42.CLK     Tas                   0.373   M_num_q[18]
                                                       M_num_q_15_rstpot
                                                       M_num_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.509ns (3.062ns logic, 11.447ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  5.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd8 (FF)
  Destination:          M_num_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.422ns (Levels of Logic = 10)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd8 to M_num_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.430   M_testState_q_FSM_FFd10
                                                       M_testState_q_FSM_FFd8
    SLICE_X22Y43.A2      net (fanout=12)       2.021   M_testState_q_FSM_FFd8
    SLICE_X22Y43.A       Tilo                  0.235   b<1>_mmx_out6
                                                       Mmux_M_alu_alufn5_SW0
    SLICE_X22Y43.B4      net (fanout=3)        0.436   N24
    SLICE_X22Y43.B       Tilo                  0.235   b<1>_mmx_out6
                                                       Mmux_M_alu_alufn5_1
    SLICE_X21Y45.C2      net (fanout=11)       0.975   Mmux_M_alu_alufn5
    SLICE_X21Y45.C       Tilo                  0.259   M_alu_a[6]
                                                       Sh1632
    SLICE_X21Y45.A2      net (fanout=1)        0.542   Sh1632
    SLICE_X21Y45.A       Tilo                  0.259   M_alu_a[6]
                                                       Sh1633
    SLICE_X19Y40.A4      net (fanout=2)        1.159   Sh1633
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X21Y43.C4      net (fanout=19)       1.436   M_testState_q_rst7
    SLICE_X21Y43.C       Tilo                  0.259   M_num_q_16_1
                                                       M_num_q_16_rstpot
    SLICE_X23Y42.BX      net (fanout=1)        0.703   M_num_q_16_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_16
    -------------------------------------------------  ---------------------------
    Total                                     14.422ns (3.062ns logic, 11.360ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  5.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.434ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.632 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X5Y36.A5       net (fanout=4)        1.226   M_testState_q_rst2
    SLICE_X5Y36.A        Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X3Y39.B1       net (fanout=18)       1.443   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X3Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                     14.434ns (3.086ns logic, 11.348ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  5.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.406ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y42.C4      net (fanout=3)        0.750   Sh41
    SLICE_X19Y42.C       Tilo                  0.259   M_alu_out[0]
                                                       Sh1579
    SLICE_X19Y42.D5      net (fanout=7)        0.247   Sh1579
    SLICE_X19Y42.D       Tilo                  0.259   M_alu_out[0]
                                                       Sh15710
    SLICE_X14Y40.A3      net (fanout=15)       0.861   M_alu_out[0]
    SLICE_X14Y40.A       Tilo                  0.235   N125
                                                       n005683
    SLICE_X17Y37.D1      net (fanout=5)        1.174   n0056
    SLICE_X17Y37.D       Tilo                  0.259   M_testState_q_rst5
                                                       M_testState_q_rst5
    SLICE_X14Y34.C2      net (fanout=4)        0.971   M_testState_q_rst5
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X21Y43.C4      net (fanout=19)       1.436   M_testState_q_rst7
    SLICE_X21Y43.C       Tilo                  0.259   M_num_q_16_1
                                                       M_num_q_16_rstpot
    SLICE_X23Y42.BX      net (fanout=1)        0.703   M_num_q_16_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_16
    -------------------------------------------------  ---------------------------
    Total                                     14.406ns (3.038ns logic, 11.368ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  5.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_num_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.377ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.294 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_num_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.430   M_num_q[14]
                                                       M_num_q_12
    SLICE_X21Y47.A6      net (fanout=25)       1.735   M_num_q[12]
    SLICE_X21Y47.A       Tilo                  0.259   M_alu_a[4]
                                                       Mmux_M_alu_a51
    SLICE_X20Y45.D2      net (fanout=10)       1.516   M_alu_a[4]
    SLICE_X20Y45.D       Tilo                  0.254   b<1>_mmx_out12
                                                       alu/shift/b<1>41
    SLICE_X21Y45.A6      net (fanout=2)        0.894   b<1>_mmx_out12
    SLICE_X21Y45.A       Tilo                  0.259   M_alu_a[6]
                                                       Sh1633
    SLICE_X19Y40.A4      net (fanout=2)        1.159   Sh1633
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X21Y43.C4      net (fanout=19)       1.436   M_testState_q_rst7
    SLICE_X21Y43.C       Tilo                  0.259   M_num_q_16_1
                                                       M_num_q_16_rstpot
    SLICE_X23Y42.BX      net (fanout=1)        0.703   M_num_q_16_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_16
    -------------------------------------------------  ---------------------------
    Total                                     14.377ns (2.846ns logic, 11.531ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  5.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.346ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X20Y37.A5      net (fanout=12)       1.470   M_alu_out[6]
    SLICE_X20Y37.A       Tilo                  0.254   n007681
                                                       n007685_SW0
    SLICE_X20Y37.B5      net (fanout=1)        0.542   N205
    SLICE_X20Y37.B       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X19Y38.B5      net (fanout=1)        0.833   N193
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X23Y42.A1      net (fanout=19)       1.678   M_testState_q_rst7
    SLICE_X23Y42.CLK     Tas                   0.373   M_num_q[18]
                                                       M_num_q_15_rstpot
                                                       M_num_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.346ns (3.052ns logic, 11.294ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  5.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd9 (FF)
  Destination:          M_num_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.346ns (Levels of Logic = 10)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd9 to M_num_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.BQ      Tcko                  0.430   M_testState_q_FSM_FFd10
                                                       M_testState_q_FSM_FFd9
    SLICE_X22Y43.A3      net (fanout=14)       1.945   M_testState_q_FSM_FFd9
    SLICE_X22Y43.A       Tilo                  0.235   b<1>_mmx_out6
                                                       Mmux_M_alu_alufn5_SW0
    SLICE_X22Y43.B4      net (fanout=3)        0.436   N24
    SLICE_X22Y43.B       Tilo                  0.235   b<1>_mmx_out6
                                                       Mmux_M_alu_alufn5_1
    SLICE_X21Y45.C2      net (fanout=11)       0.975   Mmux_M_alu_alufn5
    SLICE_X21Y45.C       Tilo                  0.259   M_alu_a[6]
                                                       Sh1632
    SLICE_X21Y45.A2      net (fanout=1)        0.542   Sh1632
    SLICE_X21Y45.A       Tilo                  0.259   M_alu_a[6]
                                                       Sh1633
    SLICE_X19Y40.A4      net (fanout=2)        1.159   Sh1633
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X21Y43.C4      net (fanout=19)       1.436   M_testState_q_rst7
    SLICE_X21Y43.C       Tilo                  0.259   M_num_q_16_1
                                                       M_num_q_16_rstpot
    SLICE_X23Y42.BX      net (fanout=1)        0.703   M_num_q_16_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_16
    -------------------------------------------------  ---------------------------
    Total                                     14.346ns (3.062ns logic, 11.284ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  5.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_10 (FF)
  Destination:          M_num_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.313ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_10 to M_num_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.CQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_10
    SLICE_X19Y43.A3      net (fanout=25)       1.711   M_num_q[10]
    SLICE_X19Y43.A       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a31
    SLICE_X21Y43.A6      net (fanout=11)       0.612   M_alu_a[2]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X21Y43.C4      net (fanout=19)       1.436   M_testState_q_rst7
    SLICE_X21Y43.C       Tilo                  0.259   M_num_q_16_1
                                                       M_num_q_16_rstpot
    SLICE_X23Y42.BX      net (fanout=1)        0.703   M_num_q_16_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_16
    -------------------------------------------------  ---------------------------
    Total                                     14.313ns (3.062ns logic, 11.251ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  5.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.290ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X23Y42.C4      net (fanout=19)       1.459   M_testState_q_rst7
    SLICE_X23Y42.CLK     Tas                   0.373   M_num_q[18]
                                                       M_num_q_17_rstpot
                                                       M_num_q_17
    -------------------------------------------------  ---------------------------
    Total                                     14.290ns (3.062ns logic, 11.228ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  5.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.271ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y42.C4      net (fanout=3)        0.750   Sh41
    SLICE_X19Y42.C       Tilo                  0.259   M_alu_out[0]
                                                       Sh1579
    SLICE_X21Y37.D1      net (fanout=7)        1.320   Sh1579
    SLICE_X21Y37.D       Tilo                  0.259   N181
                                                       n007683_SW0
    SLICE_X19Y38.B1      net (fanout=2)        0.943   N181
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X21Y43.C4      net (fanout=19)       1.436   M_testState_q_rst7
    SLICE_X21Y43.C       Tilo                  0.259   M_num_q_16_1
                                                       M_num_q_16_rstpot
    SLICE_X23Y42.BX      net (fanout=1)        0.703   M_num_q_16_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_16
    -------------------------------------------------  ---------------------------
    Total                                     14.271ns (2.803ns logic, 11.468ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  5.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.263ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.291 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X20Y41.A2      net (fanout=19)       1.605   M_testState_q_rst7
    SLICE_X20Y41.CLK     Tas                   0.200   alu/add/N116
                                                       M_num_q_21_rstpot
                                                       M_num_q_21
    -------------------------------------------------  ---------------------------
    Total                                     14.263ns (2.889ns logic, 11.374ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  5.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_16_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.267ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.296 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X21Y43.C4      net (fanout=19)       1.436   M_testState_q_rst7
    SLICE_X21Y43.CLK     Tas                   0.373   M_num_q_16_1
                                                       M_num_q_16_rstpot
                                                       M_num_q_16_1
    -------------------------------------------------  ---------------------------
    Total                                     14.267ns (3.062ns logic, 11.205ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  5.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd8 (FF)
  Destination:          M_num_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.259ns (Levels of Logic = 10)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd8 to M_num_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.430   M_testState_q_FSM_FFd10
                                                       M_testState_q_FSM_FFd8
    SLICE_X22Y43.A2      net (fanout=12)       2.021   M_testState_q_FSM_FFd8
    SLICE_X22Y43.A       Tilo                  0.235   b<1>_mmx_out6
                                                       Mmux_M_alu_alufn5_SW0
    SLICE_X22Y43.B4      net (fanout=3)        0.436   N24
    SLICE_X22Y43.B       Tilo                  0.235   b<1>_mmx_out6
                                                       Mmux_M_alu_alufn5_1
    SLICE_X21Y45.C2      net (fanout=11)       0.975   Mmux_M_alu_alufn5
    SLICE_X21Y45.C       Tilo                  0.259   M_alu_a[6]
                                                       Sh1632
    SLICE_X21Y45.A2      net (fanout=1)        0.542   Sh1632
    SLICE_X21Y45.A       Tilo                  0.259   M_alu_a[6]
                                                       Sh1633
    SLICE_X19Y40.A4      net (fanout=2)        1.159   Sh1633
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X20Y37.A5      net (fanout=12)       1.470   M_alu_out[6]
    SLICE_X20Y37.A       Tilo                  0.254   n007681
                                                       n007685_SW0
    SLICE_X20Y37.B5      net (fanout=1)        0.542   N205
    SLICE_X20Y37.B       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X19Y38.B5      net (fanout=1)        0.833   N193
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X21Y43.C4      net (fanout=19)       1.436   M_testState_q_rst7
    SLICE_X21Y43.C       Tilo                  0.259   M_num_q_16_1
                                                       M_num_q_16_rstpot
    SLICE_X23Y42.BX      net (fanout=1)        0.703   M_num_q_16_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_16
    -------------------------------------------------  ---------------------------
    Total                                     14.259ns (3.052ns logic, 11.207ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  5.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd8 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.255ns (Levels of Logic = 10)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd8 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.430   M_testState_q_FSM_FFd10
                                                       M_testState_q_FSM_FFd8
    SLICE_X22Y43.A2      net (fanout=12)       2.021   M_testState_q_FSM_FFd8
    SLICE_X22Y43.A       Tilo                  0.235   b<1>_mmx_out6
                                                       Mmux_M_alu_alufn5_SW0
    SLICE_X22Y43.B4      net (fanout=3)        0.436   N24
    SLICE_X22Y43.B       Tilo                  0.235   b<1>_mmx_out6
                                                       Mmux_M_alu_alufn5_1
    SLICE_X21Y45.C2      net (fanout=11)       0.975   Mmux_M_alu_alufn5
    SLICE_X21Y45.C       Tilo                  0.259   M_alu_a[6]
                                                       Sh1632
    SLICE_X21Y45.A2      net (fanout=1)        0.542   Sh1632
    SLICE_X21Y45.A       Tilo                  0.259   M_alu_a[6]
                                                       Sh1633
    SLICE_X19Y40.A4      net (fanout=2)        1.159   Sh1633
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X23Y43.A4      net (fanout=19)       1.443   M_testState_q_rst7
    SLICE_X23Y43.AMUX    Tilo                  0.337   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X23Y42.DX      net (fanout=2)        0.451   M_num_q_18_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     14.255ns (3.140ns logic, 11.115ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  5.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd8 (FF)
  Destination:          M_num_q_18_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.255ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd8 to M_num_q_18_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.430   M_testState_q_FSM_FFd10
                                                       M_testState_q_FSM_FFd8
    SLICE_X22Y43.A2      net (fanout=12)       2.021   M_testState_q_FSM_FFd8
    SLICE_X22Y43.A       Tilo                  0.235   b<1>_mmx_out6
                                                       Mmux_M_alu_alufn5_SW0
    SLICE_X22Y43.B4      net (fanout=3)        0.436   N24
    SLICE_X22Y43.B       Tilo                  0.235   b<1>_mmx_out6
                                                       Mmux_M_alu_alufn5_1
    SLICE_X21Y45.C2      net (fanout=11)       0.975   Mmux_M_alu_alufn5
    SLICE_X21Y45.C       Tilo                  0.259   M_alu_a[6]
                                                       Sh1632
    SLICE_X21Y45.A2      net (fanout=1)        0.542   Sh1632
    SLICE_X21Y45.A       Tilo                  0.259   M_alu_a[6]
                                                       Sh1633
    SLICE_X19Y40.A4      net (fanout=2)        1.159   Sh1633
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X23Y43.A4      net (fanout=19)       1.443   M_testState_q_rst7
    SLICE_X23Y43.AMUX    Tilo                  0.337   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X23Y43.AX      net (fanout=2)        0.451   M_num_q_18_rstpot
    SLICE_X23Y43.CLK     Tdick                 0.114   M_num_q_18_1
                                                       M_num_q_18_1
    -------------------------------------------------  ---------------------------
    Total                                     14.255ns (3.140ns logic, 11.115ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  5.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.271ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.632 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X5Y36.A5       net (fanout=4)        1.226   M_testState_q_rst2
    SLICE_X5Y36.A        Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X3Y39.C3       net (fanout=18)       1.280   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X3Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                     14.271ns (3.086ns logic, 11.185ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  5.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.271ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.632 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X20Y37.A5      net (fanout=12)       1.470   M_alu_out[6]
    SLICE_X20Y37.A       Tilo                  0.254   n007681
                                                       n007685_SW0
    SLICE_X20Y37.B5      net (fanout=1)        0.542   N205
    SLICE_X20Y37.B       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X19Y38.B5      net (fanout=1)        0.833   N193
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X5Y36.A5       net (fanout=4)        1.226   M_testState_q_rst2
    SLICE_X5Y36.A        Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X3Y39.B1       net (fanout=18)       1.443   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X3Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                     14.271ns (3.076ns logic, 11.195ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  5.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.239ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y42.C4      net (fanout=3)        0.750   Sh41
    SLICE_X19Y42.C       Tilo                  0.259   M_alu_out[0]
                                                       Sh1579
    SLICE_X19Y42.D5      net (fanout=7)        0.247   Sh1579
    SLICE_X19Y42.D       Tilo                  0.259   M_alu_out[0]
                                                       Sh15710
    SLICE_X14Y40.A3      net (fanout=15)       0.861   M_alu_out[0]
    SLICE_X14Y40.A       Tilo                  0.235   N125
                                                       n005683
    SLICE_X17Y37.D1      net (fanout=5)        1.174   n0056
    SLICE_X17Y37.D       Tilo                  0.259   M_testState_q_rst5
                                                       M_testState_q_rst5
    SLICE_X14Y34.C2      net (fanout=4)        0.971   M_testState_q_rst5
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X23Y43.A4      net (fanout=19)       1.443   M_testState_q_rst7
    SLICE_X23Y43.AMUX    Tilo                  0.337   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X23Y42.DX      net (fanout=2)        0.451   M_num_q_18_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     14.239ns (3.116ns logic, 11.123ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  5.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_18_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.239ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.296 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_18_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y42.C4      net (fanout=3)        0.750   Sh41
    SLICE_X19Y42.C       Tilo                  0.259   M_alu_out[0]
                                                       Sh1579
    SLICE_X19Y42.D5      net (fanout=7)        0.247   Sh1579
    SLICE_X19Y42.D       Tilo                  0.259   M_alu_out[0]
                                                       Sh15710
    SLICE_X14Y40.A3      net (fanout=15)       0.861   M_alu_out[0]
    SLICE_X14Y40.A       Tilo                  0.235   N125
                                                       n005683
    SLICE_X17Y37.D1      net (fanout=5)        1.174   n0056
    SLICE_X17Y37.D       Tilo                  0.259   M_testState_q_rst5
                                                       M_testState_q_rst5
    SLICE_X14Y34.C2      net (fanout=4)        0.971   M_testState_q_rst5
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X23Y43.A4      net (fanout=19)       1.443   M_testState_q_rst7
    SLICE_X23Y43.AMUX    Tilo                  0.337   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X23Y43.AX      net (fanout=2)        0.451   M_num_q_18_rstpot
    SLICE_X23Y43.CLK     Tdick                 0.114   M_num_q_18_1
                                                       M_num_q_18_1
    -------------------------------------------------  ---------------------------
    Total                                     14.239ns (3.116ns logic, 11.123ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  5.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          seg/ctr/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.255ns (Levels of Logic = 10)
  Clock Path Skew:      0.004ns (0.634 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to seg/ctr/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X19Y38.B6      net (fanout=6)        0.163   n0092
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X5Y36.A5       net (fanout=4)        1.226   M_testState_q_rst2
    SLICE_X5Y36.A        Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X3Y38.A1       net (fanout=18)       1.264   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X3Y38.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7_rstpot
                                                       seg/ctr/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                     14.255ns (3.086ns logic, 11.169ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  5.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_errRes_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.217ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.290 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_errRes_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X23Y37.D1      net (fanout=12)       1.957   M_alu_out[6]
    SLICE_X23Y37.D       Tilo                  0.259   N127
                                                       n009282_SW0
    SLICE_X19Y38.A5      net (fanout=1)        0.878   N127
    SLICE_X19Y38.A       Tilo                  0.259   N232
                                                       n009283
    SLICE_X15Y40.A5      net (fanout=6)        0.771   n0092
    SLICE_X15Y40.A       Tilo                  0.259   N253
                                                       M_testState_q__n0399_inv3_SW0_SW0
    SLICE_X15Y42.C3      net (fanout=8)        0.618   N189
    SLICE_X15Y42.C       Tilo                  0.259   N247
                                                       M_testState_q__n0399_inv5_SW0
    SLICE_X15Y43.A1      net (fanout=1)        1.226   N243
    SLICE_X15Y43.CLK     Tas                   0.373   M_errRes_q[3]
                                                       M_errRes_q_0_rstpot
                                                       M_errRes_q_0
    -------------------------------------------------  ---------------------------
    Total                                     14.217ns (3.086ns logic, 11.131ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  5.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_11 (FF)
  Destination:          M_num_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.215ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_11 to M_num_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.430   M_num_q[11]
                                                       M_num_q_11
    SLICE_X19Y43.C3      net (fanout=24)       1.978   M_num_q[11]
    SLICE_X19Y43.C       Tilo                  0.259   Mmux_M_alu_b311
                                                       Mmux_M_alu_a41
    SLICE_X21Y43.A2      net (fanout=12)       1.002   M_alu_a[3]
    SLICE_X21Y43.A       Tilo                  0.259   M_num_q_16_1
                                                       alu/add/adder2/carry1_SW2
    SLICE_X18Y43.C2      net (fanout=1)        1.248   alu/add/N200
    SLICE_X18Y43.C       Tilo                  0.235   M_add_v
                                                       alu/add/adder4/carry1
    SLICE_X18Y39.B6      net (fanout=3)        0.998   alu/add/M_adder4_carry
    SLICE_X18Y39.B       Tilo                  0.235   N238
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X19Y40.A5      net (fanout=3)        0.455   Sh41
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X21Y40.D3      net (fanout=12)       0.848   M_alu_out[6]
    SLICE_X21Y40.D       Tilo                  0.259   N129
                                                       n004783_SW0
    SLICE_X17Y38.A4      net (fanout=1)        1.135   N129
    SLICE_X17Y38.A       Tilo                  0.259   N137
                                                       n004784
    SLICE_X17Y38.B6      net (fanout=6)        0.166   n0047
    SLICE_X17Y38.B       Tilo                  0.259   N137
                                                       M_testState_q_rst6_SW2
    SLICE_X14Y34.C1      net (fanout=3)        1.184   N140
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X21Y43.C4      net (fanout=19)       1.436   M_testState_q_rst7
    SLICE_X21Y43.C       Tilo                  0.259   M_num_q_16_1
                                                       M_num_q_16_rstpot
    SLICE_X23Y42.BX      net (fanout=1)        0.703   M_num_q_16_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_16
    -------------------------------------------------  ---------------------------
    Total                                     14.215ns (3.062ns logic, 11.153ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  5.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd8 (FF)
  Destination:          M_num_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.219ns (Levels of Logic = 10)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd8 to M_num_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.430   M_testState_q_FSM_FFd10
                                                       M_testState_q_FSM_FFd8
    SLICE_X22Y43.A2      net (fanout=12)       2.021   M_testState_q_FSM_FFd8
    SLICE_X22Y43.A       Tilo                  0.235   b<1>_mmx_out6
                                                       Mmux_M_alu_alufn5_SW0
    SLICE_X22Y43.B4      net (fanout=3)        0.436   N24
    SLICE_X22Y43.B       Tilo                  0.235   b<1>_mmx_out6
                                                       Mmux_M_alu_alufn5_1
    SLICE_X17Y43.B5      net (fanout=11)       0.967   Mmux_M_alu_alufn5
    SLICE_X17Y43.B       Tilo                  0.259   M_conv_binaryInput[1]
                                                       alu/shift/b<1>71
    SLICE_X17Y43.A4      net (fanout=2)        0.509   b<1>_mmx_out3
    SLICE_X17Y43.A       Tilo                  0.259   M_conv_binaryInput[1]
                                                       Sh1583
    SLICE_X17Y43.C1      net (fanout=2)        0.930   Sh1583
    SLICE_X17Y43.C       Tilo                  0.259   M_conv_binaryInput[1]
                                                       Sh1585
    SLICE_X20Y37.D2      net (fanout=13)       1.708   M_alu_out[1]
    SLICE_X20Y37.D       Tilo                  0.254   n007681
                                                       n007682
    SLICE_X20Y37.B1      net (fanout=2)        0.534   n007681
    SLICE_X20Y37.B       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X19Y38.B5      net (fanout=1)        0.833   N193
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X21Y43.C4      net (fanout=19)       1.436   M_testState_q_rst7
    SLICE_X21Y43.C       Tilo                  0.259   M_num_q_16_1
                                                       M_num_q_16_rstpot
    SLICE_X23Y42.BX      net (fanout=1)        0.703   M_num_q_16_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_16
    -------------------------------------------------  ---------------------------
    Total                                     14.219ns (3.052ns logic, 11.167ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  5.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_num_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.214ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.294 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_num_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.430   M_num_q[14]
                                                       M_num_q_12
    SLICE_X21Y47.A6      net (fanout=25)       1.735   M_num_q[12]
    SLICE_X21Y47.A       Tilo                  0.259   M_alu_a[4]
                                                       Mmux_M_alu_a51
    SLICE_X20Y45.D2      net (fanout=10)       1.516   M_alu_a[4]
    SLICE_X20Y45.D       Tilo                  0.254   b<1>_mmx_out12
                                                       alu/shift/b<1>41
    SLICE_X21Y45.A6      net (fanout=2)        0.894   b<1>_mmx_out12
    SLICE_X21Y45.A       Tilo                  0.259   M_alu_a[6]
                                                       Sh1633
    SLICE_X19Y40.A4      net (fanout=2)        1.159   Sh1633
    SLICE_X19Y40.A       Tilo                  0.259   N171
                                                       Sh1634
    SLICE_X20Y37.A5      net (fanout=12)       1.470   M_alu_out[6]
    SLICE_X20Y37.A       Tilo                  0.254   n007681
                                                       n007685_SW0
    SLICE_X20Y37.B5      net (fanout=1)        0.542   N205
    SLICE_X20Y37.B       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X19Y38.B5      net (fanout=1)        0.833   N193
    SLICE_X19Y38.B       Tilo                  0.259   N232
                                                       M_testState_q_rst2
    SLICE_X14Y34.C4      net (fanout=4)        1.090   M_testState_q_rst2
    SLICE_X14Y34.C       Tilo                  0.235   M_errorA_q_2
                                                       M_testState_q_rst7_1
    SLICE_X21Y43.C4      net (fanout=19)       1.436   M_testState_q_rst7
    SLICE_X21Y43.C       Tilo                  0.259   M_num_q_16_1
                                                       M_num_q_16_rstpot
    SLICE_X23Y42.BX      net (fanout=1)        0.703   M_num_q_16_rstpot
    SLICE_X23Y42.CLK     Tdick                 0.114   M_num_q[18]
                                                       M_num_q_16
    -------------------------------------------------  ---------------------------
    Total                                     14.214ns (2.836ns logic, 11.378ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorB_q_7/CLK
  Logical resource: M_errorB_q_4/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorB_q_7/CLK
  Logical resource: M_errorB_q_5/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorB_q_7/CLK
  Logical resource: M_errorB_q_6/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorB_q_7/CLK
  Logical resource: M_errorB_q_7/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd15/CLK
  Logical resource: M_testState_q_FSM_FFd13/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd15/CLK
  Logical resource: M_testState_q_FSM_FFd14/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd15/CLK
  Logical resource: M_testState_q_FSM_FFd15/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd7/CLK
  Logical resource: M_testState_q_FSM_FFd4/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd7/CLK
  Logical resource: M_testState_q_FSM_FFd5/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd7/CLK
  Logical resource: M_testState_q_FSM_FFd6/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd7/CLK
  Logical resource: M_testState_q_FSM_FFd7/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorA_q_7/CLK
  Logical resource: M_errorA_q_7/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd12/CLK
  Logical resource: M_testState_q_FSM_FFd11/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd12/CLK
  Logical resource: M_testState_q_FSM_FFd12/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/add/N116/CLK
  Logical resource: M_num_q_21/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorA_q_2/CLK
  Logical resource: M_errorA_q_0/CK
  Location pin: SLICE_X14Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorA_q_2/CLK
  Logical resource: M_errorA_q_1/CK
  Location pin: SLICE_X14Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorA_q_2/CLK
  Logical resource: M_errorA_q_2/CK
  Location pin: SLICE_X14Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errRes_q[7]/CLK
  Logical resource: M_errRes_q_4/CK
  Location pin: SLICE_X14Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errRes_q[7]/CLK
  Logical resource: M_errRes_q_5/CK
  Location pin: SLICE_X14Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errRes_q[7]/CLK
  Logical resource: M_errRes_q_6/CK
  Location pin: SLICE_X14Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errRes_q[7]/CLK
  Logical resource: M_errRes_q_7/CK
  Location pin: SLICE_X14Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorB_q_3/CLK
  Logical resource: M_errorB_q_0/CK
  Location pin: SLICE_X18Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorB_q_3/CLK
  Logical resource: M_errorB_q_1/CK
  Location pin: SLICE_X18Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorB_q_3/CLK
  Logical resource: M_errorB_q_2/CK
  Location pin: SLICE_X18Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorB_q_3/CLK
  Logical resource: M_errorB_q_3/CK
  Location pin: SLICE_X18Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd3/CLK
  Logical resource: M_testState_q_FSM_FFd1/CK
  Location pin: SLICE_X18Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd3/CLK
  Logical resource: M_testState_q_FSM_FFd2/CK
  Location pin: SLICE_X18Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd3/CLK
  Logical resource: M_testState_q_FSM_FFd3/CK
  Location pin: SLICE_X18Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.029|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1496000 paths, 0 nets, and 1861 connections

Design statistics:
   Minimum period:  15.029ns{1}   (Maximum frequency:  66.538MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 21 07:34:37 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 241 MB



