0.7
2020.1
May 27 2020
20:09:33
C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sim_2/new/dd6b_testbench_.sv,1602180742,systemVerilog,,,,dd6b_testbench_,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/add3.sv,1602176447,systemVerilog,,C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/dd6b.sv,,add3,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/dd6b.sv,1602181076,systemVerilog,,C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sim_2/new/dd6b_testbench_.sv,,dd6b,,,,,,,,
