Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 22 21:04:35 2023
| Host         : DESKTOP-C15GLBI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_io_control_sets_placed.rpt
| Design       : top_io
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            2 |
| Yes          | No                    | No                     |              28 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              19 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------------------+----------------------------------+------------------+----------------+--------------+
|             Clock Signal            |              Enable Signal             |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+----------------------------------------+----------------------------------+------------------+----------------+--------------+
|  CLK50MHZ_BUFG                      | kboard/uut/db_clk/clear                |                                  |                1 |              1 |         1.00 |
|  CLK50MHZ_BUFG                      | kboard/uut/db_clk/O_i_1_n_0            |                                  |                1 |              1 |         1.00 |
|  CLK50MHZ_BUFG                      | kboard/uut/db_data/O_i_1__0_n_0        |                                  |                1 |              1 |         1.00 |
|  CLK50MHZ_BUFG                      | kboard/uut/db_data/Iv_i_1__0_n_0       |                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      |                                        |                                  |                1 |              3 |         3.00 |
| ~kboard/uut/db_clk/O_reg_0          | kboard/uut/cnt                         | kboard/uut/cnt[3]_i_1_n_0        |                1 |              4 |         4.00 |
|  CLK50MHZ_BUFG                      | kboard/uut/db_data/count[4]_i_1__0_n_0 | kboard/uut/db_data/Iv_i_1__0_n_0 |                2 |              5 |         2.50 |
|  CLK50MHZ_BUFG                      |                                        |                                  |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                      | kboard/uut/E[0]                        |                                  |                3 |              8 |         2.67 |
| ~kboard/uut/db_clk/O_reg_0          |                                        |                                  |                4 |              9 |         2.25 |
|  vga/clk_div/clock_pulse_reg_0_BUFG |                                        | vga/dmod480/SR[0]                |                2 |             10 |         5.00 |
|  vga/clk_div/clock_pulse_reg_0_BUFG | vga/dmod480/E[0]                       | reset_IBUF                       |                3 |             10 |         3.33 |
|  vga/clk_div/clock_pulse_reg_0_BUFG |                                        |                                  |                7 |             14 |         2.00 |
|  CLK50MHZ_BUFG                      | kboard/uut/oflag_i_1_n_0               |                                  |                4 |             16 |         4.00 |
+-------------------------------------+----------------------------------------+----------------------------------+------------------+----------------+--------------+


