//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sat Jun 21 09:37:43 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gpio/ip_gpio.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_color_bus.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_color_decoder.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_graphic123m.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_graphic4567.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_inst.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_interrupt.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_ram_256byte.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_ram_palette.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_register.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_spinforam.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_sprite.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_ssg.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_text12.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_wait_control.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_double_buffer.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_out.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_out_bilinear.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_out_hmag.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_ram_line_buffer.v"
//file30 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m,
  pll_lock
)
;
input clk14m_d;
output clk215m;
output pll_lock;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_CLKDIV (
  clk215m,
  pll_lock,
  w_video_clk
)
;
input clk215m;
input pll_lock;
output w_video_clk;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(w_video_clk),
    .CALIB(GND),
    .HCLKIN(clk215m),
    .RESETN(pll_lock) 
);
defparam clkdiv_inst.DIV_MODE="5";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  w_video_clk,
  n36_6,
  w_bus_gpio_rdata_en,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  slot_a_d,
  slot_d_in,
  w_bus_rdata,
  w_bus_valid,
  w_iorq_rd,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d_4,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_gpio_rdata_en;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_rdata;
output w_bus_valid;
output w_iorq_rd;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d_4;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire w_iorq_wr;
wire n239_3;
wire w_active;
wire n63_10;
wire n63_12;
wire n49_9;
wire w_active_12;
wire ff_iorq_rd;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire ff_active;
wire ff_iorq_wr;
wire VCC;
wire GND;
  LUT2 w_iorq_wr_s1 (
    .F(w_iorq_wr),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d) 
);
defparam w_iorq_wr_s1.INIT=4'h1;
  LUT2 w_iorq_rd_s2 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s2.INIT=4'h1;
  LUT2 n239_s0 (
    .F(n239_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n239_s0.INIT=4'h4;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n63_s4 (
    .F(n63_10),
    .I0(w_bus_write),
    .I1(ff_active),
    .I2(n63_12) 
);
defparam n63_s4.INIT=8'hB0;
  LUT3 n63_s5 (
    .F(n63_12),
    .I0(ff_iorq_wr),
    .I1(ff_active),
    .I2(ff_iorq_rd) 
);
defparam n63_s5.INIT=8'hEF;
  LUT3 n49_s3 (
    .F(n49_9),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd) 
);
defparam n49_s3.INIT=8'h54;
  LUT4 w_active_s4 (
    .F(w_active_12),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd),
    .I3(w_bus_ioreq) 
);
defparam w_active_s4.INIT=16'hFF54;
  DFFC ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_pre_s0 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_rd_pre_s0 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_valid_s0 (
    .Q(w_bus_valid),
    .D(n49_9),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(slot_a_d[7]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(slot_a_d[6]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(slot_a_d[5]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(slot_a_d[4]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(slot_a_d[3]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(slot_a_d[2]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_rdata[7]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_rdata[6]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_rdata[5]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_rdata[4]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_rdata[3]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_rdata[2]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_rdata[1]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_rdata[0]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_12),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n63_10),
    .CLK(w_video_clk),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV slot_data_dir_d_s0 (
    .O(slot_data_dir_d_4),
    .I(w_bus_write) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module ip_gpio (
  w_video_clk,
  n36_6,
  w_bus_ioreq,
  w_bus_write,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  w_bus_gpio_rdata_en,
  w_led_wr,
  w_led_red,
  w_led_green,
  w_led_blue,
  w_bus_gpio_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_ioreq;
input w_bus_write;
input w_bus_valid;
input [7:0] w_bus_wdata;
input [7:0] w_bus_address;
output w_bus_gpio_rdata_en;
output w_led_wr;
output [7:0] w_led_red;
output [7:0] w_led_green;
output [7:0] w_led_blue;
output [7:0] w_bus_gpio_rdata;
wire n215_3;
wire n222_3;
wire n230_3;
wire n107_3;
wire n133_6;
wire n132_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n131_6;
wire n129_6;
wire n130_6;
wire ff_wr_6;
wire n215_4;
wire n222_4;
wire n230_4;
wire ff_rdata_en_7;
wire n133_7;
wire n133_8;
wire n132_7;
wire n132_8;
wire n126_7;
wire n126_8;
wire n127_7;
wire n127_8;
wire n128_7;
wire n128_8;
wire n131_7;
wire n131_8;
wire n129_7;
wire n129_8;
wire n130_7;
wire n130_8;
wire n215_5;
wire n215_6;
wire ff_rdata_en_9;
wire VCC;
wire GND;
  LUT4 n215_s0 (
    .F(n215_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n215_4) 
);
defparam n215_s0.INIT=16'h8000;
  LUT4 n222_s0 (
    .F(n222_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n222_4) 
);
defparam n222_s0.INIT=16'h8000;
  LUT4 n230_s0 (
    .F(n230_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n230_4) 
);
defparam n230_s0.INIT=16'h8000;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(w_bus_write),
    .I1(w_bus_ioreq),
    .I2(w_bus_valid) 
);
defparam n107_s0.INIT=8'h40;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(n133_7),
    .I1(n133_8),
    .I2(n107_3) 
);
defparam n133_s1.INIT=8'h70;
  LUT3 n132_s1 (
    .F(n132_6),
    .I0(n132_7),
    .I1(n132_8),
    .I2(n107_3) 
);
defparam n132_s1.INIT=8'h70;
  LUT3 n126_s1 (
    .F(n126_6),
    .I0(n126_7),
    .I1(n126_8),
    .I2(n107_3) 
);
defparam n126_s1.INIT=8'h70;
  LUT3 n127_s1 (
    .F(n127_6),
    .I0(n127_7),
    .I1(n127_8),
    .I2(n107_3) 
);
defparam n127_s1.INIT=8'h70;
  LUT3 n128_s1 (
    .F(n128_6),
    .I0(n128_7),
    .I1(n128_8),
    .I2(n107_3) 
);
defparam n128_s1.INIT=8'h70;
  LUT3 n131_s1 (
    .F(n131_6),
    .I0(n131_7),
    .I1(n131_8),
    .I2(n107_3) 
);
defparam n131_s1.INIT=8'h70;
  LUT3 n129_s1 (
    .F(n129_6),
    .I0(n129_7),
    .I1(n129_8),
    .I2(n107_3) 
);
defparam n129_s1.INIT=8'h70;
  LUT3 n130_s1 (
    .F(n130_6),
    .I0(n130_7),
    .I1(n130_8),
    .I2(n107_3) 
);
defparam n130_s1.INIT=8'h70;
  LUT4 ff_wr_s3 (
    .F(ff_wr_6),
    .I0(ff_rdata_en_7),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(w_bus_ioreq) 
);
defparam ff_wr_s3.INIT=16'hBFFF;
  LUT3 n215_s1 (
    .F(n215_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n215_5) 
);
defparam n215_s1.INIT=8'h10;
  LUT3 n222_s1 (
    .F(n222_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n215_5) 
);
defparam n222_s1.INIT=8'h40;
  LUT3 n230_s1 (
    .F(n230_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n215_5) 
);
defparam n230_s1.INIT=8'h40;
  LUT3 ff_rdata_en_s4 (
    .F(ff_rdata_en_7),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n215_5) 
);
defparam ff_rdata_en_s4.INIT=8'h70;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(n215_4),
    .I1(w_led_red[0]),
    .I2(w_led_green[0]),
    .I3(n222_4) 
);
defparam n133_s2.INIT=16'h0777;
  LUT4 n133_s3 (
    .F(n133_8),
    .I0(n230_4),
    .I1(w_led_blue[0]),
    .I2(ff_rdata_en_7),
    .I3(w_bus_gpio_rdata[0]) 
);
defparam n133_s3.INIT=16'h7077;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(n215_4),
    .I1(w_led_red[1]),
    .I2(w_led_green[1]),
    .I3(n222_4) 
);
defparam n132_s2.INIT=16'h0777;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[1]),
    .I2(w_led_blue[1]),
    .I3(n230_4) 
);
defparam n132_s3.INIT=16'h0BBB;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[7]),
    .I2(w_led_blue[7]),
    .I3(n230_4) 
);
defparam n126_s2.INIT=16'h0BBB;
  LUT4 n126_s3 (
    .F(n126_8),
    .I0(n215_4),
    .I1(w_led_red[7]),
    .I2(w_led_green[7]),
    .I3(n222_4) 
);
defparam n126_s3.INIT=16'h0777;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[6]),
    .I2(w_led_blue[6]),
    .I3(n230_4) 
);
defparam n127_s2.INIT=16'h0BBB;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(n215_4),
    .I1(w_led_red[6]),
    .I2(w_led_green[6]),
    .I3(n222_4) 
);
defparam n127_s3.INIT=16'h0777;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[5]),
    .I2(w_led_blue[5]),
    .I3(n230_4) 
);
defparam n128_s2.INIT=16'h0BBB;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(n215_4),
    .I1(w_led_red[5]),
    .I2(w_led_green[5]),
    .I3(n222_4) 
);
defparam n128_s3.INIT=16'h0777;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[2]),
    .I2(w_led_blue[2]),
    .I3(n230_4) 
);
defparam n131_s2.INIT=16'h0BBB;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(n215_4),
    .I1(w_led_red[2]),
    .I2(w_led_green[2]),
    .I3(n222_4) 
);
defparam n131_s3.INIT=16'h0777;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[4]),
    .I2(w_led_blue[4]),
    .I3(n230_4) 
);
defparam n129_s2.INIT=16'h0BBB;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(n215_4),
    .I1(w_led_red[4]),
    .I2(w_led_green[4]),
    .I3(n222_4) 
);
defparam n129_s3.INIT=16'h0777;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[3]),
    .I2(w_led_blue[3]),
    .I3(n230_4) 
);
defparam n130_s2.INIT=16'h0BBB;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(n215_4),
    .I1(w_led_red[3]),
    .I2(w_led_green[3]),
    .I3(n222_4) 
);
defparam n130_s3.INIT=16'h0777;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(w_bus_address[2]),
    .I1(w_bus_address[3]),
    .I2(n215_6),
    .I3(w_bus_address[4]) 
);
defparam n215_s2.INIT=16'h1000;
  LUT3 n215_s3 (
    .F(n215_6),
    .I0(w_bus_address[5]),
    .I1(w_bus_address[6]),
    .I2(w_bus_address[7]) 
);
defparam n215_s3.INIT=8'h01;
  LUT4 ff_rdata_en_s5 (
    .F(ff_rdata_en_9),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n215_5),
    .I3(n107_3) 
);
defparam ff_rdata_en_s5.INIT=16'h70FF;
  DFFCE ff_red_7_s0 (
    .Q(w_led_red[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_red_5_s0 (
    .Q(w_led_red[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_4_s0 (
    .Q(w_led_red[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_red_3_s0 (
    .Q(w_led_red[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_2_s0 (
    .Q(w_led_red[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_red_1_s0 (
    .Q(w_led_red[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_0_s0 (
    .Q(w_led_red[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_7_s0 (
    .Q(w_led_green[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_6_s0 (
    .Q(w_led_green[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFPE ff_green_5_s0 (
    .Q(w_led_green[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_4_s0 (
    .Q(w_led_green[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_green_3_s0 (
    .Q(w_led_green[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_2_s0 (
    .Q(w_led_green[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFPE ff_green_1_s0 (
    .Q(w_led_green[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_0_s0 (
    .Q(w_led_green[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blue_7_s0 (
    .Q(w_led_blue[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_6_s0 (
    .Q(w_led_blue[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_5_s0 (
    .Q(w_led_blue[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_4_s0 (
    .Q(w_led_blue[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFCE ff_blue_3_s0 (
    .Q(w_led_blue[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_2_s0 (
    .Q(w_led_blue[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_1_s0 (
    .Q(w_led_blue[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_0_s0 (
    .Q(w_led_blue[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFC ff_rdata_7_s0 (
    .Q(w_bus_gpio_rdata[7]),
    .D(n126_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_6_s0 (
    .Q(w_bus_gpio_rdata[6]),
    .D(n127_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_5_s0 (
    .Q(w_bus_gpio_rdata[5]),
    .D(n128_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_4_s0 (
    .Q(w_bus_gpio_rdata[4]),
    .D(n129_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_3_s0 (
    .Q(w_bus_gpio_rdata[3]),
    .D(n130_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_2_s0 (
    .Q(w_bus_gpio_rdata[2]),
    .D(n131_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_1_s0 (
    .Q(w_bus_gpio_rdata[1]),
    .D(n132_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_0_s0 (
    .Q(w_bus_gpio_rdata[0]),
    .D(n133_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_6_s0 (
    .Q(w_led_red[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_rdata_en_s1 (
    .Q(w_bus_gpio_rdata_en),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_rdata_en_9),
    .CLEAR(n36_6) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(w_led_wr),
    .D(n230_3),
    .CLK(w_video_clk),
    .CE(ff_wr_6),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_gpio */
module ip_ws2812_led (
  w_video_clk,
  n36_6,
  w_led_wr,
  w_led_blue,
  w_led_red,
  w_led_green,
  ws2812_led_d
)
;
input w_video_clk;
input n36_6;
input w_led_wr;
input [7:0] w_led_blue;
input [7:0] w_led_red;
input [7:0] w_led_green;
output ws2812_led_d;
wire n138_5;
wire n139_5;
wire n142_5;
wire n145_5;
wire n146_5;
wire n147_5;
wire n149_5;
wire n151_6;
wire n117_92;
wire n118_90;
wire n119_90;
wire n120_90;
wire n121_90;
wire n134_86;
wire n136_85;
wire ff_send_data_23_8;
wire ff_state_5_8;
wire ff_count_13_7;
wire n123_82;
wire n126_89;
wire n129_88;
wire n130_88;
wire n138_6;
wire n142_6;
wire n145_7;
wire n146_7;
wire n149_6;
wire n314_4;
wire n117_93;
wire n117_94;
wire n119_91;
wire n120_91;
wire n121_91;
wire n134_87;
wire ff_send_data_23_10;
wire n126_90;
wire n129_89;
wire ff_send_data_23_11;
wire ff_send_data_23_12;
wire n146_9;
wire n122_95;
wire ff_send_data_23_14;
wire n142_9;
wire n145_9;
wire n138_9;
wire n127_90;
wire n147_8;
wire n337_8;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n332_5;
wire n331_5;
wire n330_5;
wire n329_5;
wire n328_5;
wire n327_5;
wire n326_5;
wire n325_5;
wire n324_5;
wire n323_5;
wire n322_5;
wire n321_5;
wire n320_5;
wire n319_5;
wire n318_5;
wire n317_5;
wire n316_5;
wire n315_5;
wire n314_6;
wire [5:0] ff_state;
wire [13:0] ff_count;
wire [23:0] ff_send_data;
wire VCC;
wire GND;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(n138_6),
    .I1(ff_count[12]),
    .I2(n138_9),
    .I3(ff_count[13]) 
);
defparam n138_s2.INIT=16'hCF20;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(n138_6),
    .I1(ff_count[13]),
    .I2(ff_count[12]),
    .I3(n138_9) 
);
defparam n139_s2.INIT=16'h0EF0;
  LUT4 n142_s2 (
    .F(n142_5),
    .I0(n142_6),
    .I1(n138_6),
    .I2(ff_count[9]),
    .I3(n142_9) 
);
defparam n142_s2.INIT=16'h0DF0;
  LUT4 n145_s2 (
    .F(n145_5),
    .I0(n138_6),
    .I1(n145_9),
    .I2(n145_7),
    .I3(ff_count[6]) 
);
defparam n145_s2.INIT=16'h0BB0;
  LUT4 n146_s2 (
    .F(n146_5),
    .I0(n138_6),
    .I1(n146_9),
    .I2(n145_9),
    .I3(n146_7) 
);
defparam n146_s2.INIT=16'h001F;
  LUT4 n147_s2 (
    .F(n147_5),
    .I0(n138_6),
    .I1(n145_9),
    .I2(n147_8),
    .I3(ff_count[4]) 
);
defparam n147_s2.INIT=16'h0BB0;
  LUT4 n149_s2 (
    .F(n149_5),
    .I0(n138_6),
    .I1(n146_9),
    .I2(n145_9),
    .I3(n149_6) 
);
defparam n149_s2.INIT=16'hEF00;
  LUT4 n151_s3 (
    .F(n151_6),
    .I0(n138_6),
    .I1(n146_9),
    .I2(n145_9),
    .I3(ff_count[0]) 
);
defparam n151_s3.INIT=16'h00EF;
  LUT4 n117_s80 (
    .F(n117_92),
    .I0(n117_93),
    .I1(n117_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n117_s80.INIT=16'hCFA0;
  LUT4 n118_s78 (
    .F(n118_90),
    .I0(ff_state[5]),
    .I1(n117_94),
    .I2(n117_93),
    .I3(ff_state[4]) 
);
defparam n118_s78.INIT=16'hCDF0;
  LUT4 n119_s78 (
    .F(n119_90),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n119_91),
    .I3(ff_state[3]) 
);
defparam n119_s78.INIT=16'h0770;
  LUT4 n120_s78 (
    .F(n120_90),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n120_91),
    .I3(ff_state[2]) 
);
defparam n120_s78.INIT=16'h0708;
  LUT3 n121_s78 (
    .F(n121_90),
    .I0(n121_91),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n121_s78.INIT=8'h14;
  LUT4 n134_s80 (
    .F(n134_86),
    .I0(n146_9),
    .I1(ff_count[3]),
    .I2(n134_87),
    .I3(n145_9) 
);
defparam n134_s80.INIT=16'hAA3C;
  LUT4 n136_s79 (
    .F(n136_85),
    .I0(n145_9),
    .I1(n146_9),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n136_s79.INIT=16'h7007;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_send_data_23_14),
    .I1(n142_6),
    .I2(ff_send_data_23_10),
    .I3(n314_4) 
);
defparam ff_send_data_23_s3.INIT=16'hFF80;
  LUT3 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(n138_6),
    .I1(w_led_wr),
    .I2(n145_9) 
);
defparam ff_led_s5.INIT=8'hD0;
  LUT4 ff_count_11_s5 (
    .F(ff_count_13_7),
    .I0(w_led_wr),
    .I1(n138_6),
    .I2(n121_91),
    .I3(n145_9) 
);
defparam ff_count_11_s5.INIT=16'h0BFF;
  LUT3 n123_s76 (
    .F(n123_82),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[0]) 
);
defparam n123_s76.INIT=8'h70;
  LUT4 n126_s81 (
    .F(n126_89),
    .I0(n142_6),
    .I1(ff_count[10]),
    .I2(n126_90),
    .I3(ff_count[11]) 
);
defparam n126_s81.INIT=16'hCF10;
  LUT4 n129_s80 (
    .F(n129_88),
    .I0(n145_7),
    .I1(n129_89),
    .I2(n145_9),
    .I3(ff_count[8]) 
);
defparam n129_s80.INIT=16'h0708;
  LUT4 n130_s80 (
    .F(n130_88),
    .I0(ff_count[6]),
    .I1(n145_7),
    .I2(n145_9),
    .I3(ff_count[7]) 
);
defparam n130_s80.INIT=16'h0B04;
  LUT4 n138_s3 (
    .F(n138_6),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam n138_s3.INIT=16'h0100;
  LUT4 n142_s3 (
    .F(n142_6),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam n142_s3.INIT=16'h0001;
  LUT4 n145_s4 (
    .F(n145_7),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(n134_87) 
);
defparam n145_s4.INIT=16'h0100;
  LUT4 n146_s4 (
    .F(n146_7),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n134_87),
    .I3(ff_count[5]) 
);
defparam n146_s4.INIT=16'h10EF;
  LUT3 n149_s3 (
    .F(n149_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n149_s3.INIT=8'hE1;
  LUT2 n314_s1 (
    .F(n314_4),
    .I0(w_led_wr),
    .I1(n138_6) 
);
defparam n314_s1.INIT=4'h8;
  LUT4 n117_s81 (
    .F(n117_93),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n117_s81.INIT=16'h8000;
  LUT3 n117_s82 (
    .F(n117_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n117_s82.INIT=8'h01;
  LUT3 n119_s79 (
    .F(n119_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n119_s79.INIT=8'h80;
  LUT2 n120_s79 (
    .F(n120_91),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n120_s79.INIT=4'h8;
  LUT3 n121_s79 (
    .F(n121_91),
    .I0(n117_94),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n121_s79.INIT=8'h40;
  LUT3 n134_s81 (
    .F(n134_87),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n134_s81.INIT=8'h01;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_send_data_23_11),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n117_94) 
);
defparam ff_send_data_23_s5.INIT=16'hA82A;
  LUT2 n126_s82 (
    .F(n126_90),
    .I0(n145_7),
    .I1(ff_send_data_23_14) 
);
defparam n126_s82.INIT=4'h8;
  LUT2 n129_s81 (
    .F(n129_89),
    .I0(ff_count[6]),
    .I1(ff_count[7]) 
);
defparam n129_s81.INIT=4'h1;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_state[0]),
    .I2(ff_count[0]),
    .I3(ff_send_data_23_12) 
);
defparam ff_send_data_23_s6.INIT=16'h4000;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[4]),
    .I3(ff_count[5]) 
);
defparam ff_send_data_23_s7.INIT=16'h0001;
  LUT4 n146_s5 (
    .F(n146_9),
    .I0(ff_send_data[23]),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n146_s5.INIT=16'h1500;
  LUT4 n122_s82 (
    .F(n122_95),
    .I0(ff_state[0]),
    .I1(n117_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n122_s82.INIT=16'h4555;
  LUT4 ff_send_data_23_s8 (
    .F(ff_send_data_23_14),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam ff_send_data_23_s8.INIT=16'h0001;
  LUT4 n142_s5 (
    .F(n142_9),
    .I0(ff_count[8]),
    .I1(n145_7),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n142_s5.INIT=16'h0004;
  LUT3 n145_s5 (
    .F(n145_9),
    .I0(n145_7),
    .I1(ff_send_data_23_14),
    .I2(n142_6) 
);
defparam n145_s5.INIT=8'h80;
  LUT4 n138_s5 (
    .F(n138_9),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(n145_7),
    .I3(ff_send_data_23_14) 
);
defparam n138_s5.INIT=16'h1000;
  LUT4 n127_s81 (
    .F(n127_90),
    .I0(n142_6),
    .I1(ff_count[10]),
    .I2(n145_7),
    .I3(ff_send_data_23_14) 
);
defparam n127_s81.INIT=16'h1CCC;
  LUT4 n147_s4 (
    .F(n147_8),
    .I0(ff_count[3]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n147_s4.INIT=16'h0001;
  LUT3 n337_s2 (
    .F(n337_8),
    .I0(w_led_blue[0]),
    .I1(w_led_wr),
    .I2(n138_6) 
);
defparam n337_s2.INIT=8'h80;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_led_blue[1]),
    .I1(ff_send_data[0]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n336_s1.INIT=16'hACCC;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_led_blue[2]),
    .I1(ff_send_data[1]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n335_s1.INIT=16'hACCC;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(w_led_blue[3]),
    .I1(ff_send_data[2]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_led_blue[4]),
    .I1(ff_send_data[3]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n333_s1.INIT=16'hACCC;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(w_led_blue[5]),
    .I1(ff_send_data[4]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n332_s1.INIT=16'hACCC;
  LUT4 n331_s1 (
    .F(n331_5),
    .I0(w_led_blue[6]),
    .I1(ff_send_data[5]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n331_s1.INIT=16'hACCC;
  LUT4 n330_s1 (
    .F(n330_5),
    .I0(w_led_blue[7]),
    .I1(ff_send_data[6]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n330_s1.INIT=16'hACCC;
  LUT4 n329_s1 (
    .F(n329_5),
    .I0(w_led_red[0]),
    .I1(ff_send_data[7]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n329_s1.INIT=16'hACCC;
  LUT4 n328_s1 (
    .F(n328_5),
    .I0(w_led_red[1]),
    .I1(ff_send_data[8]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n328_s1.INIT=16'hACCC;
  LUT4 n327_s1 (
    .F(n327_5),
    .I0(w_led_red[2]),
    .I1(ff_send_data[9]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n327_s1.INIT=16'hACCC;
  LUT4 n326_s1 (
    .F(n326_5),
    .I0(w_led_red[3]),
    .I1(ff_send_data[10]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n326_s1.INIT=16'hACCC;
  LUT4 n325_s1 (
    .F(n325_5),
    .I0(w_led_red[4]),
    .I1(ff_send_data[11]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n325_s1.INIT=16'hACCC;
  LUT4 n324_s1 (
    .F(n324_5),
    .I0(w_led_red[5]),
    .I1(ff_send_data[12]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n324_s1.INIT=16'hACCC;
  LUT4 n323_s1 (
    .F(n323_5),
    .I0(w_led_red[6]),
    .I1(ff_send_data[13]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n323_s1.INIT=16'hACCC;
  LUT4 n322_s1 (
    .F(n322_5),
    .I0(w_led_red[7]),
    .I1(ff_send_data[14]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n322_s1.INIT=16'hACCC;
  LUT4 n321_s1 (
    .F(n321_5),
    .I0(w_led_green[0]),
    .I1(ff_send_data[15]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n321_s1.INIT=16'hACCC;
  LUT4 n320_s1 (
    .F(n320_5),
    .I0(w_led_green[1]),
    .I1(ff_send_data[16]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n320_s1.INIT=16'hACCC;
  LUT4 n319_s1 (
    .F(n319_5),
    .I0(w_led_green[2]),
    .I1(ff_send_data[17]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n319_s1.INIT=16'hACCC;
  LUT4 n318_s1 (
    .F(n318_5),
    .I0(w_led_green[3]),
    .I1(ff_send_data[18]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n318_s1.INIT=16'hACCC;
  LUT4 n317_s1 (
    .F(n317_5),
    .I0(w_led_green[4]),
    .I1(ff_send_data[19]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n317_s1.INIT=16'hACCC;
  LUT4 n316_s1 (
    .F(n316_5),
    .I0(w_led_green[5]),
    .I1(ff_send_data[20]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n316_s1.INIT=16'hACCC;
  LUT4 n315_s1 (
    .F(n315_5),
    .I0(w_led_green[6]),
    .I1(ff_send_data[21]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n315_s1.INIT=16'hACCC;
  LUT4 n314_s2 (
    .F(n314_6),
    .I0(w_led_green[7]),
    .I1(ff_send_data[22]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n314_s2.INIT=16'hACCC;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n117_92),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n118_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n119_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n120_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n121_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n122_95),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n123_82),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n126_89),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n127_90),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_10_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n129_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n130_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_7_s1.INIT=1'b0;
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n134_86),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_3_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n136_85),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n314_6),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n315_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n316_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n317_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n318_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n319_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n320_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n321_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n322_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n323_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n324_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n325_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n326_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n327_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n328_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n329_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n330_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n331_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n332_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n333_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_send_data_3_s1 (
    .Q(ff_send_data[3]),
    .D(n334_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_3_s1.INIT=1'b0;
  DFFCE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n335_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFCE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n336_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFCE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n337_8),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n138_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n139_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n142_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n145_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n146_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n147_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n149_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n151_6),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module vdp_color_bus (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  n1551_10,
  n1561_7,
  n1582_6,
  n520_4,
  pcolorcode_7_10,
  w_vram_addr_set_req,
  w_vram_rd_req,
  w_vram_write_req,
  n227_10,
  pcolorcode_7_6,
  n251_26,
  n1786_7,
  w_vdp_mode_is_highres,
  reg_r25_cmd_Z,
  ff_state_0_13,
  ff_prewindow_x,
  w_prewindow_y_sp,
  w_sp_vram_accessing,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  n570_4,
  ff_vram_wr_req,
  ff_tx_vram_read_en2,
  ff_tx_vram_read_en,
  n226_12,
  n1234_8,
  n2386_8,
  n1208_4,
  n1211_4,
  w_vram_address_cpu,
  w_vdpcmd_vram_wdata,
  w_vram_wdata_cpu,
  w_dot_state,
  reg_r0_disp_mode,
  ff_rdata,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  ff_wait_cnt,
  reg_r1_disp_mode,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  w_eight_dot_state,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16,
  ff_main_state,
  w_dram_oe_n,
  w_dram_we_n,
  w_vdp_command_drive,
  n494_25,
  w_vram_data_3_8,
  w_vram_data_4_7,
  w_vram_data_7_6,
  n272_9,
  n1413_8,
  w_vdpcmd_vram_read_ack,
  w_vram_write_ack,
  w_vdpcmd_vram_write_ack,
  n1411_5,
  n914_15,
  n1370_7,
  n918_10,
  n915_12,
  w_vdpcmd_vram_rdata,
  ff_dram_address,
  w_dram_address,
  w_dram_wdata,
  w_vram_data_Z
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input n1551_10;
input n1561_7;
input n1582_6;
input n520_4;
input pcolorcode_7_10;
input w_vram_addr_set_req;
input w_vram_rd_req;
input w_vram_write_req;
input n227_10;
input pcolorcode_7_6;
input n251_26;
input n1786_7;
input w_vdp_mode_is_highres;
input reg_r25_cmd_Z;
input ff_state_0_13;
input ff_prewindow_x;
input w_prewindow_y_sp;
input w_sp_vram_accessing;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input n570_4;
input ff_vram_wr_req;
input ff_tx_vram_read_en2;
input ff_tx_vram_read_en;
input n226_12;
input n1234_8;
input n2386_8;
input n1208_4;
input n1211_4;
input [16:0] w_vram_address_cpu;
input [7:0] w_vdpcmd_vram_wdata;
input [7:0] w_vram_wdata_cpu;
input [1:0] w_dot_state;
input [3:1] reg_r0_disp_mode;
input [7:0] ff_rdata;
input w_vdpcmd_vram_address_0;
input w_vdpcmd_vram_address_1;
input w_vdpcmd_vram_address_2;
input w_vdpcmd_vram_address_3;
input w_vdpcmd_vram_address_4;
input w_vdpcmd_vram_address_5;
input w_vdpcmd_vram_address_6;
input w_vdpcmd_vram_address_7;
input w_vdpcmd_vram_address_8;
input w_vdpcmd_vram_address_9;
input w_vdpcmd_vram_address_10;
input w_vdpcmd_vram_address_11;
input w_vdpcmd_vram_address_12;
input w_vdpcmd_vram_address_13;
input w_vdpcmd_vram_address_14;
input w_vdpcmd_vram_address_16;
input [15:15] ff_wait_cnt;
input [1:0] reg_r1_disp_mode;
input w_vram_address_text12_0;
input w_vram_address_text12_1;
input w_vram_address_text12_2;
input w_vram_address_text12_3;
input w_vram_address_text12_4;
input w_vram_address_text12_5;
input w_vram_address_text12_6;
input w_vram_address_text12_7;
input w_vram_address_text12_8;
input w_vram_address_text12_9;
input w_vram_address_text12_10;
input w_vram_address_text12_11;
input w_vram_address_text12_12;
input w_vram_address_text12_13;
input w_vram_address_text12_16;
input ff_preread_address_0;
input ff_preread_address_1;
input ff_preread_address_2;
input ff_preread_address_3;
input ff_preread_address_4;
input ff_preread_address_5;
input ff_preread_address_6;
input ff_preread_address_7;
input ff_preread_address_8;
input ff_preread_address_9;
input ff_preread_address_10;
input ff_preread_address_11;
input ff_preread_address_12;
input ff_preread_address_13;
input ff_preread_address_14;
input ff_preread_address_16;
input ff_y_test_address_2;
input ff_y_test_address_3;
input ff_y_test_address_4;
input ff_y_test_address_5;
input ff_y_test_address_6;
input ff_y_test_address_7;
input ff_y_test_address_8;
input ff_y_test_address_9;
input ff_y_test_address_10;
input ff_y_test_address_11;
input ff_y_test_address_12;
input ff_y_test_address_13;
input ff_y_test_address_14;
input ff_y_test_address_16;
input [2:0] w_eight_dot_state;
input w_vram_address_graphic123m_0;
input w_vram_address_graphic123m_1;
input w_vram_address_graphic123m_2;
input w_vram_address_graphic123m_3;
input w_vram_address_graphic123m_4;
input w_vram_address_graphic123m_5;
input w_vram_address_graphic123m_6;
input w_vram_address_graphic123m_7;
input w_vram_address_graphic123m_8;
input w_vram_address_graphic123m_9;
input w_vram_address_graphic123m_10;
input w_vram_address_graphic123m_11;
input w_vram_address_graphic123m_12;
input w_vram_address_graphic123m_13;
input w_vram_address_graphic123m_16;
input w_vram_address_graphic4567_0;
input w_vram_address_graphic4567_1;
input w_vram_address_graphic4567_2;
input w_vram_address_graphic4567_3;
input w_vram_address_graphic4567_4;
input w_vram_address_graphic4567_5;
input w_vram_address_graphic4567_6;
input w_vram_address_graphic4567_7;
input w_vram_address_graphic4567_8;
input w_vram_address_graphic4567_9;
input w_vram_address_graphic4567_10;
input w_vram_address_graphic4567_11;
input w_vram_address_graphic4567_12;
input w_vram_address_graphic4567_13;
input w_vram_address_graphic4567_16;
input [1:0] ff_main_state;
output w_dram_oe_n;
output w_dram_we_n;
output w_vdp_command_drive;
output n494_25;
output w_vram_data_3_8;
output w_vram_data_4_7;
output w_vram_data_7_6;
output n272_9;
output n1413_8;
output w_vdpcmd_vram_read_ack;
output w_vram_write_ack;
output w_vdpcmd_vram_write_ack;
output n1411_5;
output n914_15;
output n1370_7;
output n918_10;
output n915_12;
output [7:0] w_vdpcmd_vram_rdata;
output [16:16] ff_dram_address;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [7:0] w_vram_data_Z;
wire n753_6;
wire n754_4;
wire n755_4;
wire n756_4;
wire n757_4;
wire n758_4;
wire n759_4;
wire n760_4;
wire n761_4;
wire n762_4;
wire n763_4;
wire n764_4;
wire n765_4;
wire n781_5;
wire n784_5;
wire n785_5;
wire n796_5;
wire n797_5;
wire n798_3;
wire n799_3;
wire n800_3;
wire n815_3;
wire n816_3;
wire n817_3;
wire n818_3;
wire n819_3;
wire n820_3;
wire n821_3;
wire n822_3;
wire n1413_3;
wire ff_vram_access_address_16_6;
wire ff_vram_access_address_13_6;
wire ff_dram_address_16_7;
wire n272_5;
wire n753_7;
wire n753_8;
wire n754_5;
wire n754_6;
wire n754_7;
wire n755_5;
wire n756_5;
wire n757_5;
wire n758_7;
wire n759_5;
wire n759_6;
wire n760_5;
wire n760_6;
wire n761_5;
wire n761_6;
wire n762_5;
wire n763_5;
wire n763_6;
wire n764_5;
wire n764_6;
wire n765_5;
wire n766_5;
wire n781_6;
wire n781_7;
wire n781_8;
wire n784_6;
wire n784_7;
wire n784_8;
wire n785_6;
wire n785_7;
wire n785_8;
wire n786_6;
wire n786_7;
wire n787_6;
wire n787_7;
wire n788_6;
wire n788_7;
wire n789_6;
wire n789_7;
wire n790_6;
wire n790_7;
wire n791_6;
wire n791_7;
wire n792_6;
wire n792_7;
wire n793_6;
wire n793_7;
wire n794_6;
wire n794_7;
wire n795_6;
wire n795_7;
wire n796_6;
wire n796_7;
wire n796_8;
wire n797_6;
wire n797_7;
wire n797_8;
wire n798_4;
wire n798_5;
wire n799_4;
wire n799_5;
wire n800_4;
wire n800_5;
wire n1413_4;
wire n1413_5;
wire n1473_4;
wire ff_dram_address_16_8;
wire ff_dram_address_16_9;
wire n272_6;
wire n272_7;
wire n753_11;
wire n753_12;
wire n753_14;
wire n753_15;
wire n753_16;
wire n754_8;
wire n754_9;
wire n755_10;
wire n758_8;
wire n758_10;
wire n761_7;
wire n762_8;
wire n764_7;
wire n764_8;
wire n765_6;
wire n765_7;
wire n781_9;
wire n781_10;
wire n781_11;
wire n781_12;
wire n784_10;
wire n784_12;
wire n785_10;
wire n785_11;
wire n786_8;
wire n786_9;
wire n786_10;
wire n786_11;
wire n787_8;
wire n787_9;
wire n787_10;
wire n787_11;
wire n788_8;
wire n788_9;
wire n788_10;
wire n788_11;
wire n789_8;
wire n789_9;
wire n789_10;
wire n789_11;
wire n790_8;
wire n790_9;
wire n790_10;
wire n790_11;
wire n791_8;
wire n791_9;
wire n791_10;
wire n791_12;
wire n792_8;
wire n792_9;
wire n792_10;
wire n792_11;
wire n793_8;
wire n793_9;
wire n793_10;
wire n793_11;
wire n794_8;
wire n794_9;
wire n794_10;
wire n794_11;
wire n794_12;
wire n795_8;
wire n795_9;
wire n795_10;
wire n795_11;
wire n796_10;
wire n796_11;
wire n797_9;
wire n797_11;
wire n798_6;
wire n798_7;
wire n799_7;
wire n799_8;
wire n1413_6;
wire n1413_7;
wire ff_dram_address_16_10;
wire n272_10;
wire n272_11;
wire n272_12;
wire n272_13;
wire n781_16;
wire n784_14;
wire n785_13;
wire n799_10;
wire n272_14;
wire n763_9;
wire n753_18;
wire n762_10;
wire n756_10;
wire n758_13;
wire n757_10;
wire n755_12;
wire n272_16;
wire n272_18;
wire n823_8;
wire n797_15;
wire n796_14;
wire n795_15;
wire n794_16;
wire n793_15;
wire n792_15;
wire n791_16;
wire n790_15;
wire n789_15;
wire n788_15;
wire n787_15;
wire n786_16;
wire n785_15;
wire n784_16;
wire n781_19;
wire n799_12;
wire n791_18;
wire n784_18;
wire n781_21;
wire n762_12;
wire n758_15;
wire n757_12;
wire n756_12;
wire n755_14;
wire n753_20;
wire n758_17;
wire n753_22;
wire n797_17;
wire n781_23;
wire n796_16;
wire n785_17;
wire n784_20;
wire n795_17;
wire n794_18;
wire n793_17;
wire n792_17;
wire n791_20;
wire n790_17;
wire n789_17;
wire n788_17;
wire n787_17;
wire n786_18;
wire n786_20;
wire n797_19;
wire ff_vram_access_address_16_9;
wire n799_14;
wire n755_16;
wire n795_19;
wire n794_20;
wire n793_19;
wire n792_19;
wire n791_22;
wire n790_19;
wire n789_19;
wire n788_19;
wire n787_19;
wire n786_22;
wire n766_7;
wire n918_7;
wire n1160_8;
wire n1372_5;
wire n914_12;
wire n915_11;
wire n815_6;
wire n272_20;
wire n757_14;
wire n756_14;
wire n755_18;
wire n760_9;
wire n759_9;
wire n758_19;
wire n824_9;
wire ff_vdpcmd_vram_reading_req;
wire w_vram_rd_ack;
wire w_vram_addr_set_ack;
wire [16:0] ff_vram_access_address;
wire VCC;
wire GND;
  LUT4 n753_s3 (
    .F(n753_6),
    .I0(n753_7),
    .I1(n753_8),
    .I2(n753_22),
    .I3(n753_18) 
);
defparam n753_s3.INIT=16'hD755;
  LUT4 n754_s1 (
    .F(n754_4),
    .I0(w_vram_address_cpu[12]),
    .I1(n754_5),
    .I2(n754_6),
    .I3(n754_7) 
);
defparam n754_s1.INIT=16'hFCFA;
  LUT4 n755_s1 (
    .F(n755_4),
    .I0(n755_5),
    .I1(n755_12),
    .I2(ff_vram_access_address[11]),
    .I3(n755_16) 
);
defparam n755_s1.INIT=16'h3C55;
  LUT4 n756_s1 (
    .F(n756_4),
    .I0(n756_5),
    .I1(n756_10),
    .I2(ff_vram_access_address[10]),
    .I3(n755_16) 
);
defparam n756_s1.INIT=16'h3C55;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(n757_5),
    .I1(n757_10),
    .I2(ff_vram_access_address[9]),
    .I3(n755_16) 
);
defparam n757_s1.INIT=16'h3C55;
  LUT4 n758_s1 (
    .F(n758_4),
    .I0(n753_18),
    .I1(n758_19),
    .I2(n758_17),
    .I3(n758_7) 
);
defparam n758_s1.INIT=16'hD700;
  LUT4 n759_s1 (
    .F(n759_4),
    .I0(n759_5),
    .I1(ff_vram_access_address[7]),
    .I2(n759_6),
    .I3(n755_16) 
);
defparam n759_s1.INIT=16'h3C55;
  LUT4 n760_s1 (
    .F(n760_4),
    .I0(n760_5),
    .I1(ff_vram_access_address[6]),
    .I2(n760_6),
    .I3(n755_16) 
);
defparam n760_s1.INIT=16'h7D55;
  LUT4 n761_s1 (
    .F(n761_4),
    .I0(n761_5),
    .I1(n761_6),
    .I2(ff_vram_access_address[5]),
    .I3(n755_16) 
);
defparam n761_s1.INIT=16'h3C55;
  LUT4 n762_s1 (
    .F(n762_4),
    .I0(n762_5),
    .I1(ff_vram_access_address[4]),
    .I2(n762_10),
    .I3(n755_16) 
);
defparam n762_s1.INIT=16'h3CAA;
  LUT4 n763_s1 (
    .F(n763_4),
    .I0(n763_5),
    .I1(ff_vram_access_address[3]),
    .I2(n763_6),
    .I3(n755_16) 
);
defparam n763_s1.INIT=16'h7D55;
  LUT4 n764_s1 (
    .F(n764_4),
    .I0(n764_5),
    .I1(n764_6),
    .I2(ff_vram_access_address[2]),
    .I3(n755_16) 
);
defparam n764_s1.INIT=16'h3C55;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(n765_5),
    .I1(ff_vram_access_address[0]),
    .I2(ff_vram_access_address[1]),
    .I3(n755_16) 
);
defparam n765_s1.INIT=16'h3CAA;
  LUT4 n781_s2 (
    .F(n781_5),
    .I0(n781_6),
    .I1(n781_7),
    .I2(n781_8),
    .I3(n754_7) 
);
defparam n781_s2.INIT=16'hFCFA;
  LUT4 n784_s2 (
    .F(n784_5),
    .I0(n784_6),
    .I1(n784_7),
    .I2(n784_8),
    .I3(n754_7) 
);
defparam n784_s2.INIT=16'h0FEE;
  LUT4 n785_s2 (
    .F(n785_5),
    .I0(n785_6),
    .I1(n785_7),
    .I2(n785_8),
    .I3(n754_7) 
);
defparam n785_s2.INIT=16'h0FEE;
  LUT4 n796_s2 (
    .F(n796_5),
    .I0(n796_6),
    .I1(n796_7),
    .I2(n796_8),
    .I3(n754_7) 
);
defparam n796_s2.INIT=16'h0FEE;
  LUT4 n797_s2 (
    .F(n797_5),
    .I0(n797_6),
    .I1(n797_7),
    .I2(n797_8),
    .I3(n754_7) 
);
defparam n797_s2.INIT=16'h030A;
  LUT4 n798_s0 (
    .F(n798_3),
    .I0(n798_4),
    .I1(w_vram_address_cpu[16]),
    .I2(n798_5),
    .I3(n754_7) 
);
defparam n798_s0.INIT=16'h050C;
  LUT4 n799_s0 (
    .F(n799_3),
    .I0(n799_4),
    .I1(n755_16),
    .I2(n799_5),
    .I3(n799_14) 
);
defparam n799_s0.INIT=16'hFFF4;
  LUT4 n800_s0 (
    .F(n800_3),
    .I0(n800_4),
    .I1(w_vram_address_cpu[14]),
    .I2(n800_5),
    .I3(n754_7) 
);
defparam n800_s0.INIT=16'hFAFC;
  LUT4 n815_s0 (
    .F(n815_3),
    .I0(w_vdpcmd_vram_wdata[7]),
    .I1(n815_6),
    .I2(w_vram_wdata_cpu[7]),
    .I3(n755_16) 
);
defparam n815_s0.INIT=16'hF888;
  LUT4 n816_s0 (
    .F(n816_3),
    .I0(w_vdpcmd_vram_wdata[6]),
    .I1(n815_6),
    .I2(w_vram_wdata_cpu[6]),
    .I3(n755_16) 
);
defparam n816_s0.INIT=16'hF888;
  LUT4 n817_s0 (
    .F(n817_3),
    .I0(w_vdpcmd_vram_wdata[5]),
    .I1(n815_6),
    .I2(w_vram_wdata_cpu[5]),
    .I3(n755_16) 
);
defparam n817_s0.INIT=16'hF888;
  LUT4 n818_s0 (
    .F(n818_3),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(n815_6),
    .I2(w_vram_wdata_cpu[4]),
    .I3(n755_16) 
);
defparam n818_s0.INIT=16'hF888;
  LUT4 n819_s0 (
    .F(n819_3),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(n815_6),
    .I2(w_vram_wdata_cpu[3]),
    .I3(n755_16) 
);
defparam n819_s0.INIT=16'hF888;
  LUT4 n820_s0 (
    .F(n820_3),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(n815_6),
    .I2(w_vram_wdata_cpu[2]),
    .I3(n755_16) 
);
defparam n820_s0.INIT=16'hF888;
  LUT4 n821_s0 (
    .F(n821_3),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(n815_6),
    .I2(w_vram_wdata_cpu[1]),
    .I3(n755_16) 
);
defparam n821_s0.INIT=16'hF888;
  LUT4 n822_s0 (
    .F(n822_3),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(n815_6),
    .I2(w_vram_wdata_cpu[0]),
    .I3(n755_16) 
);
defparam n822_s0.INIT=16'hF888;
  LUT4 n1413_s0 (
    .F(n1413_3),
    .I0(n1413_4),
    .I1(n272_5),
    .I2(w_vdp_enable),
    .I3(n1413_5) 
);
defparam n1413_s0.INIT=16'h4000;
  LUT2 n494_s21 (
    .F(n494_25),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam n494_s21.INIT=4'hB;
  LUT2 w_vram_data_3_s5 (
    .F(w_vram_data_3_8),
    .I0(ff_dram_address[16]),
    .I1(n1551_10) 
);
defparam w_vram_data_3_s5.INIT=4'h8;
  LUT2 w_vram_data_4_s4 (
    .F(w_vram_data_4_7),
    .I0(ff_dram_address[16]),
    .I1(n1561_7) 
);
defparam w_vram_data_4_s4.INIT=4'h8;
  LUT2 w_vram_data_7_s3 (
    .F(w_vram_data_7_6),
    .I0(ff_dram_address[16]),
    .I1(n1582_6) 
);
defparam w_vram_data_7_s3.INIT=4'h8;
  LUT4 ff_vram_access_address_16_s2 (
    .F(ff_vram_access_address_16_6),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_vram_access_address_16_9),
    .I3(ff_vram_access_address_13_6) 
);
defparam ff_vram_access_address_16_s2.INIT=16'hEF00;
  LUT4 ff_vram_access_address_13_s2 (
    .F(ff_vram_access_address_13_6),
    .I0(n1473_4),
    .I1(n520_4),
    .I2(w_vdp_enable),
    .I3(n754_7) 
);
defparam ff_vram_access_address_13_s2.INIT=16'hF444;
  LUT4 ff_dram_address_16_s3 (
    .F(ff_dram_address_16_7),
    .I0(n494_25),
    .I1(ff_dram_address_16_8),
    .I2(ff_dram_address_16_9),
    .I3(w_vdp_enable) 
);
defparam ff_dram_address_16_s3.INIT=16'hF400;
  LUT2 w_vram_data_Z_0_s (
    .F(w_vram_data_Z[0]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[0]) 
);
defparam w_vram_data_Z_0_s.INIT=4'h4;
  LUT2 w_vram_data_Z_1_s (
    .F(w_vram_data_Z[1]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[1]) 
);
defparam w_vram_data_Z_1_s.INIT=4'h4;
  LUT2 w_vram_data_Z_2_s (
    .F(w_vram_data_Z[2]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[2]) 
);
defparam w_vram_data_Z_2_s.INIT=4'h4;
  LUT2 w_vram_data_Z_3_s (
    .F(w_vram_data_Z[3]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[3]) 
);
defparam w_vram_data_Z_3_s.INIT=4'h4;
  LUT2 w_vram_data_Z_4_s (
    .F(w_vram_data_Z[4]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[4]) 
);
defparam w_vram_data_Z_4_s.INIT=4'h4;
  LUT2 w_vram_data_Z_5_s (
    .F(w_vram_data_Z[5]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[5]) 
);
defparam w_vram_data_Z_5_s.INIT=4'h4;
  LUT2 w_vram_data_Z_6_s (
    .F(w_vram_data_Z[6]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[6]) 
);
defparam w_vram_data_Z_6_s.INIT=4'h4;
  LUT2 w_vram_data_Z_7_s (
    .F(w_vram_data_Z[7]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[7]) 
);
defparam w_vram_data_Z_7_s.INIT=4'h4;
  LUT2 n272_s2 (
    .F(n272_5),
    .I0(n272_7),
    .I1(n272_16) 
);
defparam n272_s2.INIT=4'h4;
  LUT4 n753_s4 (
    .F(n753_7),
    .I0(n1413_4),
    .I1(n753_11),
    .I2(w_vram_address_cpu[13]),
    .I3(n754_7) 
);
defparam n753_s4.INIT=16'hEE0F;
  LUT4 n753_s5 (
    .F(n753_8),
    .I0(n753_12),
    .I1(n753_20),
    .I2(n753_14),
    .I3(n753_15) 
);
defparam n753_s5.INIT=16'h2000;
  LUT3 n754_s2 (
    .F(n754_5),
    .I0(n1413_4),
    .I1(ff_vram_access_address[12]),
    .I2(n754_8) 
);
defparam n754_s2.INIT=8'h14;
  LUT3 n754_s3 (
    .F(n754_6),
    .I0(n754_9),
    .I1(n753_20),
    .I2(n753_18) 
);
defparam n754_s3.INIT=8'h90;
  LUT2 n754_s4 (
    .F(n754_7),
    .I0(n272_7),
    .I1(n272_16) 
);
defparam n754_s4.INIT=4'h8;
  LUT4 n755_s2 (
    .F(n755_5),
    .I0(w_vram_address_cpu[11]),
    .I1(n755_18),
    .I2(n755_14),
    .I3(n753_18) 
);
defparam n755_s2.INIT=16'h3C55;
  LUT4 n756_s2 (
    .F(n756_5),
    .I0(w_vram_address_cpu[10]),
    .I1(n756_14),
    .I2(n756_12),
    .I3(n753_18) 
);
defparam n756_s2.INIT=16'h3C55;
  LUT4 n757_s2 (
    .F(n757_5),
    .I0(w_vram_address_cpu[9]),
    .I1(n757_14),
    .I2(n757_12),
    .I3(n753_18) 
);
defparam n757_s2.INIT=16'h3C55;
  LUT4 n758_s4 (
    .F(n758_7),
    .I0(n758_13),
    .I1(n1413_4),
    .I2(w_vram_address_cpu[8]),
    .I3(n754_7) 
);
defparam n758_s4.INIT=16'hDDF0;
  LUT4 n759_s2 (
    .F(n759_5),
    .I0(w_vram_address_cpu[7]),
    .I1(n759_9),
    .I2(n758_15),
    .I3(n753_18) 
);
defparam n759_s2.INIT=16'h3C55;
  LUT2 n759_s3 (
    .F(n759_6),
    .I0(ff_vram_access_address[6]),
    .I1(n760_6) 
);
defparam n759_s3.INIT=4'h8;
  LUT4 n760_s2 (
    .F(n760_5),
    .I0(n754_7),
    .I1(w_vram_address_cpu[6]),
    .I2(n760_9),
    .I3(n753_18) 
);
defparam n760_s2.INIT=16'hB0BB;
  LUT4 n760_s3 (
    .F(n760_6),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(ff_vram_access_address[3]),
    .I3(n763_6) 
);
defparam n760_s3.INIT=16'h8000;
  LUT4 n761_s2 (
    .F(n761_5),
    .I0(w_vram_address_cpu[5]),
    .I1(n761_7),
    .I2(n758_10),
    .I3(n753_18) 
);
defparam n761_s2.INIT=16'h3C55;
  LUT2 n761_s3 (
    .F(n761_6),
    .I0(ff_vram_access_address[4]),
    .I1(n762_10) 
);
defparam n761_s3.INIT=4'h8;
  LUT4 n762_s2 (
    .F(n762_5),
    .I0(w_vram_address_cpu[4]),
    .I1(n762_12),
    .I2(n762_8),
    .I3(n753_18) 
);
defparam n762_s2.INIT=16'hC3AA;
  LUT4 n763_s2 (
    .F(n763_5),
    .I0(n754_7),
    .I1(w_vram_address_cpu[3]),
    .I2(n763_9),
    .I3(n753_18) 
);
defparam n763_s2.INIT=16'h0BBB;
  LUT3 n763_s3 (
    .F(n763_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[2]),
    .I2(ff_vram_access_address[1]) 
);
defparam n763_s3.INIT=8'h80;
  LUT4 n764_s2 (
    .F(n764_5),
    .I0(w_vram_address_cpu[2]),
    .I1(n764_7),
    .I2(n764_8),
    .I3(n753_18) 
);
defparam n764_s2.INIT=16'h3C55;
  LUT2 n764_s3 (
    .F(n764_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]) 
);
defparam n764_s3.INIT=4'h8;
  LUT4 n765_s2 (
    .F(n765_5),
    .I0(w_vram_address_cpu[1]),
    .I1(n765_6),
    .I2(n765_7),
    .I3(n753_18) 
);
defparam n765_s2.INIT=16'h3CAA;
  LUT3 n766_s2 (
    .F(n766_5),
    .I0(n765_6),
    .I1(ff_vram_access_address[0]),
    .I2(n1413_4) 
);
defparam n766_s2.INIT=8'h5C;
  LUT4 n781_s3 (
    .F(n781_6),
    .I0(n781_9),
    .I1(n781_10),
    .I2(n781_11),
    .I3(n781_12) 
);
defparam n781_s3.INIT=16'h0FEE;
  LUT4 n781_s4 (
    .F(n781_7),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[16]),
    .I2(n1413_4),
    .I3(pcolorcode_7_10) 
);
defparam n781_s4.INIT=16'h0A0C;
  LUT4 n781_s5 (
    .F(n781_8),
    .I0(n781_21),
    .I1(n765_6),
    .I2(pcolorcode_7_10),
    .I3(n753_18) 
);
defparam n781_s5.INIT=16'h3500;
  LUT4 n784_s3 (
    .F(n784_6),
    .I0(w_vdpcmd_vram_address_14),
    .I1(w_vdpcmd_vram_address_13),
    .I2(pcolorcode_7_10),
    .I3(n781_12) 
);
defparam n784_s3.INIT=16'hAC00;
  LUT4 n784_s4 (
    .F(n784_7),
    .I0(n784_20),
    .I1(n784_10),
    .I2(n781_12),
    .I3(n272_18) 
);
defparam n784_s4.INIT=16'h0C05;
  LUT4 n784_s5 (
    .F(n784_8),
    .I0(ff_vram_access_address[14]),
    .I1(n784_18),
    .I2(pcolorcode_7_10),
    .I3(n784_12) 
);
defparam n784_s5.INIT=16'hC05F;
  LUT4 n785_s3 (
    .F(n785_6),
    .I0(w_vdpcmd_vram_address_12),
    .I1(w_vdpcmd_vram_address_13),
    .I2(pcolorcode_7_10),
    .I3(n781_12) 
);
defparam n785_s3.INIT=16'hCA00;
  LUT4 n785_s4 (
    .F(n785_7),
    .I0(n785_17),
    .I1(n785_10),
    .I2(n781_12),
    .I3(n272_18) 
);
defparam n785_s4.INIT=16'h0305;
  LUT4 n785_s5 (
    .F(n785_8),
    .I0(n753_22),
    .I1(n753_20),
    .I2(n1413_4),
    .I3(n785_11) 
);
defparam n785_s5.INIT=16'hC0AF;
  LUT4 n786_s3 (
    .F(n786_6),
    .I0(n786_8),
    .I1(n786_9),
    .I2(n786_10),
    .I3(n781_12) 
);
defparam n786_s3.INIT=16'h0FEE;
  LUT4 n786_s4 (
    .F(n786_7),
    .I0(n755_14),
    .I1(n753_20),
    .I2(n1413_4),
    .I3(n786_11) 
);
defparam n786_s4.INIT=16'hAFC0;
  LUT4 n787_s3 (
    .F(n787_6),
    .I0(n787_8),
    .I1(n787_9),
    .I2(n787_10),
    .I3(n781_12) 
);
defparam n787_s3.INIT=16'h0FEE;
  LUT4 n787_s4 (
    .F(n787_7),
    .I0(n756_12),
    .I1(n755_14),
    .I2(n1413_4),
    .I3(n787_11) 
);
defparam n787_s4.INIT=16'hAFC0;
  LUT4 n788_s3 (
    .F(n788_6),
    .I0(n788_8),
    .I1(n788_9),
    .I2(n788_10),
    .I3(n781_12) 
);
defparam n788_s3.INIT=16'h0FEE;
  LUT4 n788_s4 (
    .F(n788_7),
    .I0(n757_12),
    .I1(n756_12),
    .I2(n1413_4),
    .I3(n788_11) 
);
defparam n788_s4.INIT=16'hAFC0;
  LUT4 n789_s3 (
    .F(n789_6),
    .I0(n789_8),
    .I1(n789_9),
    .I2(n789_10),
    .I3(n781_12) 
);
defparam n789_s3.INIT=16'hF0EE;
  LUT4 n789_s4 (
    .F(n789_7),
    .I0(n758_17),
    .I1(n757_12),
    .I2(n1413_4),
    .I3(n789_11) 
);
defparam n789_s4.INIT=16'hC0AF;
  LUT4 n790_s3 (
    .F(n790_6),
    .I0(n790_8),
    .I1(n790_9),
    .I2(n790_10),
    .I3(n781_12) 
);
defparam n790_s3.INIT=16'hF0EE;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(n758_15),
    .I1(n758_17),
    .I2(n1413_4),
    .I3(n790_11) 
);
defparam n790_s4.INIT=16'hC0AF;
  LUT4 n791_s3 (
    .F(n791_6),
    .I0(n791_8),
    .I1(n791_9),
    .I2(n791_10),
    .I3(n781_12) 
);
defparam n791_s3.INIT=16'hF0EE;
  LUT4 n791_s4 (
    .F(n791_7),
    .I0(n791_18),
    .I1(n758_15),
    .I2(n1413_4),
    .I3(n791_12) 
);
defparam n791_s4.INIT=16'hC0AF;
  LUT4 n792_s3 (
    .F(n792_6),
    .I0(n792_8),
    .I1(n792_9),
    .I2(n792_10),
    .I3(n781_12) 
);
defparam n792_s3.INIT=16'hF0EE;
  LUT4 n792_s4 (
    .F(n792_7),
    .I0(n761_7),
    .I1(n791_18),
    .I2(n1413_4),
    .I3(n792_11) 
);
defparam n792_s4.INIT=16'hC0AF;
  LUT4 n793_s3 (
    .F(n793_6),
    .I0(n793_8),
    .I1(n793_9),
    .I2(n793_10),
    .I3(n781_12) 
);
defparam n793_s3.INIT=16'hF0EE;
  LUT4 n793_s4 (
    .F(n793_7),
    .I0(n762_12),
    .I1(n761_7),
    .I2(n1413_4),
    .I3(n793_11) 
);
defparam n793_s4.INIT=16'hC0AF;
  LUT4 n794_s3 (
    .F(n794_6),
    .I0(n794_8),
    .I1(n794_9),
    .I2(n794_10),
    .I3(n781_12) 
);
defparam n794_s3.INIT=16'hF0EE;
  LUT4 n794_s4 (
    .F(n794_7),
    .I0(n794_11),
    .I1(n762_12),
    .I2(n1413_4),
    .I3(n794_12) 
);
defparam n794_s4.INIT=16'hC0AF;
  LUT4 n795_s3 (
    .F(n795_6),
    .I0(n795_8),
    .I1(n795_9),
    .I2(n795_10),
    .I3(n781_12) 
);
defparam n795_s3.INIT=16'hF0EE;
  LUT4 n795_s4 (
    .F(n795_7),
    .I0(n764_7),
    .I1(n794_11),
    .I2(n1413_4),
    .I3(n795_11) 
);
defparam n795_s4.INIT=16'hC0AF;
  LUT4 n796_s3 (
    .F(n796_6),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_2),
    .I2(pcolorcode_7_10),
    .I3(n781_12) 
);
defparam n796_s3.INIT=16'hCA00;
  LUT4 n796_s4 (
    .F(n796_7),
    .I0(n796_16),
    .I1(n796_10),
    .I2(n781_12),
    .I3(n272_18) 
);
defparam n796_s4.INIT=16'h0305;
  LUT4 n796_s5 (
    .F(n796_8),
    .I0(n764_7),
    .I1(n765_7),
    .I2(n1413_4),
    .I3(n796_11) 
);
defparam n796_s5.INIT=16'hC0AF;
  LUT4 n797_s3 (
    .F(n797_6),
    .I0(n797_9),
    .I1(n797_19),
    .I2(n797_11),
    .I3(n781_12) 
);
defparam n797_s3.INIT=16'hF0EE;
  LUT4 n797_s4 (
    .F(n797_7),
    .I0(ff_vram_access_address[1]),
    .I1(ff_vram_access_address[0]),
    .I2(n1413_4),
    .I3(pcolorcode_7_10) 
);
defparam n797_s4.INIT=16'h0503;
  LUT4 n797_s5 (
    .F(n797_8),
    .I0(n765_7),
    .I1(n765_6),
    .I2(pcolorcode_7_10),
    .I3(n753_18) 
);
defparam n797_s5.INIT=16'hAC00;
  LUT3 n798_s1 (
    .F(n798_4),
    .I0(n1413_4),
    .I1(ff_vram_access_address[16]),
    .I2(n798_6) 
);
defparam n798_s1.INIT=8'h41;
  LUT4 n798_s2 (
    .F(n798_5),
    .I0(n798_7),
    .I1(n753_8),
    .I2(n781_21),
    .I3(n753_18) 
);
defparam n798_s2.INIT=16'h7800;
  LUT4 n799_s1 (
    .F(n799_4),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[14]),
    .I2(n799_7),
    .I3(ff_vram_access_address[15]) 
);
defparam n799_s1.INIT=16'h807F;
  LUT4 n799_s2 (
    .F(n799_5),
    .I0(n753_8),
    .I1(n799_8),
    .I2(n799_12),
    .I3(n753_18) 
);
defparam n799_s2.INIT=16'h8700;
  LUT4 n800_s1 (
    .F(n800_4),
    .I0(ff_vram_access_address[13]),
    .I1(n799_7),
    .I2(n1413_4),
    .I3(ff_vram_access_address[14]) 
);
defparam n800_s1.INIT=16'h0708;
  LUT4 n800_s2 (
    .F(n800_5),
    .I0(n753_8),
    .I1(n753_22),
    .I2(n784_18),
    .I3(n753_18) 
);
defparam n800_s2.INIT=16'h2D00;
  LUT4 n1413_s1 (
    .F(n1413_4),
    .I0(n1413_6),
    .I1(n1413_7),
    .I2(n753_16),
    .I3(n272_6) 
);
defparam n1413_s1.INIT=16'h00B0;
  LUT3 n1413_s2 (
    .F(n1413_5),
    .I0(n1413_6),
    .I1(ff_wait_cnt[15]),
    .I2(n272_6) 
);
defparam n1413_s2.INIT=8'h07;
  LUT2 n1473_s1 (
    .F(n1473_4),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack) 
);
defparam n1473_s1.INIT=4'h9;
  LUT4 ff_dram_address_16_s4 (
    .F(ff_dram_address_16_8),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[3]),
    .I3(ff_dram_address_16_10) 
);
defparam ff_dram_address_16_s4.INIT=16'h3107;
  LUT4 ff_dram_address_16_s5 (
    .F(ff_dram_address_16_9),
    .I0(n272_7),
    .I1(n1413_4),
    .I2(n1413_5),
    .I3(n272_16) 
);
defparam ff_dram_address_16_s5.INIT=16'hBF00;
  LUT4 n272_s3 (
    .F(n272_6),
    .I0(n272_9),
    .I1(reg_r0_disp_mode[3]),
    .I2(n272_10),
    .I3(n272_11) 
);
defparam n272_s3.INIT=16'hD000;
  LUT4 n272_s4 (
    .F(n272_7),
    .I0(n753_16),
    .I1(w_vram_rd_req),
    .I2(w_vram_rd_ack),
    .I3(n272_6) 
);
defparam n272_s4.INIT=16'h007D;
  LUT2 n753_s8 (
    .F(n753_11),
    .I0(ff_vram_access_address[13]),
    .I1(n799_7) 
);
defparam n753_s8.INIT=4'h9;
  LUT2 n753_s9 (
    .F(n753_12),
    .I0(n756_12),
    .I1(n755_14) 
);
defparam n753_s9.INIT=4'h1;
  LUT4 n753_s11 (
    .F(n753_14),
    .I0(n762_12),
    .I1(n757_12),
    .I2(n762_8),
    .I3(n758_8) 
);
defparam n753_s11.INIT=16'h1000;
  LUT2 n753_s12 (
    .F(n753_15),
    .I0(n758_15),
    .I1(n758_17) 
);
defparam n753_s12.INIT=4'h1;
  LUT2 n753_s13 (
    .F(n753_16),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack) 
);
defparam n753_s13.INIT=4'h9;
  LUT4 n754_s5 (
    .F(n754_8),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[10]),
    .I2(n755_10),
    .I3(n759_6) 
);
defparam n754_s5.INIT=16'h8000;
  LUT4 n754_s6 (
    .F(n754_9),
    .I0(n756_12),
    .I1(n753_14),
    .I2(n753_15),
    .I3(n755_14) 
);
defparam n754_s6.INIT=16'h0040;
  LUT3 n755_s7 (
    .F(n755_10),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]) 
);
defparam n755_s7.INIT=8'h80;
  LUT4 n758_s5 (
    .F(n758_8),
    .I0(w_vram_address_cpu[6]),
    .I1(ff_vram_access_address[6]),
    .I2(n1473_4),
    .I3(n761_7) 
);
defparam n758_s5.INIT=16'h00CA;
  LUT2 n758_s7 (
    .F(n758_10),
    .I0(n762_12),
    .I1(n762_8) 
);
defparam n758_s7.INIT=4'h4;
  LUT4 n761_s4 (
    .F(n761_7),
    .I0(ff_vram_access_address[5]),
    .I1(w_vram_address_cpu[5]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n761_s4.INIT=16'h5335;
  LUT4 n762_s5 (
    .F(n762_8),
    .I0(n794_11),
    .I1(n765_6),
    .I2(n765_7),
    .I3(n764_7) 
);
defparam n762_s5.INIT=16'h0001;
  LUT4 n764_s4 (
    .F(n764_7),
    .I0(ff_vram_access_address[2]),
    .I1(w_vram_address_cpu[2]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n764_s4.INIT=16'h5335;
  LUT2 n764_s5 (
    .F(n764_8),
    .I0(n765_6),
    .I1(n765_7) 
);
defparam n764_s5.INIT=4'h1;
  LUT4 n765_s3 (
    .F(n765_6),
    .I0(ff_vram_access_address[0]),
    .I1(w_vram_address_cpu[0]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n765_s3.INIT=16'h5335;
  LUT4 n765_s4 (
    .F(n765_7),
    .I0(ff_vram_access_address[1]),
    .I1(w_vram_address_cpu[1]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n765_s4.INIT=16'h5335;
  LUT4 n781_s6 (
    .F(n781_9),
    .I0(w_vram_address_text12_16),
    .I1(n781_19),
    .I2(n272_18),
    .I3(n227_10) 
);
defparam n781_s6.INIT=16'h0A03;
  LUT4 n781_s7 (
    .F(n781_10),
    .I0(n781_23),
    .I1(n494_25),
    .I2(n781_16),
    .I3(n272_6) 
);
defparam n781_s7.INIT=16'h1000;
  LUT3 n781_s8 (
    .F(n781_11),
    .I0(w_vdpcmd_vram_address_0),
    .I1(w_vdpcmd_vram_address_16),
    .I2(pcolorcode_7_10) 
);
defparam n781_s8.INIT=8'h53;
  LUT3 n781_s9 (
    .F(n781_12),
    .I0(n1413_4),
    .I1(n1413_5),
    .I2(n272_16) 
);
defparam n781_s9.INIT=8'h60;
  LUT4 n784_s7 (
    .F(n784_10),
    .I0(ff_preread_address_14),
    .I1(ff_y_test_address_14),
    .I2(pcolorcode_7_6),
    .I3(n784_14) 
);
defparam n784_s7.INIT=16'hAFC0;
  LUT4 n784_s9 (
    .F(n784_12),
    .I0(n753_22),
    .I1(ff_vram_access_address[13]),
    .I2(pcolorcode_7_10),
    .I3(n1413_4) 
);
defparam n784_s9.INIT=16'hF50C;
  LUT4 n785_s7 (
    .F(n785_10),
    .I0(ff_preread_address_13),
    .I1(ff_y_test_address_13),
    .I2(pcolorcode_7_6),
    .I3(n785_13) 
);
defparam n785_s7.INIT=16'h305F;
  LUT4 n785_s8 (
    .F(n785_11),
    .I0(ff_vram_access_address[12]),
    .I1(ff_vram_access_address[13]),
    .I2(n1413_4),
    .I3(pcolorcode_7_10) 
);
defparam n785_s8.INIT=16'h0CFA;
  LUT4 n786_s5 (
    .F(n786_8),
    .I0(w_vram_address_text12_11),
    .I1(n786_16),
    .I2(n272_18),
    .I3(n227_10) 
);
defparam n786_s5.INIT=16'h0A03;
  LUT4 n786_s6 (
    .F(n786_9),
    .I0(n786_20),
    .I1(n786_18),
    .I2(pcolorcode_7_6),
    .I3(n272_18) 
);
defparam n786_s6.INIT=16'hC500;
  LUT3 n786_s7 (
    .F(n786_10),
    .I0(w_vdpcmd_vram_address_11),
    .I1(w_vdpcmd_vram_address_12),
    .I2(pcolorcode_7_10) 
);
defparam n786_s7.INIT=8'h35;
  LUT4 n786_s8 (
    .F(n786_11),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[12]),
    .I2(n1413_4),
    .I3(pcolorcode_7_10) 
);
defparam n786_s8.INIT=16'h03F5;
  LUT4 n787_s5 (
    .F(n787_8),
    .I0(w_vram_address_text12_10),
    .I1(n787_15),
    .I2(n272_18),
    .I3(n227_10) 
);
defparam n787_s5.INIT=16'h0A0C;
  LUT4 n787_s6 (
    .F(n787_9),
    .I0(n787_17),
    .I1(n786_20),
    .I2(pcolorcode_7_6),
    .I3(n272_18) 
);
defparam n787_s6.INIT=16'h3500;
  LUT3 n787_s7 (
    .F(n787_10),
    .I0(w_vdpcmd_vram_address_10),
    .I1(w_vdpcmd_vram_address_11),
    .I2(pcolorcode_7_10) 
);
defparam n787_s7.INIT=8'h35;
  LUT4 n787_s8 (
    .F(n787_11),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[11]),
    .I2(n1413_4),
    .I3(pcolorcode_7_10) 
);
defparam n787_s8.INIT=16'h03F5;
  LUT4 n788_s5 (
    .F(n788_8),
    .I0(w_vram_address_text12_9),
    .I1(n788_15),
    .I2(n272_18),
    .I3(n227_10) 
);
defparam n788_s5.INIT=16'h0A0C;
  LUT4 n788_s6 (
    .F(n788_9),
    .I0(n788_17),
    .I1(n787_17),
    .I2(pcolorcode_7_6),
    .I3(n272_18) 
);
defparam n788_s6.INIT=16'h3500;
  LUT3 n788_s7 (
    .F(n788_10),
    .I0(w_vdpcmd_vram_address_9),
    .I1(w_vdpcmd_vram_address_10),
    .I2(pcolorcode_7_10) 
);
defparam n788_s7.INIT=8'h35;
  LUT4 n788_s8 (
    .F(n788_11),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[10]),
    .I2(n1413_4),
    .I3(pcolorcode_7_10) 
);
defparam n788_s8.INIT=16'h03F5;
  LUT4 n789_s5 (
    .F(n789_8),
    .I0(w_vram_address_text12_8),
    .I1(n789_15),
    .I2(n272_18),
    .I3(n227_10) 
);
defparam n789_s5.INIT=16'h0A03;
  LUT4 n789_s6 (
    .F(n789_9),
    .I0(n789_17),
    .I1(n788_17),
    .I2(pcolorcode_7_6),
    .I3(n272_18) 
);
defparam n789_s6.INIT=16'h3500;
  LUT3 n789_s7 (
    .F(n789_10),
    .I0(w_vdpcmd_vram_address_8),
    .I1(w_vdpcmd_vram_address_9),
    .I2(pcolorcode_7_10) 
);
defparam n789_s7.INIT=8'hCA;
  LUT4 n789_s8 (
    .F(n789_11),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(n1413_4),
    .I3(pcolorcode_7_10) 
);
defparam n789_s8.INIT=16'hFA0C;
  LUT4 n790_s5 (
    .F(n790_8),
    .I0(w_vram_address_text12_7),
    .I1(n790_15),
    .I2(n272_18),
    .I3(n227_10) 
);
defparam n790_s5.INIT=16'h0A03;
  LUT4 n790_s6 (
    .F(n790_9),
    .I0(n790_17),
    .I1(n789_17),
    .I2(pcolorcode_7_6),
    .I3(n272_18) 
);
defparam n790_s6.INIT=16'h3500;
  LUT3 n790_s7 (
    .F(n790_10),
    .I0(w_vdpcmd_vram_address_7),
    .I1(w_vdpcmd_vram_address_8),
    .I2(pcolorcode_7_10) 
);
defparam n790_s7.INIT=8'hCA;
  LUT4 n790_s8 (
    .F(n790_11),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]),
    .I2(n1413_4),
    .I3(pcolorcode_7_10) 
);
defparam n790_s8.INIT=16'hFA0C;
  LUT4 n791_s5 (
    .F(n791_8),
    .I0(w_vram_address_text12_6),
    .I1(n791_16),
    .I2(n272_18),
    .I3(n227_10) 
);
defparam n791_s5.INIT=16'h0A03;
  LUT4 n791_s6 (
    .F(n791_9),
    .I0(n791_20),
    .I1(n790_17),
    .I2(pcolorcode_7_6),
    .I3(n272_18) 
);
defparam n791_s6.INIT=16'h3500;
  LUT3 n791_s7 (
    .F(n791_10),
    .I0(w_vdpcmd_vram_address_6),
    .I1(w_vdpcmd_vram_address_7),
    .I2(pcolorcode_7_10) 
);
defparam n791_s7.INIT=8'hCA;
  LUT4 n791_s9 (
    .F(n791_12),
    .I0(ff_vram_access_address[7]),
    .I1(ff_vram_access_address[6]),
    .I2(n1413_4),
    .I3(pcolorcode_7_10) 
);
defparam n791_s9.INIT=16'hFA0C;
  LUT4 n792_s5 (
    .F(n792_8),
    .I0(w_vram_address_text12_5),
    .I1(n792_15),
    .I2(n272_18),
    .I3(n227_10) 
);
defparam n792_s5.INIT=16'h0A03;
  LUT4 n792_s6 (
    .F(n792_9),
    .I0(n792_17),
    .I1(n791_20),
    .I2(pcolorcode_7_6),
    .I3(n272_18) 
);
defparam n792_s6.INIT=16'h3500;
  LUT3 n792_s7 (
    .F(n792_10),
    .I0(w_vdpcmd_vram_address_5),
    .I1(w_vdpcmd_vram_address_6),
    .I2(pcolorcode_7_10) 
);
defparam n792_s7.INIT=8'hCA;
  LUT4 n792_s8 (
    .F(n792_11),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[5]),
    .I2(n1413_4),
    .I3(pcolorcode_7_10) 
);
defparam n792_s8.INIT=16'hFA0C;
  LUT4 n793_s5 (
    .F(n793_8),
    .I0(w_vram_address_text12_4),
    .I1(n793_15),
    .I2(n272_18),
    .I3(n227_10) 
);
defparam n793_s5.INIT=16'h0A03;
  LUT4 n793_s6 (
    .F(n793_9),
    .I0(n793_17),
    .I1(n792_17),
    .I2(pcolorcode_7_6),
    .I3(n272_18) 
);
defparam n793_s6.INIT=16'h3500;
  LUT3 n793_s7 (
    .F(n793_10),
    .I0(w_vdpcmd_vram_address_4),
    .I1(w_vdpcmd_vram_address_5),
    .I2(pcolorcode_7_10) 
);
defparam n793_s7.INIT=8'hCA;
  LUT4 n793_s8 (
    .F(n793_11),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n1413_4),
    .I3(pcolorcode_7_10) 
);
defparam n793_s8.INIT=16'hFA0C;
  LUT4 n794_s5 (
    .F(n794_8),
    .I0(w_vram_address_text12_3),
    .I1(n794_16),
    .I2(n272_18),
    .I3(n227_10) 
);
defparam n794_s5.INIT=16'h0A03;
  LUT4 n794_s6 (
    .F(n794_9),
    .I0(n794_18),
    .I1(n793_17),
    .I2(pcolorcode_7_6),
    .I3(n272_18) 
);
defparam n794_s6.INIT=16'h3500;
  LUT3 n794_s7 (
    .F(n794_10),
    .I0(w_vdpcmd_vram_address_3),
    .I1(w_vdpcmd_vram_address_4),
    .I2(pcolorcode_7_10) 
);
defparam n794_s7.INIT=8'hCA;
  LUT4 n794_s8 (
    .F(n794_11),
    .I0(ff_vram_access_address[3]),
    .I1(w_vram_address_cpu[3]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n794_s8.INIT=16'h5335;
  LUT4 n794_s9 (
    .F(n794_12),
    .I0(ff_vram_access_address[4]),
    .I1(ff_vram_access_address[3]),
    .I2(n1413_4),
    .I3(pcolorcode_7_10) 
);
defparam n794_s9.INIT=16'hFA0C;
  LUT4 n795_s5 (
    .F(n795_8),
    .I0(w_vram_address_text12_2),
    .I1(n795_15),
    .I2(n272_18),
    .I3(n227_10) 
);
defparam n795_s5.INIT=16'h0A03;
  LUT4 n795_s6 (
    .F(n795_9),
    .I0(n795_17),
    .I1(n794_18),
    .I2(pcolorcode_7_6),
    .I3(n272_18) 
);
defparam n795_s6.INIT=16'h3500;
  LUT3 n795_s7 (
    .F(n795_10),
    .I0(w_vdpcmd_vram_address_2),
    .I1(w_vdpcmd_vram_address_3),
    .I2(pcolorcode_7_10) 
);
defparam n795_s7.INIT=8'hCA;
  LUT4 n795_s8 (
    .F(n795_11),
    .I0(ff_vram_access_address[3]),
    .I1(ff_vram_access_address[2]),
    .I2(n1413_4),
    .I3(pcolorcode_7_10) 
);
defparam n795_s8.INIT=16'hFA0C;
  LUT4 n796_s7 (
    .F(n796_10),
    .I0(n251_26),
    .I1(ff_preread_address_1),
    .I2(n795_17),
    .I3(pcolorcode_7_6) 
);
defparam n796_s7.INIT=16'hF0BB;
  LUT4 n796_s8 (
    .F(n796_11),
    .I0(ff_vram_access_address[1]),
    .I1(ff_vram_access_address[2]),
    .I2(n1413_4),
    .I3(pcolorcode_7_10) 
);
defparam n796_s8.INIT=16'h0CFA;
  LUT4 n797_s6 (
    .F(n797_9),
    .I0(w_vram_address_text12_0),
    .I1(n797_15),
    .I2(n272_18),
    .I3(n227_10) 
);
defparam n797_s6.INIT=16'h0A03;
  LUT3 n797_s8 (
    .F(n797_11),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_0),
    .I2(pcolorcode_7_10) 
);
defparam n797_s8.INIT=8'hAC;
  LUT4 n798_s3 (
    .F(n798_6),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[14]),
    .I2(ff_vram_access_address[15]),
    .I3(n799_7) 
);
defparam n798_s3.INIT=16'h8000;
  LUT4 n798_s4 (
    .F(n798_7),
    .I0(w_vram_address_cpu[15]),
    .I1(ff_vram_access_address[15]),
    .I2(n1473_4),
    .I3(n799_8) 
);
defparam n798_s4.INIT=16'hCA00;
  LUT4 n799_s4 (
    .F(n799_7),
    .I0(n799_10),
    .I1(ff_vram_access_address[12]),
    .I2(ff_vram_access_address[11]),
    .I3(n760_6) 
);
defparam n799_s4.INIT=16'h8000;
  LUT2 n799_s5 (
    .F(n799_8),
    .I0(n753_22),
    .I1(n784_18) 
);
defparam n799_s5.INIT=4'h1;
  LUT4 n1413_s3 (
    .F(n1413_6),
    .I0(n1786_7),
    .I1(w_vdp_mode_is_highres),
    .I2(reg_r25_cmd_Z),
    .I3(n1413_8) 
);
defparam n1413_s3.INIT=16'h00FE;
  LUT4 n1413_s4 (
    .F(n1413_7),
    .I0(w_vram_rd_req),
    .I1(w_vram_rd_ack),
    .I2(ff_wait_cnt[15]),
    .I3(ff_state_0_13) 
);
defparam n1413_s4.INIT=16'h0090;
  LUT4 ff_dram_address_16_s6 (
    .F(ff_dram_address_16_10),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam ff_dram_address_16_s6.INIT=16'h0BB0;
  LUT4 n272_s6 (
    .F(n272_9),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam n272_s6.INIT=16'h0700;
  LUT4 n272_s7 (
    .F(n272_10),
    .I0(w_eight_dot_state[0]),
    .I1(ff_prewindow_x),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n272_s7.INIT=16'h0B33;
  LUT2 n272_s8 (
    .F(n272_11),
    .I0(w_prewindow_y_sp),
    .I1(w_sp_vram_accessing) 
);
defparam n272_s8.INIT=4'h8;
  LUT3 n272_s9 (
    .F(n272_12),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z) 
);
defparam n272_s9.INIT=8'h80;
  LUT4 n272_s10 (
    .F(n272_13),
    .I0(n272_9),
    .I1(n272_14),
    .I2(n570_4),
    .I3(w_eight_dot_state[2]) 
);
defparam n272_s10.INIT=16'h0700;
  LUT4 n781_s13 (
    .F(n781_16),
    .I0(ff_preread_address_16),
    .I1(ff_y_test_address_16),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n781_s13.INIT=16'h0CFA;
  LUT4 n784_s11 (
    .F(n784_14),
    .I0(ff_preread_address_13),
    .I1(ff_y_test_address_13),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n784_s11.INIT=16'h0CFA;
  LUT4 n785_s10 (
    .F(n785_13),
    .I0(ff_y_test_address_12),
    .I1(ff_preread_address_12),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n785_s10.INIT=16'hFA0C;
  LUT3 n799_s7 (
    .F(n799_10),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[6]),
    .I2(n755_10) 
);
defparam n799_s7.INIT=8'h80;
  LUT2 n1413_s5 (
    .F(n1413_8),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req) 
);
defparam n1413_s5.INIT=4'h9;
  LUT4 n272_s11 (
    .F(n272_14),
    .I0(ff_tx_vram_read_en2),
    .I1(reg_r0_disp_mode[2]),
    .I2(ff_tx_vram_read_en),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n272_s11.INIT=16'h00F8;
  LUT4 n763_s5 (
    .F(n763_9),
    .I0(n764_7),
    .I1(n765_6),
    .I2(n765_7),
    .I3(n794_11) 
);
defparam n763_s5.INIT=16'h01FE;
  LUT4 n753_s14 (
    .F(n753_18),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n272_7),
    .I3(n272_16) 
);
defparam n753_s14.INIT=16'h9000;
  LUT4 n762_s6 (
    .F(n762_10),
    .I0(ff_vram_access_address[3]),
    .I1(ff_vram_access_address[0]),
    .I2(ff_vram_access_address[2]),
    .I3(ff_vram_access_address[1]) 
);
defparam n762_s6.INIT=16'h8000;
  LUT4 n756_s6 (
    .F(n756_10),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]),
    .I3(n759_6) 
);
defparam n756_s6.INIT=16'h8000;
  LUT4 n758_s9 (
    .F(n758_13),
    .I0(ff_vram_access_address[7]),
    .I1(ff_vram_access_address[6]),
    .I2(n760_6),
    .I3(ff_vram_access_address[8]) 
);
defparam n758_s9.INIT=16'h807F;
  LUT4 n757_s6 (
    .F(n757_10),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]),
    .I2(ff_vram_access_address[6]),
    .I3(n760_6) 
);
defparam n757_s6.INIT=16'h8000;
  LUT4 n755_s8 (
    .F(n755_12),
    .I0(ff_vram_access_address[10]),
    .I1(n755_10),
    .I2(ff_vram_access_address[6]),
    .I3(n760_6) 
);
defparam n755_s8.INIT=16'h8000;
  LUT4 n272_s12 (
    .F(n272_16),
    .I0(n272_12),
    .I1(n272_13),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n272_s12.INIT=16'h0D00;
  LUT3 n272_s13 (
    .F(n272_18),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n272_6) 
);
defparam n272_s13.INIT=8'h40;
  LUT4 n823_s2 (
    .F(n823_8),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n755_16),
    .I3(n815_6) 
);
defparam n823_s2.INIT=16'hFFFB;
  LUT4 n797_s11 (
    .F(n797_15),
    .I0(w_vram_address_graphic123m_0),
    .I1(w_vram_address_graphic4567_0),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n797_s11.INIT=16'h3533;
  LUT4 n796_s10 (
    .F(n796_14),
    .I0(w_vram_address_graphic123m_1),
    .I1(w_vram_address_graphic4567_1),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n796_s10.INIT=16'hCACC;
  LUT4 n795_s11 (
    .F(n795_15),
    .I0(w_vram_address_graphic123m_2),
    .I1(w_vram_address_graphic4567_2),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n795_s11.INIT=16'h3533;
  LUT4 n794_s12 (
    .F(n794_16),
    .I0(w_vram_address_graphic123m_3),
    .I1(w_vram_address_graphic4567_3),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n794_s12.INIT=16'h3533;
  LUT4 n793_s11 (
    .F(n793_15),
    .I0(w_vram_address_graphic123m_4),
    .I1(w_vram_address_graphic4567_4),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n793_s11.INIT=16'h3533;
  LUT4 n792_s11 (
    .F(n792_15),
    .I0(w_vram_address_graphic123m_5),
    .I1(w_vram_address_graphic4567_5),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n792_s11.INIT=16'h3533;
  LUT4 n791_s12 (
    .F(n791_16),
    .I0(w_vram_address_graphic123m_6),
    .I1(w_vram_address_graphic4567_6),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n791_s12.INIT=16'h3533;
  LUT4 n790_s11 (
    .F(n790_15),
    .I0(w_vram_address_graphic123m_7),
    .I1(w_vram_address_graphic4567_7),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n790_s11.INIT=16'h3533;
  LUT4 n789_s11 (
    .F(n789_15),
    .I0(w_vram_address_graphic123m_8),
    .I1(w_vram_address_graphic4567_8),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n789_s11.INIT=16'h3533;
  LUT4 n788_s11 (
    .F(n788_15),
    .I0(w_vram_address_graphic123m_9),
    .I1(w_vram_address_graphic4567_9),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n788_s11.INIT=16'hCACC;
  LUT4 n787_s11 (
    .F(n787_15),
    .I0(w_vram_address_graphic123m_10),
    .I1(w_vram_address_graphic4567_10),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n787_s11.INIT=16'hCACC;
  LUT4 n786_s12 (
    .F(n786_16),
    .I0(w_vram_address_graphic123m_11),
    .I1(w_vram_address_graphic4567_11),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n786_s12.INIT=16'h3533;
  LUT4 n785_s11 (
    .F(n785_15),
    .I0(w_vram_address_graphic123m_12),
    .I1(w_vram_address_graphic4567_12),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n785_s11.INIT=16'hCACC;
  LUT4 n784_s12 (
    .F(n784_16),
    .I0(w_vram_address_graphic123m_13),
    .I1(w_vram_address_graphic4567_13),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n784_s12.INIT=16'hCACC;
  LUT4 n781_s15 (
    .F(n781_19),
    .I0(w_vram_address_graphic123m_16),
    .I1(w_vram_address_graphic4567_16),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n781_s15.INIT=16'h3533;
  LUT4 n799_s8 (
    .F(n799_12),
    .I0(w_vram_address_cpu[15]),
    .I1(ff_vram_access_address[15]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n799_s8.INIT=16'h3553;
  LUT4 n791_s13 (
    .F(n791_18),
    .I0(w_vram_address_cpu[6]),
    .I1(ff_vram_access_address[6]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n791_s13.INIT=16'h3553;
  LUT4 n784_s13 (
    .F(n784_18),
    .I0(w_vram_address_cpu[14]),
    .I1(ff_vram_access_address[14]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n784_s13.INIT=16'h3553;
  LUT4 n781_s16 (
    .F(n781_21),
    .I0(w_vram_address_cpu[16]),
    .I1(ff_vram_access_address[16]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n781_s16.INIT=16'h3553;
  LUT4 n762_s7 (
    .F(n762_12),
    .I0(w_vram_address_cpu[4]),
    .I1(ff_vram_access_address[4]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n762_s7.INIT=16'h3553;
  LUT4 n758_s10 (
    .F(n758_15),
    .I0(w_vram_address_cpu[7]),
    .I1(ff_vram_access_address[7]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n758_s10.INIT=16'h3553;
  LUT4 n757_s7 (
    .F(n757_12),
    .I0(w_vram_address_cpu[9]),
    .I1(ff_vram_access_address[9]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n757_s7.INIT=16'h3553;
  LUT4 n756_s7 (
    .F(n756_12),
    .I0(w_vram_address_cpu[10]),
    .I1(ff_vram_access_address[10]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n756_s7.INIT=16'h3553;
  LUT4 n755_s9 (
    .F(n755_14),
    .I0(w_vram_address_cpu[11]),
    .I1(ff_vram_access_address[11]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n755_s9.INIT=16'h3553;
  LUT4 n753_s15 (
    .F(n753_20),
    .I0(w_vram_address_cpu[12]),
    .I1(ff_vram_access_address[12]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n753_s15.INIT=16'h3553;
  LUT4 n758_s11 (
    .F(n758_17),
    .I0(w_vram_address_cpu[8]),
    .I1(ff_vram_access_address[8]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n758_s11.INIT=16'h3553;
  LUT4 n753_s16 (
    .F(n753_22),
    .I0(w_vram_address_cpu[13]),
    .I1(ff_vram_access_address[13]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n753_s16.INIT=16'h3553;
  LUT4 n797_s12 (
    .F(n797_17),
    .I0(ff_preread_address_1),
    .I1(ff_preread_address_0),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n797_s12.INIT=16'h5333;
  LUT3 n781_s17 (
    .F(n781_23),
    .I0(ff_preread_address_0),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]) 
);
defparam n781_s17.INIT=8'h40;
  LUT4 n796_s11 (
    .F(n796_16),
    .I0(w_vram_address_text12_1),
    .I1(n796_14),
    .I2(reg_r0_disp_mode[3]),
    .I3(n272_9) 
);
defparam n796_s11.INIT=16'h3533;
  LUT4 n785_s12 (
    .F(n785_17),
    .I0(w_vram_address_text12_12),
    .I1(n785_15),
    .I2(reg_r0_disp_mode[3]),
    .I3(n272_9) 
);
defparam n785_s12.INIT=16'h3533;
  LUT4 n784_s14 (
    .F(n784_20),
    .I0(w_vram_address_text12_13),
    .I1(n784_16),
    .I2(reg_r0_disp_mode[3]),
    .I3(n272_9) 
);
defparam n784_s14.INIT=16'h3533;
  LUT4 n795_s12 (
    .F(n795_17),
    .I0(ff_preread_address_2),
    .I1(ff_y_test_address_2),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n795_s12.INIT=16'h5355;
  LUT4 n794_s13 (
    .F(n794_18),
    .I0(ff_preread_address_3),
    .I1(ff_y_test_address_3),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n794_s13.INIT=16'h5355;
  LUT4 n793_s12 (
    .F(n793_17),
    .I0(ff_preread_address_4),
    .I1(ff_y_test_address_4),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n793_s12.INIT=16'h5355;
  LUT4 n792_s12 (
    .F(n792_17),
    .I0(ff_preread_address_5),
    .I1(ff_y_test_address_5),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n792_s12.INIT=16'h5355;
  LUT4 n791_s14 (
    .F(n791_20),
    .I0(ff_preread_address_6),
    .I1(ff_y_test_address_6),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n791_s14.INIT=16'h5355;
  LUT4 n790_s12 (
    .F(n790_17),
    .I0(ff_preread_address_7),
    .I1(ff_y_test_address_7),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n790_s12.INIT=16'h5355;
  LUT4 n789_s12 (
    .F(n789_17),
    .I0(ff_preread_address_8),
    .I1(ff_y_test_address_8),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n789_s12.INIT=16'h5355;
  LUT4 n788_s12 (
    .F(n788_17),
    .I0(ff_preread_address_9),
    .I1(ff_y_test_address_9),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n788_s12.INIT=16'h5355;
  LUT4 n787_s12 (
    .F(n787_17),
    .I0(ff_preread_address_10),
    .I1(ff_y_test_address_10),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n787_s12.INIT=16'h5355;
  LUT4 n786_s13 (
    .F(n786_18),
    .I0(ff_preread_address_12),
    .I1(ff_y_test_address_12),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n786_s13.INIT=16'hACAA;
  LUT4 n786_s14 (
    .F(n786_20),
    .I0(ff_preread_address_11),
    .I1(ff_y_test_address_11),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n786_s14.INIT=16'h5355;
  LUT4 n797_s13 (
    .F(n797_19),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n272_18),
    .I3(n797_17) 
);
defparam n797_s13.INIT=16'h00B0;
  LUT4 ff_vram_access_address_16_s4 (
    .F(ff_vram_access_address_16_9),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]),
    .I2(n272_7),
    .I3(n272_16) 
);
defparam ff_vram_access_address_16_s4.INIT=16'h7000;
  LUT3 n799_s9 (
    .F(n799_14),
    .I0(n272_7),
    .I1(n272_16),
    .I2(w_vram_address_cpu[15]) 
);
defparam n799_s9.INIT=8'h70;
  LUT3 n755_s10 (
    .F(n755_16),
    .I0(n1413_4),
    .I1(n272_7),
    .I2(n272_16) 
);
defparam n755_s10.INIT=8'h40;
  LUT4 n795_s13 (
    .F(n795_19),
    .I0(n795_6),
    .I1(n795_7),
    .I2(n272_7),
    .I3(n272_16) 
);
defparam n795_s13.INIT=16'h3AAA;
  LUT4 n794_s14 (
    .F(n794_20),
    .I0(n794_6),
    .I1(n794_7),
    .I2(n272_7),
    .I3(n272_16) 
);
defparam n794_s14.INIT=16'h3AAA;
  LUT4 n793_s13 (
    .F(n793_19),
    .I0(n793_6),
    .I1(n793_7),
    .I2(n272_7),
    .I3(n272_16) 
);
defparam n793_s13.INIT=16'h3AAA;
  LUT4 n792_s13 (
    .F(n792_19),
    .I0(n792_6),
    .I1(n792_7),
    .I2(n272_7),
    .I3(n272_16) 
);
defparam n792_s13.INIT=16'h3AAA;
  LUT4 n791_s15 (
    .F(n791_22),
    .I0(n791_6),
    .I1(n791_7),
    .I2(n272_7),
    .I3(n272_16) 
);
defparam n791_s15.INIT=16'h3AAA;
  LUT4 n790_s13 (
    .F(n790_19),
    .I0(n790_6),
    .I1(n790_7),
    .I2(n272_7),
    .I3(n272_16) 
);
defparam n790_s13.INIT=16'h3AAA;
  LUT4 n789_s13 (
    .F(n789_19),
    .I0(n789_6),
    .I1(n789_7),
    .I2(n272_7),
    .I3(n272_16) 
);
defparam n789_s13.INIT=16'h3AAA;
  LUT4 n788_s13 (
    .F(n788_19),
    .I0(n788_6),
    .I1(n788_7),
    .I2(n272_7),
    .I3(n272_16) 
);
defparam n788_s13.INIT=16'h3AAA;
  LUT4 n787_s13 (
    .F(n787_19),
    .I0(n787_6),
    .I1(n787_7),
    .I2(n272_7),
    .I3(n272_16) 
);
defparam n787_s13.INIT=16'h3AAA;
  LUT4 n786_s15 (
    .F(n786_22),
    .I0(n786_6),
    .I1(n786_7),
    .I2(n272_7),
    .I3(n272_16) 
);
defparam n786_s15.INIT=16'h3AAA;
  LUT4 n766_s3 (
    .F(n766_7),
    .I0(w_vram_address_cpu[0]),
    .I1(n766_5),
    .I2(n272_7),
    .I3(n272_16) 
);
defparam n766_s3.INIT=16'h3AAA;
  LUT2 n918_s3 (
    .F(n918_7),
    .I0(n1160_8),
    .I1(w_vdpcmd_vram_read_ack) 
);
defparam n918_s3.INIT=4'h6;
  LUT4 n1160_s3 (
    .F(n1160_8),
    .I0(w_dot_state[0]),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(ff_vdpcmd_vram_reading_req),
    .I3(w_dot_state[1]) 
);
defparam n1160_s3.INIT=16'h1400;
  LUT2 n1372_s1 (
    .F(n1372_5),
    .I0(w_vdp_enable),
    .I1(n753_18) 
);
defparam n1372_s1.INIT=4'h8;
  LUT4 n914_s6 (
    .F(n914_12),
    .I0(w_vram_addr_set_ack),
    .I1(w_vram_addr_set_req),
    .I2(n1372_5),
    .I3(n520_4) 
);
defparam n914_s6.INIT=16'hCCCA;
  LUT2 n1411_s1 (
    .F(n1411_5),
    .I0(w_vdp_enable),
    .I1(n815_6) 
);
defparam n1411_s1.INIT=4'h8;
  LUT4 n914_s7 (
    .F(n914_15),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack),
    .I2(n1208_4),
    .I3(n1211_4) 
);
defparam n914_s7.INIT=16'h333A;
  LUT3 n915_s5 (
    .F(n915_11),
    .I0(w_vdp_enable),
    .I1(n753_18),
    .I2(w_vram_rd_ack) 
);
defparam n915_s5.INIT=8'h78;
  LUT4 n815_s2 (
    .F(n815_6),
    .I0(n1413_5),
    .I1(n1413_4),
    .I2(n272_7),
    .I3(n272_16) 
);
defparam n815_s2.INIT=16'h0400;
  LUT3 n272_s14 (
    .F(n272_20),
    .I0(n272_18),
    .I1(n272_7),
    .I2(n272_16) 
);
defparam n272_s14.INIT=8'h10;
  LUT4 n757_s8 (
    .F(n757_14),
    .I0(n758_8),
    .I1(n758_15),
    .I2(n758_17),
    .I3(n758_10) 
);
defparam n757_s8.INIT=16'h0200;
  LUT3 n756_s8 (
    .F(n756_14),
    .I0(n753_14),
    .I1(n758_15),
    .I2(n758_17) 
);
defparam n756_s8.INIT=8'h02;
  LUT4 n755_s11 (
    .F(n755_18),
    .I0(n756_12),
    .I1(n753_14),
    .I2(n758_15),
    .I3(n758_17) 
);
defparam n755_s11.INIT=16'h0004;
  LUT4 n760_s5 (
    .F(n760_9),
    .I0(n761_7),
    .I1(n762_12),
    .I2(n762_8),
    .I3(n791_18) 
);
defparam n760_s5.INIT=16'hEF10;
  LUT3 n759_s5 (
    .F(n759_9),
    .I0(n758_8),
    .I1(n762_12),
    .I2(n762_8) 
);
defparam n759_s5.INIT=8'h20;
  LUT4 n758_s12 (
    .F(n758_19),
    .I0(n758_8),
    .I1(n758_15),
    .I2(n762_12),
    .I3(n762_8) 
);
defparam n758_s12.INIT=16'h0200;
  LUT4 n1370_s2 (
    .F(n1370_7),
    .I0(w_vdp_enable),
    .I1(n1413_4),
    .I2(n272_7),
    .I3(n272_16) 
);
defparam n1370_s2.INIT=16'h2000;
  LUT4 n824_s3 (
    .F(n824_9),
    .I0(n1413_4),
    .I1(n272_7),
    .I2(n272_16),
    .I3(n815_6) 
);
defparam n824_s3.INIT=16'h00BF;
  DFFRE ff_vdpcmd_vram_rdata_7_s0 (
    .Q(w_vdpcmd_vram_rdata[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_6_s0 (
    .Q(w_vdpcmd_vram_rdata[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_5_s0 (
    .Q(w_vdpcmd_vram_rdata[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_4_s0 (
    .Q(w_vdpcmd_vram_rdata[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_3_s0 (
    .Q(w_vdpcmd_vram_rdata[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_2_s0 (
    .Q(w_vdpcmd_vram_rdata[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_1_s0 (
    .Q(w_vdpcmd_vram_rdata[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_0_s0 (
    .Q(w_vdpcmd_vram_rdata[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFSE ff_dram_address_16_s0 (
    .Q(ff_dram_address[16]),
    .D(n781_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_13_s0 (
    .Q(w_dram_address[13]),
    .D(n784_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_12_s0 (
    .Q(w_dram_address[12]),
    .D(n785_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_11_s0 (
    .Q(w_dram_address[11]),
    .D(n786_22),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_10_s0 (
    .Q(w_dram_address[10]),
    .D(n787_19),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_9_s0 (
    .Q(w_dram_address[9]),
    .D(n788_19),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_8_s0 (
    .Q(w_dram_address[8]),
    .D(n789_19),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_7_s0 (
    .Q(w_dram_address[7]),
    .D(n790_19),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_6_s0 (
    .Q(w_dram_address[6]),
    .D(n791_22),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_5_s0 (
    .Q(w_dram_address[5]),
    .D(n792_19),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_4_s0 (
    .Q(w_dram_address[4]),
    .D(n793_19),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_3_s0 (
    .Q(w_dram_address[3]),
    .D(n794_20),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_2_s0 (
    .Q(w_dram_address[2]),
    .D(n795_19),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_1_s0 (
    .Q(w_dram_address[1]),
    .D(n796_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_0_s0 (
    .Q(w_dram_address[0]),
    .D(n797_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFRE ff_dram_wdata_7_s0 (
    .Q(w_dram_wdata[7]),
    .D(n815_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_6_s0 (
    .Q(w_dram_wdata[6]),
    .D(n816_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_5_s0 (
    .Q(w_dram_wdata[5]),
    .D(n817_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_4_s0 (
    .Q(w_dram_wdata[4]),
    .D(n818_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_3_s0 (
    .Q(w_dram_wdata[3]),
    .D(n819_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_2_s0 (
    .Q(w_dram_wdata[2]),
    .D(n820_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_1_s0 (
    .Q(w_dram_wdata[1]),
    .D(n821_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_0_s0 (
    .Q(w_dram_wdata[0]),
    .D(n822_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFSE ff_dram_oe_n_s0 (
    .Q(w_dram_oe_n),
    .D(n823_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFSE ff_dram_we_n_s0 (
    .Q(w_dram_we_n),
    .D(n824_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFRE ff_vram_access_address_16_s0 (
    .Q(ff_vram_access_address[16]),
    .D(n798_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_15_s0 (
    .Q(ff_vram_access_address[15]),
    .D(n799_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_14_s0 (
    .Q(ff_vram_access_address[14]),
    .D(n800_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n753_6),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n754_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n755_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n756_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n757_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n758_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n759_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n760_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n761_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n762_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n763_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n764_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n765_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n766_7),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_reading_req_s0 (
    .Q(ff_vdpcmd_vram_reading_req),
    .D(n918_10),
    .CLK(w_video_clk),
    .CE(n1413_3),
    .RESET(n36_6) 
);
  DFFRE ff_vdp_command_drive_s0 (
    .Q(w_vdp_command_drive),
    .D(n272_20),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFR ff_vdpcmd_vram_read_ack_s2 (
    .Q(w_vdpcmd_vram_read_ack),
    .D(n918_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_read_ack_s2.INIT=1'b0;
  DFFR ff_vram_rd_ack_s2 (
    .Q(w_vram_rd_ack),
    .D(n915_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_rd_ack_s2.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(w_vram_write_ack),
    .D(n1234_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  DFFR ff_vram_address_set_ack_s2 (
    .Q(w_vram_addr_set_ack),
    .D(n914_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_address_set_ack_s2.INIT=1'b0;
  DFFR ff_vdpcmd_vram_write_ack_s2 (
    .Q(w_vdpcmd_vram_write_ack),
    .D(n2386_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_write_ack_s2.INIT=1'b0;
  INV n918_s5 (
    .O(n918_10),
    .I(w_vdpcmd_vram_read_ack) 
);
  INV n915_s6 (
    .O(n915_12),
    .I(w_vram_rd_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_bus */
module vdp_ssg (
  w_video_clk,
  w_vdp_enable,
  n36_6,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  n261_13,
  n1011_7,
  n261_12,
  n76_8,
  reg_r25_msk_Z,
  n76_9,
  reg_r25_yjk_Z,
  slot_reset_n_d,
  n100_8,
  ff_sp_predraw_end_10,
  reg_r27_h_scroll_Z,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  w_window_x,
  w_prewindow_y,
  w_prewindow_y_sp,
  n1171_2,
  n1170_2,
  n1169_2,
  n1168_2,
  n1167_2,
  n1166_2,
  n1165_2,
  n1164_2,
  ff_pre_x_cnt_8_5,
  n553_4,
  n969_5,
  n1470_6,
  n550_6,
  n973_6,
  n1607_5,
  w_vdp_hcounter,
  w_hcounter,
  w_vcounter,
  w_vdp_vcounter,
  w_dot_state,
  w_eight_dot_state,
  ff_pre_x_cnt_start1,
  w_pre_dot_counter_x,
  w_pre_dot_counter_yp_0,
  w_pre_dot_counter_yp_6,
  w_pre_dot_counter_yp_7,
  w_pre_dot_counter_yp_8,
  w_pre_dot_counter_y
)
;
input w_video_clk;
input w_vdp_enable;
input n36_6;
input reg_r9_pal_mode_Z;
input reg_r9_interlace_mode_Z;
input reg_r9_y_dots_Z;
input n261_13;
input n1011_7;
input n261_12;
input n76_8;
input reg_r25_msk_Z;
input n76_9;
input reg_r25_yjk_Z;
input slot_reset_n_d;
input n100_8;
input ff_sp_predraw_end_10;
input [2:0] reg_r27_h_scroll_Z;
input [7:0] reg_r18_adj;
input [7:0] reg_r23_vstart_line_Z;
output w_window_x;
output w_prewindow_y;
output w_prewindow_y_sp;
output n1171_2;
output n1170_2;
output n1169_2;
output n1168_2;
output n1167_2;
output n1166_2;
output n1165_2;
output n1164_2;
output ff_pre_x_cnt_8_5;
output n553_4;
output n969_5;
output n1470_6;
output n550_6;
output n973_6;
output n1607_5;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output [10:2] w_vcounter;
output [1:0] w_vdp_vcounter;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [5:5] ff_pre_x_cnt_start1;
output [8:0] w_pre_dot_counter_x;
output w_pre_dot_counter_yp_0;
output w_pre_dot_counter_yp_6;
output w_pre_dot_counter_yp_7;
output w_pre_dot_counter_yp_8;
output [7:0] w_pre_dot_counter_y;
wire n1470_3;
wire n1472_3;
wire n550_3;
wire n551_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_4;
wire n790_4;
wire n964_3;
wire n965_3;
wire n967_3;
wire n969_3;
wire n970_3;
wire n971_3;
wire n973_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1045_3;
wire n1046_3;
wire n1047_3;
wire n1049_3;
wire w_v_blanking_end;
wire n1521_3;
wire \window_y.pre_dot_counter_yp_v_8_6 ;
wire ff_window_x_5;
wire ff_pre_window_y_6;
wire ff_pre_window_y_sp_5;
wire n931_8;
wire n404_7;
wire n403_7;
wire n193_8;
wire n192_7;
wire n191_7;
wire n190_7;
wire n189_7;
wire n188_7;
wire n187_7;
wire n186_7;
wire n185_7;
wire n184_7;
wire n183_7;
wire n125_7;
wire n124_7;
wire n123_7;
wire n122_7;
wire n121_7;
wire n120_7;
wire n119_7;
wire n118_7;
wire n117_7;
wire n44_7;
wire n42_7;
wire n41_7;
wire n40_7;
wire n39_7;
wire n37_7;
wire n36_7;
wire n35_7;
wire n932_7;
wire n697_6;
wire n694_6;
wire n692_6;
wire n797_6;
wire n796_6;
wire n794_14;
wire n1470_4;
wire n1481_4;
wire n1670_4;
wire n550_4;
wire n551_4;
wire n552_4;
wire n556_4;
wire n790_6;
wire n790_7;
wire n964_4;
wire n965_4;
wire n965_5;
wire n969_4;
wire n973_5;
wire w_v_blanking_end_4;
wire w_v_blanking_end_5;
wire w_v_blanking_end_6;
wire ff_window_x_6;
wire ff_pre_window_y_7;
wire n698_8;
wire n190_8;
wire n189_8;
wire n187_8;
wire n185_8;
wire n183_8;
wire n123_8;
wire n122_8;
wire n120_8;
wire n119_8;
wire n117_8;
wire n39_8;
wire n38_8;
wire n35_8;
wire n695_7;
wire n693_7;
wire n1670_5;
wire n1670_6;
wire n1670_7;
wire n550_5;
wire n790_8;
wire n969_6;
wire ff_pre_window_y_8;
wire ff_pre_window_y_9;
wire ff_pre_window_y_10;
wire ff_pre_window_y_11;
wire n1470_7;
wire n1470_8;
wire n1670_8;
wire n1670_9;
wire n550_7;
wire n790_10;
wire n969_7;
wire n973_7;
wire n790_12;
wire n790_14;
wire n794_16;
wire n38_10;
wire n696_9;
wire n698_10;
wire n42_10;
wire n1470_10;
wire n43_9;
wire n1481_6;
wire n555_6;
wire n554_6;
wire n968_5;
wire ff_pre_window_y_14;
wire n966_5;
wire n973_9;
wire n970_6;
wire n972_6;
wire n193_11;
wire n126_9;
wire n1670_11;
wire n1638_6;
wire n693_9;
wire n695_9;
wire n696_11;
wire n699_9;
wire n700_9;
wire n1513_5;
wire ff_pre_y_cnt_7_16;
wire n1123_13;
wire n1124_13;
wire n1125_13;
wire n1126_13;
wire n1127_13;
wire n1128_13;
wire n1129_13;
wire n1130_13;
wire n1048_5;
wire n378_10;
wire n377_9;
wire n405_10;
wire ff_pal_mode;
wire ff_interlace_mode;
wire ff_field;
wire n435_2;
wire n435_3;
wire n434_2;
wire n434_3;
wire n433_2;
wire n433_3;
wire n432_2;
wire n432_3;
wire n1171_3;
wire n1170_3;
wire n1169_3;
wire n1168_3;
wire n1167_3;
wire n1166_3;
wire n1165_3;
wire n1164_0_COUT;
wire n944_2;
wire n944_3;
wire n943_2;
wire n943_3;
wire n942_2;
wire n942_3;
wire n941_2;
wire n941_3;
wire n940_2;
wire n940_3;
wire n939_2;
wire n939_3;
wire n938_2;
wire n938_3;
wire n936_2;
wire n936_0_COUT;
wire n847_1_SUM;
wire n847_3;
wire n848_1_SUM;
wire n848_3;
wire n849_1_SUM;
wire n849_3;
wire n850_1_SUM;
wire n850_3;
wire n851_1_SUM;
wire n851_3;
wire n852_1_SUM;
wire n852_3;
wire n853_1_SUM;
wire n853_3;
wire n854_1_SUM;
wire n854_3;
wire n855_1_SUM;
wire n855_3;
wire n336_5;
wire n45_9;
wire w_pre_x_cnt_start0_3_10;
wire n933_8;
wire n929_10;
wire [9:0] ff_v_cnt_in_field;
wire [4:0] ff_pre_x_cnt_start1_0;
wire [8:0] ff_x_cnt;
wire [8:0] ff_right_mask;
wire [5:1] w_pre_dot_counter_yp_1;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire VCC;
wire GND;
  LUT4 n1470_s0 (
    .F(n1470_3),
    .I0(w_vdp_hcounter[5]),
    .I1(n1470_4),
    .I2(n1470_10),
    .I3(w_vdp_enable) 
);
defparam n1470_s0.INIT=16'hF800;
  LUT2 n1472_s0 (
    .F(n1472_3),
    .I0(ff_field),
    .I1(n1670_11) 
);
defparam n1472_s0.INIT=4'h8;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n261_13),
    .I3(n550_4) 
);
defparam n550_s0.INIT=16'hAA3C;
  LUT4 n551_s0 (
    .F(n551_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n551_4),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n550_4) 
);
defparam n551_s0.INIT=16'hAA3C;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n552_4),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n550_4) 
);
defparam n552_s0.INIT=16'hAA3C;
  LUT4 n553_s0 (
    .F(n553_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(n553_4),
    .I3(n550_4) 
);
defparam n553_s0.INIT=16'hAA3C;
  LUT4 n554_s0 (
    .F(n554_3),
    .I0(ff_pre_x_cnt_start1_0[4]),
    .I1(n554_6),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n550_4) 
);
defparam n554_s0.INIT=16'hAA3C;
  LUT4 n555_s0 (
    .F(n555_3),
    .I0(ff_pre_x_cnt_start1_0[3]),
    .I1(n555_6),
    .I2(w_pre_dot_counter_x[3]),
    .I3(n550_4) 
);
defparam n555_s0.INIT=16'hAA3C;
  LUT4 n556_s0 (
    .F(n556_3),
    .I0(ff_pre_x_cnt_start1_0[2]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n556_4),
    .I3(n550_4) 
);
defparam n556_s0.INIT=16'hAA3C;
  LUT4 n557_s0 (
    .F(n557_3),
    .I0(ff_pre_x_cnt_start1_0[1]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n550_4) 
);
defparam n557_s0.INIT=16'hAA3C;
  LUT3 n558_s1 (
    .F(n558_4),
    .I0(ff_pre_x_cnt_start1_0[0]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n550_4) 
);
defparam n558_s1.INIT=8'hA3;
  LUT4 n790_s1 (
    .F(n790_4),
    .I0(n790_14),
    .I1(ff_x_cnt[3]),
    .I2(n790_6),
    .I3(n790_7) 
);
defparam n790_s1.INIT=16'h9000;
  LUT2 n964_s0 (
    .F(n964_3),
    .I0(w_pre_dot_counter_yp_8),
    .I1(n964_4) 
);
defparam n964_s0.INIT=4'h6;
  LUT4 n965_s0 (
    .F(n965_3),
    .I0(w_pre_dot_counter_yp_6),
    .I1(n965_4),
    .I2(n965_5),
    .I3(w_pre_dot_counter_yp_7) 
);
defparam n965_s0.INIT=16'h7F80;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(n965_4),
    .I2(w_pre_dot_counter_yp_1[5]) 
);
defparam n967_s0.INIT=8'h78;
  LUT3 n969_s0 (
    .F(n969_3),
    .I0(n969_4),
    .I1(n969_5),
    .I2(w_pre_dot_counter_yp_1[3]) 
);
defparam n969_s0.INIT=8'hB4;
  LUT3 n970_s0 (
    .F(n970_3),
    .I0(w_pre_dot_counter_yp_1[1]),
    .I1(n970_6),
    .I2(w_pre_dot_counter_yp_1[2]) 
);
defparam n970_s0.INIT=8'h78;
  LUT2 n971_s0 (
    .F(n971_3),
    .I0(w_pre_dot_counter_yp_1[1]),
    .I1(n970_6) 
);
defparam n971_s0.INIT=4'h6;
  LUT4 n973_s0 (
    .F(n973_3),
    .I0(w_pre_dot_counter_yp_6),
    .I1(n965_4),
    .I2(n973_9),
    .I3(n973_5) 
);
defparam n973_s0.INIT=16'h00F8;
  LUT4 n1041_s0 (
    .F(n1041_3),
    .I0(n936_2),
    .I1(w_pre_dot_counter_yp_8),
    .I2(n964_4),
    .I3(w_v_blanking_end) 
);
defparam n1041_s0.INIT=16'hAA3C;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(n965_3),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1042_s0.INIT=8'hCA;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n966_5),
    .I1(n938_2),
    .I2(w_v_blanking_end) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(n967_3),
    .I1(n939_2),
    .I2(w_v_blanking_end) 
);
defparam n1044_s0.INIT=8'hCA;
  LUT3 n1045_s0 (
    .F(n1045_3),
    .I0(n968_5),
    .I1(n940_2),
    .I2(w_v_blanking_end) 
);
defparam n1045_s0.INIT=8'hCA;
  LUT3 n1046_s0 (
    .F(n1046_3),
    .I0(n969_3),
    .I1(n941_2),
    .I2(w_v_blanking_end) 
);
defparam n1046_s0.INIT=8'hCA;
  LUT3 n1047_s0 (
    .F(n1047_3),
    .I0(n970_3),
    .I1(n942_2),
    .I2(w_v_blanking_end) 
);
defparam n1047_s0.INIT=8'hCA;
  LUT3 n1049_s0 (
    .F(n1049_3),
    .I0(n972_6),
    .I1(n944_2),
    .I2(w_v_blanking_end) 
);
defparam n1049_s0.INIT=8'hCA;
  LUT4 w_v_blanking_end_s0 (
    .F(w_v_blanking_end),
    .I0(ff_v_cnt_in_field[1]),
    .I1(w_v_blanking_end_4),
    .I2(w_v_blanking_end_5),
    .I3(w_v_blanking_end_6) 
);
defparam w_v_blanking_end_s0.INIT=16'h4000;
  LUT2 n1521_s0 (
    .F(n1521_3),
    .I0(w_vdp_enable),
    .I1(n790_4) 
);
defparam n1521_s0.INIT=4'h8;
  LUT2 \window_y.pre_dot_counter_yp_v_8_s2  (
    .F(\window_y.pre_dot_counter_yp_v_8_6 ),
    .I0(w_v_blanking_end),
    .I1(n1638_6) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s2 .INIT=4'h4;
  LUT3 ff_pre_x_cnt_8_s2 (
    .F(ff_pre_x_cnt_8_5),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_enable) 
);
defparam ff_pre_x_cnt_8_s2.INIT=8'h40;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_5),
    .I0(n790_4),
    .I1(ff_window_x_6),
    .I2(w_vdp_enable) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 ff_pre_window_y_s3 (
    .F(ff_pre_window_y_6),
    .I0(ff_pre_window_y_7),
    .I1(n973_3),
    .I2(w_v_blanking_end),
    .I3(n1607_5) 
);
defparam ff_pre_window_y_s3.INIT=16'h0E00;
  LUT3 ff_pre_window_y_sp_s2 (
    .F(ff_pre_window_y_sp_5),
    .I0(ff_pre_window_y_7),
    .I1(w_v_blanking_end),
    .I2(n1607_5) 
);
defparam ff_pre_window_y_sp_s2.INIT=8'hE0;
  LUT2 n931_s3 (
    .F(n931_8),
    .I0(reg_r9_y_dots_Z),
    .I1(ff_pal_mode) 
);
defparam n931_s3.INIT=4'h4;
  LUT3 n404_s2 (
    .F(n404_7),
    .I0(n1011_7),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n404_s2.INIT=8'h14;
  LUT4 n403_s2 (
    .F(n403_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1011_7),
    .I3(w_eight_dot_state[2]) 
);
defparam n403_s2.INIT=16'h0708;
  LUT2 n193_s3 (
    .F(n193_8),
    .I0(w_vdp_vcounter[0]),
    .I1(n193_11) 
);
defparam n193_s3.INIT=4'h1;
  LUT3 n192_s2 (
    .F(n192_7),
    .I0(n193_11),
    .I1(w_vdp_vcounter[0]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n192_s2.INIT=8'h14;
  LUT4 n191_s2 (
    .F(n191_7),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(n193_11),
    .I3(w_vcounter[2]) 
);
defparam n191_s2.INIT=16'h0708;
  LUT3 n190_s2 (
    .F(n190_7),
    .I0(n193_11),
    .I1(n190_8),
    .I2(w_vcounter[3]) 
);
defparam n190_s2.INIT=8'h14;
  LUT3 n189_s2 (
    .F(n189_7),
    .I0(n193_11),
    .I1(w_vcounter[4]),
    .I2(n189_8) 
);
defparam n189_s2.INIT=8'h14;
  LUT4 n188_s2 (
    .F(n188_7),
    .I0(w_vcounter[4]),
    .I1(n189_8),
    .I2(n193_11),
    .I3(w_vcounter[5]) 
);
defparam n188_s2.INIT=16'h0708;
  LUT3 n187_s2 (
    .F(n187_7),
    .I0(n193_11),
    .I1(w_vcounter[6]),
    .I2(n187_8) 
);
defparam n187_s2.INIT=8'h14;
  LUT4 n186_s2 (
    .F(n186_7),
    .I0(w_vcounter[6]),
    .I1(n187_8),
    .I2(n193_11),
    .I3(w_vcounter[7]) 
);
defparam n186_s2.INIT=16'h0708;
  LUT3 n185_s2 (
    .F(n185_7),
    .I0(n193_11),
    .I1(w_vcounter[8]),
    .I2(n185_8) 
);
defparam n185_s2.INIT=8'h14;
  LUT4 n184_s2 (
    .F(n184_7),
    .I0(w_vcounter[8]),
    .I1(n185_8),
    .I2(n193_11),
    .I3(w_vcounter[9]) 
);
defparam n184_s2.INIT=16'h0708;
  LUT3 n183_s2 (
    .F(n183_7),
    .I0(n193_11),
    .I1(n183_8),
    .I2(w_vcounter[10]) 
);
defparam n183_s2.INIT=8'h14;
  LUT3 n125_s2 (
    .F(n125_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n125_s2.INIT=8'h14;
  LUT4 n124_s2 (
    .F(n124_7),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[0]),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n124_s2.INIT=16'h0708;
  LUT3 n123_s2 (
    .F(n123_7),
    .I0(n1670_4),
    .I1(n123_8),
    .I2(ff_v_cnt_in_field[3]) 
);
defparam n123_s2.INIT=8'h14;
  LUT3 n122_s2 (
    .F(n122_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[4]),
    .I2(n122_8) 
);
defparam n122_s2.INIT=8'h14;
  LUT4 n121_s2 (
    .F(n121_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n122_8),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam n121_s2.INIT=16'h0708;
  LUT3 n120_s2 (
    .F(n120_7),
    .I0(n1670_4),
    .I1(n120_8),
    .I2(ff_v_cnt_in_field[6]) 
);
defparam n120_s2.INIT=8'h14;
  LUT2 n119_s2 (
    .F(n119_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_8) 
);
defparam n119_s2.INIT=4'h6;
  LUT3 n118_s2 (
    .F(n118_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_8),
    .I2(ff_v_cnt_in_field[8]) 
);
defparam n118_s2.INIT=8'h78;
  LUT3 n117_s2 (
    .F(n117_7),
    .I0(n1670_4),
    .I1(n117_8),
    .I2(ff_v_cnt_in_field[9]) 
);
defparam n117_s2.INIT=8'h14;
  LUT2 n44_s2 (
    .F(n44_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n44_s2.INIT=4'h6;
  LUT3 n42_s2 (
    .F(n42_7),
    .I0(n1470_10),
    .I1(w_vdp_hcounter[3]),
    .I2(n42_10) 
);
defparam n42_s2.INIT=8'h14;
  LUT4 n41_s2 (
    .F(n41_7),
    .I0(w_vdp_hcounter[3]),
    .I1(n42_10),
    .I2(n1470_10),
    .I3(w_vdp_hcounter[4]) 
);
defparam n41_s2.INIT=16'h0708;
  LUT4 n40_s2 (
    .F(n40_7),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n42_10),
    .I3(w_vdp_hcounter[5]) 
);
defparam n40_s2.INIT=16'h7F80;
  LUT3 n39_s2 (
    .F(n39_7),
    .I0(n1470_10),
    .I1(w_vdp_hcounter[6]),
    .I2(n39_8) 
);
defparam n39_s2.INIT=8'h14;
  LUT4 n37_s2 (
    .F(n37_7),
    .I0(w_vdp_hcounter[7]),
    .I1(n38_8),
    .I2(n1470_10),
    .I3(w_vdp_hcounter[8]) 
);
defparam n37_s2.INIT=16'h0708;
  LUT4 n36_s2 (
    .F(n36_7),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n38_8),
    .I3(w_vdp_hcounter[9]) 
);
defparam n36_s2.INIT=16'h7F80;
  LUT3 n35_s2 (
    .F(n35_7),
    .I0(n1470_10),
    .I1(n35_8),
    .I2(w_vdp_hcounter[10]) 
);
defparam n35_s2.INIT=8'h14;
  LUT2 n932_s2 (
    .F(n932_7),
    .I0(ff_pal_mode),
    .I1(reg_r9_y_dots_Z) 
);
defparam n932_s2.INIT=4'h9;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(ff_x_cnt[2]),
    .I1(n698_8),
    .I2(n261_12),
    .I3(ff_x_cnt[3]) 
);
defparam n697_s1.INIT=16'hF7F8;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(ff_x_cnt[5]),
    .I1(n695_7),
    .I2(n261_12),
    .I3(ff_x_cnt[6]) 
);
defparam n694_s1.INIT=16'hF7F8;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(ff_x_cnt[7]),
    .I1(n693_7),
    .I2(n261_12),
    .I3(ff_x_cnt[8]) 
);
defparam n692_s1.INIT=16'hF7F8;
  LUT2 n797_s1 (
    .F(n797_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]) 
);
defparam n797_s1.INIT=4'h6;
  LUT3 n796_s1 (
    .F(n796_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I2(reg_r27_h_scroll_Z[2]) 
);
defparam n796_s1.INIT=8'h1E;
  LUT3 n794_s6 (
    .F(n794_14),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s6.INIT=8'h01;
  LUT4 n1470_s1 (
    .F(n1470_4),
    .I0(w_vdp_hcounter[6]),
    .I1(w_vdp_hcounter[9]),
    .I2(n76_8),
    .I3(n1481_4) 
);
defparam n1470_s1.INIT=16'h4000;
  LUT2 n1481_s1 (
    .F(n1481_4),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n1481_s1.INIT=4'h8;
  LUT3 n1670_s1 (
    .F(n1670_4),
    .I0(n1670_5),
    .I1(n1670_6),
    .I2(n1670_7) 
);
defparam n1670_s1.INIT=8'h40;
  LUT4 n550_s1 (
    .F(n550_4),
    .I0(w_hcounter[0]),
    .I1(n550_5),
    .I2(w_vdp_hcounter[1]),
    .I3(n550_6) 
);
defparam n550_s1.INIT=16'h4000;
  LUT3 n551_s1 (
    .F(n551_4),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(n553_4) 
);
defparam n551_s1.INIT=8'h80;
  LUT2 n552_s1 (
    .F(n552_4),
    .I0(w_pre_dot_counter_x[5]),
    .I1(n553_4) 
);
defparam n552_s1.INIT=4'h8;
  LUT4 n553_s1 (
    .F(n553_4),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n556_4) 
);
defparam n553_s1.INIT=16'h8000;
  LUT2 n556_s1 (
    .F(n556_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n556_s1.INIT=4'h8;
  LUT4 n790_s3 (
    .F(n790_6),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(reg_r25_msk_Z),
    .I2(ff_x_cnt[0]),
    .I3(n790_8) 
);
defparam n790_s3.INIT=16'h8700;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(reg_r25_msk_Z),
    .I1(n796_6),
    .I2(n790_12),
    .I3(ff_x_cnt[2]) 
);
defparam n790_s4.INIT=16'h8070;
  LUT4 n964_s1 (
    .F(n964_4),
    .I0(w_pre_dot_counter_yp_7),
    .I1(w_pre_dot_counter_yp_6),
    .I2(n965_4),
    .I3(n965_5) 
);
defparam n964_s1.INIT=16'h8000;
  LUT3 n965_s1 (
    .F(n965_4),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp_1[3]),
    .I2(n969_5) 
);
defparam n965_s1.INIT=8'h40;
  LUT2 n965_s2 (
    .F(n965_5),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(w_pre_dot_counter_yp_1[4]) 
);
defparam n965_s2.INIT=4'h8;
  LUT3 n969_s1 (
    .F(n969_4),
    .I0(\window_y.pre_dot_counter_yp_v [0]),
    .I1(\window_y.pre_dot_counter_yp_v [1]),
    .I2(n969_6) 
);
defparam n969_s1.INIT=8'h80;
  LUT3 n969_s2 (
    .F(n969_5),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0) 
);
defparam n969_s2.INIT=8'h80;
  LUT4 n973_s2 (
    .F(n973_5),
    .I0(w_pre_dot_counter_yp_6),
    .I1(w_pre_dot_counter_yp_8),
    .I2(w_pre_dot_counter_yp_7),
    .I3(n965_5) 
);
defparam n973_s2.INIT=16'h7FFE;
  LUT4 w_v_blanking_end_s1 (
    .F(w_v_blanking_end_4),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(ff_v_cnt_in_field[7]),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam w_v_blanking_end_s1.INIT=16'h0100;
  LUT4 w_v_blanking_end_s2 (
    .F(w_v_blanking_end_5),
    .I0(ff_v_cnt_in_field[9]),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[2]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam w_v_blanking_end_s2.INIT=16'h4100;
  LUT4 w_v_blanking_end_s3 (
    .F(w_v_blanking_end_6),
    .I0(ff_field),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[8]),
    .I3(ff_v_cnt_in_field[0]) 
);
defparam w_v_blanking_end_s3.INIT=16'h0807;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_6),
    .I0(w_vdp_hcounter[1]),
    .I1(n855_3),
    .I2(w_hcounter[0]) 
);
defparam ff_window_x_s3.INIT=8'h10;
  LUT4 ff_pre_window_y_s4 (
    .F(ff_pre_window_y_7),
    .I0(ff_pre_window_y_8),
    .I1(ff_pre_window_y_9),
    .I2(ff_pre_window_y_10),
    .I3(ff_pre_window_y_11) 
);
defparam ff_pre_window_y_s4.INIT=16'hF400;
  LUT2 n698_s3 (
    .F(n698_8),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]) 
);
defparam n698_s3.INIT=4'h8;
  LUT3 n190_s3 (
    .F(n190_8),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[2]) 
);
defparam n190_s3.INIT=8'h80;
  LUT4 n189_s3 (
    .F(n189_8),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[2]),
    .I3(w_vcounter[3]) 
);
defparam n189_s3.INIT=16'h8000;
  LUT3 n187_s3 (
    .F(n187_8),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[5]),
    .I2(n189_8) 
);
defparam n187_s3.INIT=8'h80;
  LUT3 n185_s3 (
    .F(n185_8),
    .I0(w_vcounter[6]),
    .I1(w_vcounter[7]),
    .I2(n187_8) 
);
defparam n185_s3.INIT=8'h80;
  LUT3 n183_s3 (
    .F(n183_8),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[9]),
    .I2(n185_8) 
);
defparam n183_s3.INIT=8'h80;
  LUT3 n123_s3 (
    .F(n123_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n123_s3.INIT=8'h80;
  LUT4 n122_s3 (
    .F(n122_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n122_s3.INIT=16'h8000;
  LUT3 n120_s3 (
    .F(n120_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(n122_8) 
);
defparam n120_s3.INIT=8'h80;
  LUT4 n119_s3 (
    .F(n119_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[6]),
    .I3(n122_8) 
);
defparam n119_s3.INIT=16'h8000;
  LUT3 n117_s3 (
    .F(n117_8),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(n119_8) 
);
defparam n117_s3.INIT=8'h80;
  LUT4 n39_s3 (
    .F(n39_8),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_vdp_hcounter[5]),
    .I3(n42_10) 
);
defparam n39_s3.INIT=16'h8000;
  LUT2 n38_s3 (
    .F(n38_8),
    .I0(w_vdp_hcounter[6]),
    .I1(n39_8) 
);
defparam n38_s3.INIT=4'h8;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[9]),
    .I3(n38_8) 
);
defparam n35_s3.INIT=16'h8000;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[4]),
    .I3(n698_8) 
);
defparam n695_s2.INIT=16'h8000;
  LUT3 n693_s2 (
    .F(n693_7),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(n695_7) 
);
defparam n693_s2.INIT=8'h80;
  LUT4 n1470_s3 (
    .F(n1470_6),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[4]),
    .I2(n1470_7),
    .I3(n1470_8) 
);
defparam n1470_s3.INIT=16'h4000;
  LUT4 n1670_s2 (
    .F(n1670_5),
    .I0(ff_pal_mode),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_interlace_mode),
    .I3(ff_v_cnt_in_field[1]) 
);
defparam n1670_s2.INIT=16'hFE15;
  LUT4 n1670_s3 (
    .F(n1670_6),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n1670_8),
    .I2(ff_pal_mode),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n1670_s3.INIT=16'h3001;
  LUT4 n1670_s4 (
    .F(n1670_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(n1670_9),
    .I3(ff_v_cnt_in_field[9]) 
);
defparam n1670_s4.INIT=16'h1000;
  LUT3 n550_s2 (
    .F(n550_5),
    .I0(w_vdp_hcounter[2]),
    .I1(ff_pal_mode),
    .I2(w_vdp_hcounter[3]) 
);
defparam n550_s2.INIT=8'h90;
  LUT3 n550_s3 (
    .F(n550_6),
    .I0(n550_7),
    .I1(w_vdp_hcounter[9]),
    .I2(n76_9) 
);
defparam n550_s3.INIT=8'h10;
  LUT4 n790_s5 (
    .F(n790_8),
    .I0(w_vdp_hcounter[1]),
    .I1(ff_x_cnt[4]),
    .I2(n790_10),
    .I3(w_hcounter[0]) 
);
defparam n790_s5.INIT=16'h1000;
  LUT4 n969_s3 (
    .F(n969_6),
    .I0(n969_7),
    .I1(\window_y.pre_dot_counter_yp_v [2]),
    .I2(\window_y.pre_dot_counter_yp_v [3]),
    .I3(\window_y.pre_dot_counter_yp_v [4]) 
);
defparam n969_s3.INIT=16'h8000;
  LUT4 n973_s3 (
    .F(n973_6),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(w_pre_dot_counter_yp_1[4]),
    .I2(w_pre_dot_counter_yp_1[3]),
    .I3(n973_7) 
);
defparam n973_s3.INIT=16'h0100;
  LUT4 ff_pre_window_y_s5 (
    .F(ff_pre_window_y_8),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(n969_4),
    .I2(w_pre_dot_counter_yp_0),
    .I3(w_pre_dot_counter_yp_1[1]) 
);
defparam ff_pre_window_y_s5.INIT=16'hEFF7;
  LUT4 ff_pre_window_y_s6 (
    .F(ff_pre_window_y_9),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(w_pre_dot_counter_yp_1[3]),
    .I2(w_pre_dot_counter_yp_1[4]),
    .I3(reg_r9_y_dots_Z) 
);
defparam ff_pre_window_y_s6.INIT=16'h1000;
  LUT4 ff_pre_window_y_s7 (
    .F(ff_pre_window_y_10),
    .I0(n973_6),
    .I1(ff_pre_window_y_14),
    .I2(reg_r9_y_dots_Z),
    .I3(n969_4) 
);
defparam ff_pre_window_y_s7.INIT=16'h0A0C;
  LUT4 ff_pre_window_y_s8 (
    .F(ff_pre_window_y_11),
    .I0(w_pre_dot_counter_yp_8),
    .I1(w_pre_dot_counter_yp_6),
    .I2(n965_5),
    .I3(w_pre_dot_counter_yp_7) 
);
defparam ff_pre_window_y_s8.INIT=16'h1400;
  LUT3 n1470_s4 (
    .F(n1470_7),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[10]) 
);
defparam n1470_s4.INIT=8'h40;
  LUT4 n1470_s5 (
    .F(n1470_8),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_hcounter[6]) 
);
defparam n1470_s5.INIT=16'h1000;
  LUT4 n1670_s5 (
    .F(n1670_8),
    .I0(ff_v_cnt_in_field[2]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[3]),
    .I3(ff_pal_mode) 
);
defparam n1670_s5.INIT=16'hFB0F;
  LUT4 n1670_s6 (
    .F(n1670_9),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_interlace_mode),
    .I3(ff_v_cnt_in_field[0]) 
);
defparam n1670_s6.INIT=16'h0BB0;
  LUT4 n550_s4 (
    .F(n550_7),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]),
    .I3(reg_r25_yjk_Z) 
);
defparam n550_s4.INIT=16'hEFF7;
  LUT4 n790_s7 (
    .F(n790_10),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(ff_x_cnt[7]),
    .I3(ff_x_cnt[8]) 
);
defparam n790_s7.INIT=16'h0001;
  LUT4 n969_s4 (
    .F(n969_7),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [6]),
    .I2(\window_y.pre_dot_counter_yp_v [7]),
    .I3(\window_y.pre_dot_counter_yp_v [5]) 
);
defparam n969_s4.INIT=16'h4000;
  LUT3 n973_s4 (
    .F(n973_7),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0) 
);
defparam n973_s4.INIT=8'h01;
  LUT4 n790_s8 (
    .F(n790_12),
    .I0(reg_r25_msk_Z),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n790_s8.INIT=16'h28D7;
  LUT4 n790_s9 (
    .F(n790_14),
    .I0(reg_r25_msk_Z),
    .I1(reg_r27_h_scroll_Z[2]),
    .I2(reg_r27_h_scroll_Z[1]),
    .I3(reg_r27_h_scroll_Z[0]) 
);
defparam n790_s9.INIT=16'h0002;
  LUT3 n794_s7 (
    .F(n794_16),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s7.INIT=8'hFE;
  LUT3 n38_s4 (
    .F(n38_10),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[6]),
    .I2(n39_8) 
);
defparam n38_s4.INIT=8'h6A;
  LUT4 n696_s3 (
    .F(n696_9),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n696_s3.INIT=16'h8000;
  LUT4 n698_s4 (
    .F(n698_10),
    .I0(n261_12),
    .I1(ff_x_cnt[2]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n698_s4.INIT=16'h1444;
  LUT3 n42_s4 (
    .F(n42_10),
    .I0(w_vdp_hcounter[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n42_s4.INIT=8'h80;
  LUT3 n1470_s6 (
    .F(n1470_10),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(n1470_6) 
);
defparam n1470_s6.INIT=8'h80;
  LUT3 n43_s3 (
    .F(n43_9),
    .I0(w_vdp_hcounter[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n43_s3.INIT=8'h6A;
  LUT3 n1481_s2 (
    .F(n1481_6),
    .I0(w_vdp_enable),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n1481_s2.INIT=8'h80;
  LUT3 n555_s2 (
    .F(n555_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]) 
);
defparam n555_s2.INIT=8'h80;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n554_s2.INIT=16'h8000;
  LUT4 n968_s1 (
    .F(n968_5),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(n969_4),
    .I2(w_pre_dot_counter_yp_1[3]),
    .I3(n969_5) 
);
defparam n968_s1.INIT=16'h9AAA;
  LUT4 ff_pre_window_y_s10 (
    .F(ff_pre_window_y_14),
    .I0(w_pre_dot_counter_yp_1[3]),
    .I1(n969_5),
    .I2(w_pre_dot_counter_yp_1[5]),
    .I3(w_pre_dot_counter_yp_1[4]) 
);
defparam ff_pre_window_y_s10.INIT=16'h8000;
  LUT4 n966_s1 (
    .F(n966_5),
    .I0(n965_4),
    .I1(w_pre_dot_counter_yp_1[5]),
    .I2(w_pre_dot_counter_yp_1[4]),
    .I3(w_pre_dot_counter_yp_6) 
);
defparam n966_s1.INIT=16'h7F80;
  LUT4 n973_s5 (
    .F(n973_9),
    .I0(\window_y.pre_dot_counter_yp_v [0]),
    .I1(\window_y.pre_dot_counter_yp_v [1]),
    .I2(n969_6),
    .I3(n973_6) 
);
defparam n973_s5.INIT=16'h8000;
  LUT4 n970_s2 (
    .F(n970_6),
    .I0(\window_y.pre_dot_counter_yp_v [0]),
    .I1(\window_y.pre_dot_counter_yp_v [1]),
    .I2(n969_6),
    .I3(w_pre_dot_counter_yp_0) 
);
defparam n970_s2.INIT=16'h7F00;
  LUT4 n972_s2 (
    .F(n972_6),
    .I0(w_pre_dot_counter_yp_0),
    .I1(\window_y.pre_dot_counter_yp_v [0]),
    .I2(\window_y.pre_dot_counter_yp_v [1]),
    .I3(n969_6) 
);
defparam n972_s2.INIT=16'h9555;
  LUT4 n193_s5 (
    .F(n193_11),
    .I0(ff_field),
    .I1(n1670_5),
    .I2(n1670_6),
    .I3(n1670_7) 
);
defparam n193_s5.INIT=16'h2000;
  LUT4 n126_s3 (
    .F(n126_9),
    .I0(ff_v_cnt_in_field[0]),
    .I1(n1670_5),
    .I2(n1670_6),
    .I3(n1670_7) 
);
defparam n126_s3.INIT=16'h4555;
  LUT4 n1670_s7 (
    .F(n1670_11),
    .I0(n1470_3),
    .I1(n1670_5),
    .I2(n1670_6),
    .I3(n1670_7) 
);
defparam n1670_s7.INIT=16'h2000;
  LUT4 n1638_s2 (
    .F(n1638_6),
    .I0(slot_reset_n_d),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n261_13),
    .I3(ff_pre_x_cnt_8_5) 
);
defparam n1638_s2.INIT=16'h8000;
  LUT4 n693_s3 (
    .F(n693_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[7]),
    .I3(n693_7) 
);
defparam n693_s3.INIT=16'h8FF8;
  LUT4 n695_s3 (
    .F(n695_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[5]),
    .I3(n695_7) 
);
defparam n695_s3.INIT=16'h8FF8;
  LUT4 n696_s4 (
    .F(n696_11),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[4]),
    .I3(n696_9) 
);
defparam n696_s4.INIT=16'h8FF8;
  LUT4 n699_s3 (
    .F(n699_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n699_s3.INIT=16'h0770;
  LUT3 n700_s3 (
    .F(n700_9),
    .I0(ff_x_cnt[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n261_13) 
);
defparam n700_s3.INIT=8'h15;
  LUT3 n1607_s1 (
    .F(n1607_5),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_pre_x_cnt_8_5) 
);
defparam n1607_s1.INIT=8'h80;
  LUT4 n1513_s1 (
    .F(n1513_5),
    .I0(n550_4),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(w_vdp_enable) 
);
defparam n1513_s1.INIT=16'h1000;
  LUT2 ff_pre_y_cnt_7_s5 (
    .F(ff_pre_y_cnt_7_16),
    .I0(w_vdp_enable),
    .I1(slot_reset_n_d) 
);
defparam ff_pre_y_cnt_7_s5.INIT=4'hB;
  LUT4 n1123_s5 (
    .F(n1123_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[7]),
    .I2(w_vdp_enable),
    .I3(n1164_2) 
);
defparam n1123_s5.INIT=16'hF444;
  LUT4 n1124_s5 (
    .F(n1124_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[6]),
    .I2(w_vdp_enable),
    .I3(n1165_2) 
);
defparam n1124_s5.INIT=16'hF444;
  LUT4 n1125_s5 (
    .F(n1125_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[5]),
    .I2(w_vdp_enable),
    .I3(n1166_2) 
);
defparam n1125_s5.INIT=16'hF444;
  LUT4 n1126_s5 (
    .F(n1126_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[4]),
    .I2(w_vdp_enable),
    .I3(n1167_2) 
);
defparam n1126_s5.INIT=16'hF444;
  LUT4 n1127_s5 (
    .F(n1127_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[3]),
    .I2(w_vdp_enable),
    .I3(n1168_2) 
);
defparam n1127_s5.INIT=16'hF444;
  LUT4 n1128_s5 (
    .F(n1128_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[2]),
    .I2(w_vdp_enable),
    .I3(n1169_2) 
);
defparam n1128_s5.INIT=16'hF444;
  LUT4 n1129_s5 (
    .F(n1129_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_vdp_enable),
    .I3(n1170_2) 
);
defparam n1129_s5.INIT=16'hF444;
  LUT4 n1130_s5 (
    .F(n1130_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[0]),
    .I2(n1171_2),
    .I3(w_vdp_enable) 
);
defparam n1130_s5.INIT=16'hF444;
  LUT4 n1048_s1 (
    .F(n1048_5),
    .I0(w_pre_dot_counter_yp_1[1]),
    .I1(n970_6),
    .I2(n943_2),
    .I3(w_v_blanking_end) 
);
defparam n1048_s1.INIT=16'hF066;
  LUT4 n378_s4 (
    .F(n378_10),
    .I0(w_dot_state[1]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(n1470_6) 
);
defparam n378_s4.INIT=16'h1555;
  LUT4 n377_s3 (
    .F(n377_9),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(n1470_6),
    .I3(w_dot_state[0]) 
);
defparam n377_s3.INIT=16'h7F00;
  LUT4 n405_s4 (
    .F(n405_10),
    .I0(w_eight_dot_state[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8),
    .I3(ff_sp_predraw_end_10) 
);
defparam n405_s4.INIT=16'h4555;
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_vdp_hcounter[9]),
    .D(n36_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_vdp_hcounter[8]),
    .D(n37_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_vdp_hcounter[7]),
    .D(n38_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_vdp_hcounter[6]),
    .D(n39_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_vdp_hcounter[5]),
    .D(n40_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_vdp_hcounter[4]),
    .D(n41_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_vdp_hcounter[3]),
    .D(n42_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_vdp_hcounter[2]),
    .D(n43_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_vdp_hcounter[1]),
    .D(n44_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_hcounter[0]),
    .D(n45_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(ff_v_cnt_in_field[9]),
    .D(n117_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(ff_v_cnt_in_field[8]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_7_s0 (
    .Q(ff_v_cnt_in_field[7]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(ff_v_cnt_in_field[6]),
    .D(n120_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(ff_v_cnt_in_field[5]),
    .D(n121_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(ff_v_cnt_in_field[4]),
    .D(n122_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(ff_v_cnt_in_field[3]),
    .D(n123_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(ff_v_cnt_in_field[2]),
    .D(n124_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(ff_v_cnt_in_field[1]),
    .D(n125_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_0_s0 (
    .Q(ff_v_cnt_in_field[0]),
    .D(n126_9),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_vcounter[10]),
    .D(n183_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_vcounter[9]),
    .D(n184_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_vcounter[8]),
    .D(n185_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_vcounter[7]),
    .D(n186_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_vcounter[6]),
    .D(n187_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_vcounter[5]),
    .D(n188_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_vcounter[4]),
    .D(n189_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_vcounter[3]),
    .D(n190_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_vcounter[2]),
    .D(n191_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_vdp_vcounter[1]),
    .D(n192_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_vdp_vcounter[0]),
    .D(n193_8),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_pal_mode_s0 (
    .Q(ff_pal_mode),
    .D(reg_r9_pal_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_3),
    .RESET(n36_6) 
);
  DFFRE ff_interlace_mode_s0 (
    .Q(ff_interlace_mode),
    .D(reg_r9_interlace_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_3),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n377_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n378_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n403_7),
    .CLK(w_video_clk),
    .CE(n1481_6),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n404_7),
    .CLK(w_video_clk),
    .CE(n1481_6),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n405_10),
    .CLK(w_video_clk),
    .CE(n1481_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_5_s0 (
    .Q(ff_pre_x_cnt_start1[5]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_4_s0 (
    .Q(ff_pre_x_cnt_start1_0[4]),
    .D(n432_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_3_s0 (
    .Q(ff_pre_x_cnt_start1_0[3]),
    .D(n432_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_2_s0 (
    .Q(ff_pre_x_cnt_start1_0[2]),
    .D(n433_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_1_s0 (
    .Q(ff_pre_x_cnt_start1_0[1]),
    .D(n434_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_0_s0 (
    .Q(ff_pre_x_cnt_start1_0[0]),
    .D(n435_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n550_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n551_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n552_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n553_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n554_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n555_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n556_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n557_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n558_4),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_8_s0 (
    .Q(ff_x_cnt[8]),
    .D(n692_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_7_s0 (
    .Q(ff_x_cnt[7]),
    .D(n693_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_6_s0 (
    .Q(ff_x_cnt[6]),
    .D(n694_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_5_s0 (
    .Q(ff_x_cnt[5]),
    .D(n695_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_4_s0 (
    .Q(ff_x_cnt[4]),
    .D(n696_11),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_3_s0 (
    .Q(ff_x_cnt[3]),
    .D(n697_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_2_s0 (
    .Q(ff_x_cnt[2]),
    .D(n698_10),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_1_s0 (
    .Q(ff_x_cnt[1]),
    .D(n699_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_0_s0 (
    .Q(ff_x_cnt[0]),
    .D(n700_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFE ff_right_mask_8_s0 (
    .Q(ff_right_mask[8]),
    .D(n794_14),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_7_s0 (
    .Q(ff_right_mask[7]),
    .D(n794_16),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_2_s0 (
    .Q(ff_right_mask[2]),
    .D(n796_6),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_1_s0 (
    .Q(ff_right_mask[1]),
    .D(n797_6),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_0_s0 (
    .Q(ff_right_mask[0]),
    .D(reg_r27_h_scroll_Z[0]),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFRE ff_window_x_s0 (
    .Q(w_window_x),
    .D(n790_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp_8),
    .D(n1041_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp_7),
    .D(n1042_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp_6),
    .D(n1043_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp_1[5]),
    .D(n1044_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp_1[4]),
    .D(n1045_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp_1[3]),
    .D(n1046_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp_1[2]),
    .D(n1047_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp_1[1]),
    .D(n1048_5),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp_0),
    .D(n1049_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_s0 (
    .Q(w_prewindow_y),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_sp_5),
    .RESET(n36_6) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n964_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n965_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n966_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n967_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n968_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n969_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n970_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n971_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n972_6),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_vdp_hcounter[10]),
    .D(n35_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_field_s1 (
    .Q(ff_field),
    .D(n336_5),
    .CLK(w_video_clk),
    .CE(n1670_11),
    .RESET(n36_6) 
);
defparam ff_field_s1.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s4 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n1123_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_7_s4.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n1124_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n1125_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n1126_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n1127_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n1128_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n1129_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(n1130_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  ALU n435_s (
    .SUM(n435_2),
    .COUT(n435_3),
    .I0(reg_r18_adj[0]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n435_s.ALU_MODE=1;
  ALU n434_s (
    .SUM(n434_2),
    .COUT(n434_3),
    .I0(reg_r18_adj[1]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I3(GND),
    .CIN(n435_3) 
);
defparam n434_s.ALU_MODE=1;
  ALU n433_s (
    .SUM(n433_2),
    .COUT(n433_3),
    .I0(reg_r18_adj[2]),
    .I1(reg_r27_h_scroll_Z[2]),
    .I3(GND),
    .CIN(n434_3) 
);
defparam n433_s.ALU_MODE=1;
  ALU n432_s (
    .SUM(n432_2),
    .COUT(n432_3),
    .I0(w_pre_x_cnt_start0_3_10),
    .I1(GND),
    .I3(GND),
    .CIN(n433_3) 
);
defparam n432_s.ALU_MODE=1;
  ALU n1171_s (
    .SUM(n1171_2),
    .COUT(n1171_3),
    .I0(w_pre_dot_counter_yp_0),
    .I1(reg_r23_vstart_line_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1171_s.ALU_MODE=0;
  ALU n1170_s (
    .SUM(n1170_2),
    .COUT(n1170_3),
    .I0(w_pre_dot_counter_yp_1[1]),
    .I1(reg_r23_vstart_line_Z[1]),
    .I3(GND),
    .CIN(n1171_3) 
);
defparam n1170_s.ALU_MODE=0;
  ALU n1169_s (
    .SUM(n1169_2),
    .COUT(n1169_3),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(reg_r23_vstart_line_Z[2]),
    .I3(GND),
    .CIN(n1170_3) 
);
defparam n1169_s.ALU_MODE=0;
  ALU n1168_s (
    .SUM(n1168_2),
    .COUT(n1168_3),
    .I0(w_pre_dot_counter_yp_1[3]),
    .I1(reg_r23_vstart_line_Z[3]),
    .I3(GND),
    .CIN(n1169_3) 
);
defparam n1168_s.ALU_MODE=0;
  ALU n1167_s (
    .SUM(n1167_2),
    .COUT(n1167_3),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(reg_r23_vstart_line_Z[4]),
    .I3(GND),
    .CIN(n1168_3) 
);
defparam n1167_s.ALU_MODE=0;
  ALU n1166_s (
    .SUM(n1166_2),
    .COUT(n1166_3),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(reg_r23_vstart_line_Z[5]),
    .I3(GND),
    .CIN(n1167_3) 
);
defparam n1166_s.ALU_MODE=0;
  ALU n1165_s (
    .SUM(n1165_2),
    .COUT(n1165_3),
    .I0(w_pre_dot_counter_yp_6),
    .I1(reg_r23_vstart_line_Z[6]),
    .I3(GND),
    .CIN(n1166_3) 
);
defparam n1165_s.ALU_MODE=0;
  ALU n1164_s (
    .SUM(n1164_2),
    .COUT(n1164_0_COUT),
    .I0(w_pre_dot_counter_yp_7),
    .I1(reg_r23_vstart_line_Z[7]),
    .I3(GND),
    .CIN(n1165_3) 
);
defparam n1164_s.ALU_MODE=0;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_3),
    .I0(ff_pal_mode),
    .I1(reg_r18_adj[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam n944_s.ALU_MODE=0;
  ALU n943_s (
    .SUM(n943_2),
    .COUT(n943_3),
    .I0(n933_8),
    .I1(reg_r18_adj[5]),
    .I3(GND),
    .CIN(n944_3) 
);
defparam n943_s.ALU_MODE=0;
  ALU n942_s (
    .SUM(n942_2),
    .COUT(n942_3),
    .I0(n932_7),
    .I1(reg_r18_adj[6]),
    .I3(GND),
    .CIN(n943_3) 
);
defparam n942_s.ALU_MODE=0;
  ALU n941_s (
    .SUM(n941_2),
    .COUT(n941_3),
    .I0(n931_8),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n942_3) 
);
defparam n941_s.ALU_MODE=0;
  ALU n940_s (
    .SUM(n940_2),
    .COUT(n940_3),
    .I0(reg_r9_y_dots_Z),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n941_3) 
);
defparam n940_s.ALU_MODE=0;
  ALU n939_s (
    .SUM(n939_2),
    .COUT(n939_3),
    .I0(n929_10),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n940_3) 
);
defparam n939_s.ALU_MODE=0;
  ALU n938_s (
    .SUM(n938_2),
    .COUT(n938_3),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n939_3) 
);
defparam n938_s.ALU_MODE=0;
  ALU n936_s (
    .SUM(n936_2),
    .COUT(n936_0_COUT),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n938_3) 
);
defparam n936_s.ALU_MODE=0;
  ALU n847_s0 (
    .SUM(n847_1_SUM),
    .COUT(n847_3),
    .I0(ff_x_cnt[0]),
    .I1(ff_right_mask[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n847_s0.ALU_MODE=3;
  ALU n848_s0 (
    .SUM(n848_1_SUM),
    .COUT(n848_3),
    .I0(ff_x_cnt[1]),
    .I1(ff_right_mask[1]),
    .I3(GND),
    .CIN(n847_3) 
);
defparam n848_s0.ALU_MODE=3;
  ALU n849_s0 (
    .SUM(n849_1_SUM),
    .COUT(n849_3),
    .I0(ff_x_cnt[2]),
    .I1(ff_right_mask[2]),
    .I3(GND),
    .CIN(n848_3) 
);
defparam n849_s0.ALU_MODE=3;
  ALU n850_s0 (
    .SUM(n850_1_SUM),
    .COUT(n850_3),
    .I0(ff_x_cnt[3]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n849_3) 
);
defparam n850_s0.ALU_MODE=3;
  ALU n851_s0 (
    .SUM(n851_1_SUM),
    .COUT(n851_3),
    .I0(ff_x_cnt[4]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n850_3) 
);
defparam n851_s0.ALU_MODE=3;
  ALU n852_s0 (
    .SUM(n852_1_SUM),
    .COUT(n852_3),
    .I0(ff_x_cnt[5]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n851_3) 
);
defparam n852_s0.ALU_MODE=3;
  ALU n853_s0 (
    .SUM(n853_1_SUM),
    .COUT(n853_3),
    .I0(ff_x_cnt[6]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n852_3) 
);
defparam n853_s0.ALU_MODE=3;
  ALU n854_s0 (
    .SUM(n854_1_SUM),
    .COUT(n854_3),
    .I0(ff_x_cnt[7]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n853_3) 
);
defparam n854_s0.ALU_MODE=3;
  ALU n855_s0 (
    .SUM(n855_1_SUM),
    .COUT(n855_3),
    .I0(ff_x_cnt[8]),
    .I1(ff_right_mask[8]),
    .I3(GND),
    .CIN(n854_3) 
);
defparam n855_s0.ALU_MODE=3;
  INV n336_s2 (
    .O(n336_5),
    .I(ff_field) 
);
  INV n45_s4 (
    .O(n45_9),
    .I(w_hcounter[0]) 
);
  INV w_pre_x_cnt_start0_3_s5 (
    .O(w_pre_x_cnt_start0_3_10),
    .I(reg_r18_adj[3]) 
);
  INV n933_s3 (
    .O(n933_8),
    .I(reg_r9_y_dots_Z) 
);
  INV n929_s4 (
    .O(n929_10),
    .I(ff_pal_mode) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_color_decoder (
  w_video_clk,
  n36_6,
  w_sp_color_code_en,
  w_yjk_en,
  reg_r25_yjk_Z,
  n1786_7,
  reg_r8_col0_on_Z,
  w_vdp_mode_is_highres,
  w_window_x,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  n272_9,
  w_vdp_enable,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b,
  w_sp_color_code,
  w_color_code_graphic4567,
  w_yjk_r,
  reg_r7_frame_col_Z,
  w_yjk_g,
  w_yjk_b,
  reg_r0_disp_mode,
  w_dot_state,
  w_color_code_text12,
  w_color_code_graphic123m,
  reg_r1_disp_mode,
  n228_7,
  n227_10,
  n226_12,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_palette_rd_address
)
;
input w_video_clk;
input n36_6;
input w_sp_color_code_en;
input w_yjk_en;
input reg_r25_yjk_Z;
input n1786_7;
input reg_r8_col0_on_Z;
input w_vdp_mode_is_highres;
input w_window_x;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input n272_9;
input w_vdp_enable;
input [4:0] w_palette_rdata_r;
input [4:0] w_palette_rdata_g;
input [4:0] w_palette_rdata_b;
input [3:0] w_sp_color_code;
input [7:0] w_color_code_graphic4567;
input [5:0] w_yjk_r;
input [7:0] reg_r7_frame_col_Z;
input [5:0] w_yjk_g;
input [5:0] w_yjk_b;
input [3:1] reg_r0_disp_mode;
input [1:0] w_dot_state;
input [3:0] w_color_code_text12;
input [3:0] w_color_code_graphic123m;
input [1:0] reg_r1_disp_mode;
output n228_7;
output n227_10;
output n226_12;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
output [3:0] w_palette_rd_address;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n227_3;
wire n228_3;
wire n247_3;
wire n248_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n303_3;
wire n304_3;
wire n305_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n333_3;
wire ff_yjk_r_5_6;
wire n226_7;
wire n225_7;
wire n73_4;
wire n73_5;
wire n74_4;
wire n75_4;
wire n76_4;
wire n77_4;
wire n78_4;
wire n79_4;
wire n80_4;
wire n81_4;
wire n82_4;
wire n83_4;
wire n84_4;
wire n85_4;
wire n86_4;
wire n87_4;
wire n88_4;
wire n89_4;
wire n90_4;
wire n227_4;
wire n227_7;
wire n228_4;
wire n228_5;
wire n228_6;
wire n247_4;
wire n250_4;
wire n254_4;
wire n290_4;
wire n226_8;
wire n225_8;
wire n73_6;
wire n227_8;
wire n227_9;
wire n227_11;
wire n227_12;
wire n227_13;
wire n228_8;
wire n228_9;
wire n226_9;
wire n226_10;
wire n226_11;
wire n225_9;
wire n227_15;
wire n227_16;
wire n228_10;
wire n225_10;
wire n492_5;
wire n227_18;
wire n227_20;
wire n227_22;
wire n300_8;
wire n301_8;
wire n302_8;
wire n306_8;
wire n307_8;
wire n308_8;
wire n312_8;
wire n313_8;
wire n314_8;
wire n290_6;
wire ff_sprite_color_out;
wire ff_yjk_en;
wire [4:0] ff_palette_rdata_r;
wire [4:0] ff_palette_rdata_g;
wire [4:0] ff_palette_rdata_b;
wire [7:0] ff_grp7_color_code;
wire [5:0] ff_yjk_r;
wire [5:0] ff_yjk_g;
wire [5:0] ff_yjk_b;
wire VCC;
wire GND;
  LUT3 n73_s0 (
    .F(n73_3),
    .I0(ff_yjk_r[5]),
    .I1(n73_4),
    .I2(n73_5) 
);
defparam n73_s0.INIT=8'hA3;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_yjk_r[4]),
    .I1(n74_4),
    .I2(n73_5) 
);
defparam n74_s0.INIT=8'hAC;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(ff_yjk_r[3]),
    .I1(n75_4),
    .I2(n73_5) 
);
defparam n75_s0.INIT=8'hAC;
  LUT3 n76_s0 (
    .F(n76_3),
    .I0(ff_yjk_r[2]),
    .I1(n76_4),
    .I2(n73_5) 
);
defparam n76_s0.INIT=8'hAC;
  LUT3 n77_s0 (
    .F(n77_3),
    .I0(ff_yjk_r[1]),
    .I1(n77_4),
    .I2(n73_5) 
);
defparam n77_s0.INIT=8'hAC;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(ff_yjk_r[0]),
    .I1(n78_4),
    .I2(n73_5) 
);
defparam n78_s0.INIT=8'hA3;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(ff_yjk_g[5]),
    .I1(n79_4),
    .I2(n73_5) 
);
defparam n79_s0.INIT=8'hA3;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(ff_yjk_g[4]),
    .I1(n80_4),
    .I2(n73_5) 
);
defparam n80_s0.INIT=8'hAC;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(ff_yjk_g[3]),
    .I1(n81_4),
    .I2(n73_5) 
);
defparam n81_s0.INIT=8'hAC;
  LUT3 n82_s0 (
    .F(n82_3),
    .I0(ff_yjk_g[2]),
    .I1(n82_4),
    .I2(n73_5) 
);
defparam n82_s0.INIT=8'hAC;
  LUT3 n83_s0 (
    .F(n83_3),
    .I0(ff_yjk_g[1]),
    .I1(n83_4),
    .I2(n73_5) 
);
defparam n83_s0.INIT=8'hAC;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(ff_yjk_g[0]),
    .I1(n84_4),
    .I2(n73_5) 
);
defparam n84_s0.INIT=8'hA3;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(ff_yjk_b[5]),
    .I1(n85_4),
    .I2(n73_5) 
);
defparam n85_s0.INIT=8'hA3;
  LUT3 n86_s0 (
    .F(n86_3),
    .I0(ff_yjk_b[4]),
    .I1(n86_4),
    .I2(n73_5) 
);
defparam n86_s0.INIT=8'hA3;
  LUT3 n87_s0 (
    .F(n87_3),
    .I0(ff_yjk_b[3]),
    .I1(n87_4),
    .I2(n73_5) 
);
defparam n87_s0.INIT=8'hA3;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(ff_yjk_b[2]),
    .I1(n88_4),
    .I2(n73_5) 
);
defparam n88_s0.INIT=8'hA3;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(ff_yjk_b[1]),
    .I1(n89_4),
    .I2(n73_5) 
);
defparam n89_s0.INIT=8'hA3;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(ff_yjk_b[0]),
    .I1(n90_4),
    .I2(n73_5) 
);
defparam n90_s0.INIT=8'hA3;
  LUT4 n227_s0 (
    .F(n227_3),
    .I0(n227_4),
    .I1(n227_22),
    .I2(n227_18),
    .I3(n227_7) 
);
defparam n227_s0.INIT=16'hFFB0;
  LUT4 n228_s0 (
    .F(n228_3),
    .I0(n228_4),
    .I1(n228_5),
    .I2(n228_6),
    .I3(n228_7) 
);
defparam n228_s0.INIT=16'hEE0F;
  LUT4 n247_s0 (
    .F(n247_3),
    .I0(n247_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[7]),
    .I3(w_sp_color_code_en) 
);
defparam n247_s0.INIT=16'h44F0;
  LUT3 n248_s0 (
    .F(n248_3),
    .I0(w_color_code_graphic4567[6]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n248_s0.INIT=8'hCA;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(w_color_code_graphic4567[5]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT4 n250_s0 (
    .F(n250_3),
    .I0(n250_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[4]),
    .I3(w_sp_color_code_en) 
);
defparam n250_s0.INIT=16'h44F0;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[3]),
    .I2(w_sp_color_code_en) 
);
defparam n251_s0.INIT=8'h5C;
  LUT3 n252_s0 (
    .F(n252_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[2]),
    .I2(w_sp_color_code_en) 
);
defparam n252_s0.INIT=8'h5C;
  LUT4 n253_s0 (
    .F(n253_3),
    .I0(w_sp_color_code[3]),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[1]),
    .I3(w_sp_color_code_en) 
);
defparam n253_s0.INIT=16'h88F0;
  LUT4 n254_s0 (
    .F(n254_3),
    .I0(n254_4),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[0]),
    .I3(w_sp_color_code_en) 
);
defparam n254_s0.INIT=16'hEEF0;
  LUT3 n297_s0 (
    .F(n297_3),
    .I0(w_yjk_r[5]),
    .I1(reg_r7_frame_col_Z[4]),
    .I2(n290_4) 
);
defparam n297_s0.INIT=8'hAC;
  LUT3 n298_s0 (
    .F(n298_3),
    .I0(w_yjk_r[4]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n290_4) 
);
defparam n298_s0.INIT=8'hAC;
  LUT3 n299_s0 (
    .F(n299_3),
    .I0(w_yjk_r[3]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n290_4) 
);
defparam n299_s0.INIT=8'hAC;
  LUT3 n303_s0 (
    .F(n303_3),
    .I0(w_yjk_g[5]),
    .I1(reg_r7_frame_col_Z[7]),
    .I2(n290_4) 
);
defparam n303_s0.INIT=8'hAC;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_yjk_g[4]),
    .I1(reg_r7_frame_col_Z[6]),
    .I2(n290_4) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_yjk_g[3]),
    .I1(reg_r7_frame_col_Z[5]),
    .I2(n290_4) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n309_s0 (
    .F(n309_3),
    .I0(w_yjk_b[5]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n309_s0.INIT=8'hAC;
  LUT3 n310_s0 (
    .F(n310_3),
    .I0(w_yjk_b[4]),
    .I1(reg_r7_frame_col_Z[0]),
    .I2(n290_4) 
);
defparam n310_s0.INIT=8'hAC;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(w_yjk_b[3]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n311_s0.INIT=8'hAC;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(w_yjk_en),
    .I1(reg_r25_yjk_Z),
    .I2(n290_4) 
);
defparam n333_s0.INIT=8'hA3;
  LUT3 ff_yjk_r_5_s2 (
    .F(ff_yjk_r_5_6),
    .I0(n290_4),
    .I1(reg_r25_yjk_Z),
    .I2(n492_5) 
);
defparam ff_yjk_r_5_s2.INIT=8'hB0;
  LUT4 n226_s2 (
    .F(n226_7),
    .I0(n226_8),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n228_7),
    .I3(n227_4) 
);
defparam n226_s2.INIT=16'h0C0A;
  LUT4 n225_s2 (
    .F(n225_7),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(n227_4),
    .I2(n225_8),
    .I3(n228_7) 
);
defparam n225_s2.INIT=16'h00F8;
  LUT3 n73_s1 (
    .F(n73_4),
    .I0(ff_palette_rdata_r[4]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n73_s1.INIT=8'h35;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_sprite_color_out),
    .I1(ff_yjk_en),
    .I2(reg_r0_disp_mode[3]),
    .I3(n1786_7) 
);
defparam n73_s2.INIT=16'h4000;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(ff_palette_rdata_r[3]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n74_s1.INIT=8'hCA;
  LUT3 n75_s1 (
    .F(n75_4),
    .I0(ff_palette_rdata_r[2]),
    .I1(ff_grp7_color_code[2]),
    .I2(n73_6) 
);
defparam n75_s1.INIT=8'hCA;
  LUT3 n76_s1 (
    .F(n76_4),
    .I0(ff_palette_rdata_r[1]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n76_s1.INIT=8'hCA;
  LUT3 n77_s1 (
    .F(n77_4),
    .I0(ff_palette_rdata_r[0]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n77_s1.INIT=8'hCA;
  LUT3 n78_s1 (
    .F(n78_4),
    .I0(ff_grp7_color_code[2]),
    .I1(ff_palette_rdata_r[4]),
    .I2(n73_6) 
);
defparam n78_s1.INIT=8'h53;
  LUT3 n79_s1 (
    .F(n79_4),
    .I0(ff_palette_rdata_g[4]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n79_s1.INIT=8'h35;
  LUT3 n80_s1 (
    .F(n80_4),
    .I0(ff_palette_rdata_g[3]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81_4),
    .I0(ff_palette_rdata_g[2]),
    .I1(ff_grp7_color_code[5]),
    .I2(n73_6) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82_4),
    .I0(ff_palette_rdata_g[1]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83_4),
    .I0(ff_palette_rdata_g[0]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84_4),
    .I0(ff_grp7_color_code[5]),
    .I1(ff_palette_rdata_g[4]),
    .I2(n73_6) 
);
defparam n84_s1.INIT=8'h53;
  LUT3 n85_s1 (
    .F(n85_4),
    .I0(ff_palette_rdata_b[4]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n85_s1.INIT=8'h35;
  LUT3 n86_s1 (
    .F(n86_4),
    .I0(ff_palette_rdata_b[3]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n86_s1.INIT=8'h35;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(ff_palette_rdata_b[2]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n87_s1.INIT=8'h35;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(ff_palette_rdata_b[1]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n88_s1.INIT=8'h35;
  LUT3 n89_s1 (
    .F(n89_4),
    .I0(ff_palette_rdata_b[0]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n89_s1.INIT=8'h35;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(ff_grp7_color_code[0]),
    .I1(ff_palette_rdata_b[4]),
    .I2(n73_6) 
);
defparam n90_s1.INIT=8'h53;
  LUT3 n227_s1 (
    .F(n227_4),
    .I0(n227_8),
    .I1(n225_8),
    .I2(n227_9) 
);
defparam n227_s1.INIT=8'h01;
  LUT4 n227_s4 (
    .F(n227_7),
    .I0(n228_4),
    .I1(n227_12),
    .I2(n227_13),
    .I3(n228_7) 
);
defparam n227_s4.INIT=16'hF400;
  LUT4 n228_s1 (
    .F(n228_4),
    .I0(n228_8),
    .I1(n226_8),
    .I2(w_dot_state[1]),
    .I3(n290_4) 
);
defparam n228_s1.INIT=16'hC500;
  LUT4 n228_s2 (
    .F(n228_5),
    .I0(n290_4),
    .I1(reg_r8_col0_on_Z),
    .I2(n227_13),
    .I3(n228_9) 
);
defparam n228_s2.INIT=16'h0007;
  LUT4 n228_s3 (
    .F(n228_6),
    .I0(n225_8),
    .I1(n227_9),
    .I2(reg_r7_frame_col_Z[0]),
    .I3(n227_8) 
);
defparam n228_s3.INIT=16'h00EF;
  LUT2 n228_s4 (
    .F(n228_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres) 
);
defparam n228_s4.INIT=4'h4;
  LUT3 n247_s1 (
    .F(n247_4),
    .I0(w_sp_color_code[0]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[2]) 
);
defparam n247_s1.INIT=8'h0E;
  LUT4 n250_s1 (
    .F(n250_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code[1]) 
);
defparam n250_s1.INIT=16'h00EF;
  LUT3 n254_s1 (
    .F(n254_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[3]) 
);
defparam n254_s1.INIT=8'h10;
  LUT3 n290_s1 (
    .F(n290_4),
    .I0(w_window_x),
    .I1(w_prewindow_y),
    .I2(reg_r1_disp_on_Z) 
);
defparam n290_s1.INIT=8'h80;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(w_sp_color_code_en),
    .I1(n226_9),
    .I2(n226_10),
    .I3(n226_11) 
);
defparam n226_s3.INIT=16'h001F;
  LUT4 n225_s3 (
    .F(n225_8),
    .I0(n225_9),
    .I1(w_color_code_text12[3]),
    .I2(n227_10),
    .I3(n290_4) 
);
defparam n225_s3.INIT=16'hC500;
  LUT3 n73_s3 (
    .F(n73_6),
    .I0(reg_r25_yjk_Z),
    .I1(reg_r0_disp_mode[3]),
    .I2(n1786_7) 
);
defparam n73_s3.INIT=8'h40;
  LUT4 n227_s5 (
    .F(n227_8),
    .I0(n228_8),
    .I1(w_color_code_text12[0]),
    .I2(n227_10),
    .I3(n290_4) 
);
defparam n227_s5.INIT=16'hC500;
  LUT4 n227_s6 (
    .F(n227_9),
    .I0(n227_11),
    .I1(n226_8),
    .I2(n227_20),
    .I3(n290_4) 
);
defparam n227_s6.INIT=16'hEF00;
  LUT2 n227_s7 (
    .F(n227_10),
    .I0(reg_r0_disp_mode[3]),
    .I1(n272_9) 
);
defparam n227_s7.INIT=4'h4;
  LUT4 n227_s8 (
    .F(n227_11),
    .I0(n227_15),
    .I1(w_sp_color_code[1]),
    .I2(n227_10),
    .I3(w_sp_color_code_en) 
);
defparam n227_s8.INIT=16'h0C05;
  LUT3 n227_s9 (
    .F(n227_12),
    .I0(n290_4),
    .I1(reg_r8_col0_on_Z),
    .I2(n227_16) 
);
defparam n227_s9.INIT=8'h07;
  LUT4 n227_s10 (
    .F(n227_13),
    .I0(n227_11),
    .I1(n225_9),
    .I2(w_dot_state[1]),
    .I3(n290_4) 
);
defparam n227_s10.INIT=16'h3A00;
  LUT3 n228_s5 (
    .F(n228_8),
    .I0(n228_10),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code_en) 
);
defparam n228_s5.INIT=8'h3A;
  LUT3 n228_s6 (
    .F(n228_9),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(w_dot_state[1]) 
);
defparam n228_s6.INIT=8'h35;
  LUT4 n226_s4 (
    .F(n226_9),
    .I0(w_color_code_graphic123m[2]),
    .I1(w_color_code_graphic4567[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n226_s4.INIT=16'h3533;
  LUT4 n226_s5 (
    .F(n226_10),
    .I0(reg_r0_disp_mode[3]),
    .I1(n272_9),
    .I2(w_sp_color_code_en),
    .I3(w_sp_color_code[2]) 
);
defparam n226_s5.INIT=16'h0BBB;
  LUT3 n226_s6 (
    .F(n226_11),
    .I0(w_color_code_text12[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(n272_9) 
);
defparam n226_s6.INIT=8'h10;
  LUT3 n225_s4 (
    .F(n225_9),
    .I0(n225_10),
    .I1(w_sp_color_code[3]),
    .I2(w_sp_color_code_en) 
);
defparam n225_s4.INIT=8'h3A;
  LUT4 n227_s12 (
    .F(n227_15),
    .I0(w_color_code_graphic123m[1]),
    .I1(w_color_code_graphic4567[1]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n227_s12.INIT=16'h3533;
  LUT3 n227_s13 (
    .F(n227_16),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(w_dot_state[1]) 
);
defparam n227_s13.INIT=8'h35;
  LUT4 n228_s7 (
    .F(n228_10),
    .I0(w_color_code_graphic123m[0]),
    .I1(w_color_code_graphic4567[0]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n228_s7.INIT=16'h3533;
  LUT4 n226_s7 (
    .F(n226_12),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n226_s7.INIT=16'h001F;
  LUT4 n225_s5 (
    .F(n225_10),
    .I0(w_color_code_graphic123m[3]),
    .I1(w_color_code_graphic4567[3]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_12) 
);
defparam n225_s5.INIT=16'h3533;
  LUT3 n492_s1 (
    .F(n492_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable) 
);
defparam n492_s1.INIT=8'h90;
  LUT4 n227_s14 (
    .F(n227_18),
    .I0(n227_9),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n227_s14.INIT=16'hE0EE;
  LUT4 n227_s15 (
    .F(n227_20),
    .I0(reg_r0_disp_mode[3]),
    .I1(n272_9),
    .I2(w_color_code_text12[1]),
    .I3(reg_r8_col0_on_Z) 
);
defparam n227_s15.INIT=16'h00BF;
  LUT4 n227_s16 (
    .F(n227_22),
    .I0(reg_r0_disp_mode[3]),
    .I1(n272_9),
    .I2(w_color_code_text12[1]),
    .I3(n227_11) 
);
defparam n227_s16.INIT=16'h00BF;
  LUT4 n300_s2 (
    .F(n300_8),
    .I0(w_yjk_r[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n300_s2.INIT=16'h8000;
  LUT4 n301_s2 (
    .F(n301_8),
    .I0(w_yjk_r[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n301_s2.INIT=16'h8000;
  LUT4 n302_s2 (
    .F(n302_8),
    .I0(w_yjk_r[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n302_s2.INIT=16'h8000;
  LUT4 n306_s2 (
    .F(n306_8),
    .I0(w_yjk_g[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n306_s2.INIT=16'h8000;
  LUT4 n307_s2 (
    .F(n307_8),
    .I0(w_yjk_g[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n307_s2.INIT=16'h8000;
  LUT4 n308_s2 (
    .F(n308_8),
    .I0(w_yjk_g[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n308_s2.INIT=16'h8000;
  LUT4 n312_s2 (
    .F(n312_8),
    .I0(w_yjk_b[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n312_s2.INIT=16'h8000;
  LUT4 n313_s2 (
    .F(n313_8),
    .I0(w_yjk_b[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n313_s2.INIT=16'h8000;
  LUT4 n314_s2 (
    .F(n314_8),
    .I0(w_yjk_b[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n314_s2.INIT=16'h8000;
  LUT4 n290_s2 (
    .F(n290_6),
    .I0(w_sp_color_code_en),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n290_s2.INIT=16'h8000;
  DFF ff_palette_rdata_r_3_s0 (
    .Q(ff_palette_rdata_r[3]),
    .D(w_palette_rdata_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_2_s0 (
    .Q(ff_palette_rdata_r[2]),
    .D(w_palette_rdata_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_1_s0 (
    .Q(ff_palette_rdata_r[1]),
    .D(w_palette_rdata_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_0_s0 (
    .Q(ff_palette_rdata_r[0]),
    .D(w_palette_rdata_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_4_s0 (
    .Q(ff_palette_rdata_g[4]),
    .D(w_palette_rdata_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_3_s0 (
    .Q(ff_palette_rdata_g[3]),
    .D(w_palette_rdata_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_2_s0 (
    .Q(ff_palette_rdata_g[2]),
    .D(w_palette_rdata_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_1_s0 (
    .Q(ff_palette_rdata_g[1]),
    .D(w_palette_rdata_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_0_s0 (
    .Q(ff_palette_rdata_g[0]),
    .D(w_palette_rdata_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_4_s0 (
    .Q(ff_palette_rdata_b[4]),
    .D(w_palette_rdata_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_3_s0 (
    .Q(ff_palette_rdata_b[3]),
    .D(w_palette_rdata_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_2_s0 (
    .Q(ff_palette_rdata_b[2]),
    .D(w_palette_rdata_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_1_s0 (
    .Q(ff_palette_rdata_b[1]),
    .D(w_palette_rdata_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_0_s0 (
    .Q(ff_palette_rdata_b[0]),
    .D(w_palette_rdata_b[0]),
    .CLK(w_video_clk) 
);
  DFFRE ff_video_r_5_s0 (
    .Q(w_video_r_vdp[5]),
    .D(n73_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_4_s0 (
    .Q(w_video_r_vdp[4]),
    .D(n74_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_3_s0 (
    .Q(w_video_r_vdp[3]),
    .D(n75_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_2_s0 (
    .Q(w_video_r_vdp[2]),
    .D(n76_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_1_s0 (
    .Q(w_video_r_vdp[1]),
    .D(n77_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_0_s0 (
    .Q(w_video_r_vdp[0]),
    .D(n78_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_5_s0 (
    .Q(w_video_g_vdp[5]),
    .D(n79_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_4_s0 (
    .Q(w_video_g_vdp[4]),
    .D(n80_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_3_s0 (
    .Q(w_video_g_vdp[3]),
    .D(n81_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_2_s0 (
    .Q(w_video_g_vdp[2]),
    .D(n82_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_1_s0 (
    .Q(w_video_g_vdp[1]),
    .D(n83_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_0_s0 (
    .Q(w_video_g_vdp[0]),
    .D(n84_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_5_s0 (
    .Q(w_video_b_vdp[5]),
    .D(n85_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_4_s0 (
    .Q(w_video_b_vdp[4]),
    .D(n86_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_3_s0 (
    .Q(w_video_b_vdp[3]),
    .D(n87_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_2_s0 (
    .Q(w_video_b_vdp[2]),
    .D(n88_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_1_s0 (
    .Q(w_video_b_vdp[1]),
    .D(n89_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_0_s0 (
    .Q(w_video_b_vdp[0]),
    .D(n90_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_rd_address[3]),
    .D(n225_7),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_rd_address[2]),
    .D(n226_7),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_rd_address[1]),
    .D(n227_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_rd_address[0]),
    .D(n228_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_7_s0 (
    .Q(ff_grp7_color_code[7]),
    .D(n247_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_6_s0 (
    .Q(ff_grp7_color_code[6]),
    .D(n248_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_5_s0 (
    .Q(ff_grp7_color_code[5]),
    .D(n249_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_4_s0 (
    .Q(ff_grp7_color_code[4]),
    .D(n250_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_3_s0 (
    .Q(ff_grp7_color_code[3]),
    .D(n251_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_2_s0 (
    .Q(ff_grp7_color_code[2]),
    .D(n252_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_1_s0 (
    .Q(ff_grp7_color_code[1]),
    .D(n253_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_0_s0 (
    .Q(ff_grp7_color_code[0]),
    .D(n254_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_sprite_color_out_s0 (
    .Q(ff_sprite_color_out),
    .D(n290_6),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_5_s0 (
    .Q(ff_yjk_r[5]),
    .D(n297_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n298_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n299_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n300_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n301_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n302_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_5_s0 (
    .Q(ff_yjk_g[5]),
    .D(n303_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n304_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n305_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n306_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n307_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n308_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_5_s0 (
    .Q(ff_yjk_b[5]),
    .D(n309_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n310_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n311_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n312_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n313_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n314_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(n333_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFF ff_palette_rdata_r_4_s0 (
    .Q(ff_palette_rdata_r[4]),
    .D(w_palette_rdata_r[4]),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_decoder */
module vdp_text12 (
  w_video_clk,
  n36_6,
  reg_r1_bl_clks_Z,
  ff_pattern_generator_7_9,
  w_vdp_enable,
  n520_4,
  n973_6,
  ff_sp_predraw_end_10,
  n969_5,
  slot_reset_n_d,
  w_vram_data_Z,
  w_dot_state,
  reg_r7_frame_col_Z,
  reg_r12_blink_mode_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  w_pre_dot_counter_y,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  w_pre_dot_counter_yp,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  reg_r13_blink_period_Z,
  ff_tx_vram_read_en,
  ff_tx_vram_read_en2,
  n100_6,
  n100_8,
  n1017_7,
  n1011_7,
  n1018_6,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  w_color_code_text12
)
;
input w_video_clk;
input n36_6;
input reg_r1_bl_clks_Z;
input ff_pattern_generator_7_9;
input w_vdp_enable;
input n520_4;
input n973_6;
input ff_sp_predraw_end_10;
input n969_5;
input slot_reset_n_d;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [7:0] reg_r7_frame_col_Z;
input [7:0] reg_r12_blink_mode_Z;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [8:0] w_pre_dot_counter_x;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input [2:0] w_pre_dot_counter_y;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input [8:6] w_pre_dot_counter_yp;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
input [7:0] reg_r13_blink_period_Z;
output ff_tx_vram_read_en;
output ff_tx_vram_read_en2;
output n100_6;
output n100_8;
output n1017_7;
output n1011_7;
output n1018_6;
output w_vram_address_text12_0;
output w_vram_address_text12_1;
output w_vram_address_text12_2;
output w_vram_address_text12_3;
output w_vram_address_text12_4;
output w_vram_address_text12_5;
output w_vram_address_text12_6;
output w_vram_address_text12_7;
output w_vram_address_text12_8;
output w_vram_address_text12_9;
output w_vram_address_text12_10;
output w_vram_address_text12_11;
output w_vram_address_text12_12;
output w_vram_address_text12_13;
output w_vram_address_text12_16;
output [3:0] w_color_code_text12;
wire w_tx_color_7_2;
wire w_tx_color_6_2;
wire w_tx_color_5_2;
wire w_tx_color_4_2;
wire n86_2;
wire n87_2;
wire n88_2;
wire n89_2;
wire n1011_3;
wire n74_3;
wire n83_3;
wire n967_3;
wire n166_4;
wire n682_3;
wire n683_3;
wire n684_3;
wire n685_3;
wire n686_3;
wire n687_3;
wire n688_3;
wire n236_24;
wire n239_19;
wire n240_19;
wire n243_19;
wire n244_19;
wire n245_19;
wire n246_19;
wire n247_19;
wire n248_19;
wire n249_19;
wire n250_19;
wire n251_19;
wire n252_19;
wire n708_11;
wire n709_10;
wire n710_10;
wire n711_10;
wire n712_10;
wire n713_10;
wire n714_10;
wire n507_4;
wire n733_4;
wire ff_dot_counter24_3_6;
wire ff_tx_prewindow_x_6;
wire ff_tx_window_x_6;
wire ff_pattern_num_7_6;
wire ff_tx_char_counter_start_of_line_11_6;
wire ff_prepattern_7_7;
wire ff_blink_period_cnt_3_6;
wire ff_tx_vram_read_en_6;
wire ff_tx_vram_read_en2_6;
wire ff_pattern_7_6;
wire ff_tx_char_counter_x_6_8;
wire ff_ramadr_16_7;
wire n427_13;
wire n426_13;
wire n425_13;
wire n424_13;
wire n423_13;
wire n422_13;
wire n421_15;
wire n111_7;
wire n849_7;
wire n848_7;
wire n847_7;
wire n818_7;
wire n817_7;
wire n816_7;
wire n800_6;
wire n689_6;
wire n119_7;
wire n118_7;
wire n241_22;
wire n242_23;
wire n242_22;
wire n1011_4;
wire w_logical_vram_addr_nam_11_5;
wire n74_4;
wire n166_5;
wire n682_4;
wire n1017_5;
wire n1016_4;
wire n236_26;
wire n708_12;
wire n507_5;
wire n507_6;
wire ff_tx_prewindow_x_7;
wire ff_tx_char_counter_start_of_line_11_8;
wire ff_blink_period_cnt_3_7;
wire ff_tx_vram_read_en_7;
wire ff_tx_vram_read_en2_7;
wire ff_pattern_7_7;
wire ff_tx_char_counter_x_6_9;
wire n424_14;
wire n423_14;
wire n421_16;
wire n847_8;
wire n800_7;
wire n800_8;
wire n74_5;
wire n1016_5;
wire n1016_6;
wire n236_27;
wire ff_tx_prewindow_x_8;
wire ff_tx_vram_read_en2_8;
wire n1016_7;
wire n1016_8;
wire n1016_9;
wire n1016_10;
wire ff_ramadr_16_10;
wire ff_prepattern_7_10;
wire n100_10;
wire ff_tx_char_counter_start_of_line_11_11;
wire n850_9;
wire n1016_12;
wire ff_tx_char_counter_start_of_line_11_13;
wire n100_12;
wire n715_15;
wire ff_is_foreground_9;
wire n252_22;
wire n251_22;
wire n250_22;
wire n249_22;
wire n248_22;
wire n247_22;
wire n246_22;
wire n245_22;
wire n244_22;
wire n243_22;
wire n240_22;
wire n239_22;
wire n236_29;
wire n112_9;
wire n120_10;
wire n361_9;
wire n360_9;
wire n359_9;
wire n358_9;
wire n357_9;
wire n356_9;
wire n355_9;
wire n354_9;
wire n353_9;
wire n352_9;
wire n351_9;
wire n350_9;
wire ff_tx_prewindow_x;
wire ff_tx_window_x;
wire ff_is_foreground;
wire ff_blink_state;
wire w_tx_char_counter_0_2;
wire w_tx_char_counter_1_2;
wire w_tx_char_counter_2_2;
wire w_tx_char_counter_3_2;
wire w_tx_char_counter_4_2;
wire w_tx_char_counter_5_2;
wire w_tx_char_counter_6_2;
wire w_tx_char_counter_7_2;
wire w_tx_char_counter_8_2;
wire w_tx_char_counter_9_2;
wire w_tx_char_counter_10_2;
wire w_tx_char_counter_11_0_COUT;
wire n241_20;
wire n242_20;
wire n819_9;
wire [11:10] w_logical_vram_addr_nam;
wire [4:0] ff_dot_counter24;
wire [7:0] ff_pattern_num;
wire [6:0] ff_tx_char_counter_x;
wire [7:0] ff_preblink;
wire [11:0] ff_tx_char_counter_start_of_line;
wire [7:0] ff_prepattern;
wire [7:0] ff_pattern;
wire [7:0] ff_blink;
wire [3:0] ff_blink_clk_cnt;
wire [3:0] ff_blink_period_cnt;
wire [11:0] w_tx_char_counter;
wire VCC;
wire GND;
  LUT3 w_color_code_text12_3_s1 (
    .F(w_tx_color_7_2),
    .I0(reg_r7_frame_col_Z[7]),
    .I1(reg_r12_blink_mode_Z[7]),
    .I2(n74_3) 
);
defparam w_color_code_text12_3_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s1 (
    .F(w_tx_color_6_2),
    .I0(reg_r7_frame_col_Z[6]),
    .I1(reg_r12_blink_mode_Z[6]),
    .I2(n74_3) 
);
defparam w_color_code_text12_2_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s1 (
    .F(w_tx_color_5_2),
    .I0(reg_r7_frame_col_Z[5]),
    .I1(reg_r12_blink_mode_Z[5]),
    .I2(n74_3) 
);
defparam w_color_code_text12_1_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s1 (
    .F(w_tx_color_4_2),
    .I0(reg_r7_frame_col_Z[4]),
    .I1(reg_r12_blink_mode_Z[4]),
    .I2(n74_3) 
);
defparam w_color_code_text12_0_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_3_s0 (
    .F(n86_2),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(reg_r12_blink_mode_Z[3]),
    .I2(n967_3) 
);
defparam w_color_code_text12_3_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s0 (
    .F(n87_2),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(reg_r12_blink_mode_Z[2]),
    .I2(n967_3) 
);
defparam w_color_code_text12_2_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s0 (
    .F(n88_2),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r12_blink_mode_Z[1]),
    .I2(n967_3) 
);
defparam w_color_code_text12_1_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s0 (
    .F(n89_2),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r12_blink_mode_Z[0]),
    .I2(n967_3) 
);
defparam w_color_code_text12_0_s0.INIT=8'hCA;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(reg_r1_bl_clks_Z),
    .I2(n1011_7),
    .I3(ff_pattern_generator_7_9) 
);
defparam n1011_s0.INIT=16'hE000;
  LUT3 n241_s21 (
    .F(w_logical_vram_addr_nam[11]),
    .I0(reg_r2_pattern_name_Z_1),
    .I1(w_tx_char_counter[11]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n241_s21.INIT=8'hAC;
  LUT3 n242_s20 (
    .F(w_logical_vram_addr_nam[10]),
    .I0(reg_r2_pattern_name_Z_0),
    .I1(w_tx_char_counter[10]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n242_s20.INIT=8'hAC;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_blink_state),
    .I1(ff_blink[7]),
    .I2(n74_4) 
);
defparam n74_s0.INIT=8'h80;
  LUT2 n83_s0 (
    .F(n83_3),
    .I0(ff_tx_window_x),
    .I1(ff_is_foreground) 
);
defparam n83_s0.INIT=4'h8;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(ff_is_foreground),
    .I1(ff_tx_window_x),
    .I2(n74_3) 
);
defparam n967_s0.INIT=8'h40;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n166_5) 
);
defparam n166_s1.INIT=8'h40;
  LUT3 n682_s0 (
    .F(n682_3),
    .I0(ff_preblink[7]),
    .I1(ff_blink[6]),
    .I2(n682_4) 
);
defparam n682_s0.INIT=8'hAC;
  LUT3 n683_s0 (
    .F(n683_3),
    .I0(ff_preblink[6]),
    .I1(ff_blink[5]),
    .I2(n682_4) 
);
defparam n683_s0.INIT=8'hAC;
  LUT3 n684_s0 (
    .F(n684_3),
    .I0(ff_preblink[5]),
    .I1(ff_blink[4]),
    .I2(n682_4) 
);
defparam n684_s0.INIT=8'hAC;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(ff_preblink[4]),
    .I1(ff_blink[3]),
    .I2(n682_4) 
);
defparam n685_s0.INIT=8'hAC;
  LUT3 n686_s0 (
    .F(n686_3),
    .I0(ff_preblink[3]),
    .I1(ff_blink[2]),
    .I2(n682_4) 
);
defparam n686_s0.INIT=8'hAC;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(ff_preblink[2]),
    .I1(ff_blink[1]),
    .I2(n682_4) 
);
defparam n687_s0.INIT=8'hAC;
  LUT3 n688_s0 (
    .F(n688_3),
    .I0(ff_preblink[1]),
    .I1(ff_blink[0]),
    .I2(n682_4) 
);
defparam n688_s0.INIT=8'hAC;
  LUT3 n236_s20 (
    .F(n236_24),
    .I0(reg_r4_pattern_generator_Z_5),
    .I1(n236_29),
    .I2(n236_26) 
);
defparam n236_s20.INIT=8'hCA;
  LUT3 n239_s15 (
    .F(n239_19),
    .I0(reg_r4_pattern_generator_Z_2),
    .I1(n239_22),
    .I2(n236_26) 
);
defparam n239_s15.INIT=8'hCA;
  LUT3 n240_s15 (
    .F(n240_19),
    .I0(reg_r4_pattern_generator_Z_1),
    .I1(n240_22),
    .I2(n236_26) 
);
defparam n240_s15.INIT=8'hCA;
  LUT3 n243_s15 (
    .F(n243_19),
    .I0(ff_pattern_num[6]),
    .I1(n243_22),
    .I2(n236_26) 
);
defparam n243_s15.INIT=8'hCA;
  LUT3 n244_s15 (
    .F(n244_19),
    .I0(ff_pattern_num[5]),
    .I1(n244_22),
    .I2(n236_26) 
);
defparam n244_s15.INIT=8'hCA;
  LUT3 n245_s15 (
    .F(n245_19),
    .I0(ff_pattern_num[4]),
    .I1(n245_22),
    .I2(n236_26) 
);
defparam n245_s15.INIT=8'hCA;
  LUT3 n246_s15 (
    .F(n246_19),
    .I0(ff_pattern_num[3]),
    .I1(n246_22),
    .I2(n236_26) 
);
defparam n246_s15.INIT=8'hCA;
  LUT3 n247_s15 (
    .F(n247_19),
    .I0(ff_pattern_num[2]),
    .I1(n247_22),
    .I2(n236_26) 
);
defparam n247_s15.INIT=8'hCA;
  LUT3 n248_s15 (
    .F(n248_19),
    .I0(ff_pattern_num[1]),
    .I1(n248_22),
    .I2(n236_26) 
);
defparam n248_s15.INIT=8'hCA;
  LUT3 n249_s15 (
    .F(n249_19),
    .I0(ff_pattern_num[0]),
    .I1(n249_22),
    .I2(n236_26) 
);
defparam n249_s15.INIT=8'hCA;
  LUT3 n250_s15 (
    .F(n250_19),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n250_22),
    .I2(n236_26) 
);
defparam n250_s15.INIT=8'hCA;
  LUT3 n251_s15 (
    .F(n251_19),
    .I0(w_pre_dot_counter_y[1]),
    .I1(n251_22),
    .I2(n236_26) 
);
defparam n251_s15.INIT=8'hCA;
  LUT3 n252_s15 (
    .F(n252_19),
    .I0(w_pre_dot_counter_y[0]),
    .I1(n252_22),
    .I2(n236_26) 
);
defparam n252_s15.INIT=8'hCA;
  LUT3 n708_s7 (
    .F(n708_11),
    .I0(ff_prepattern[7]),
    .I1(ff_pattern[6]),
    .I2(n708_12) 
);
defparam n708_s7.INIT=8'hAC;
  LUT3 n709_s6 (
    .F(n709_10),
    .I0(ff_prepattern[6]),
    .I1(ff_pattern[5]),
    .I2(n708_12) 
);
defparam n709_s6.INIT=8'hAC;
  LUT3 n710_s6 (
    .F(n710_10),
    .I0(ff_prepattern[5]),
    .I1(ff_pattern[4]),
    .I2(n708_12) 
);
defparam n710_s6.INIT=8'hAC;
  LUT3 n711_s6 (
    .F(n711_10),
    .I0(ff_prepattern[4]),
    .I1(ff_pattern[3]),
    .I2(n708_12) 
);
defparam n711_s6.INIT=8'hAC;
  LUT3 n712_s6 (
    .F(n712_10),
    .I0(ff_prepattern[3]),
    .I1(ff_pattern[2]),
    .I2(n708_12) 
);
defparam n712_s6.INIT=8'hAC;
  LUT3 n713_s6 (
    .F(n713_10),
    .I0(ff_prepattern[2]),
    .I1(ff_pattern[1]),
    .I2(n708_12) 
);
defparam n713_s6.INIT=8'hAC;
  LUT3 n714_s6 (
    .F(n714_10),
    .I0(ff_prepattern[1]),
    .I1(ff_pattern[0]),
    .I2(n708_12) 
);
defparam n714_s6.INIT=8'hAC;
  LUT4 n507_s1 (
    .F(n507_4),
    .I0(ff_dot_counter24[2]),
    .I1(n507_5),
    .I2(n1017_7),
    .I3(n507_6) 
);
defparam n507_s1.INIT=16'h4000;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n733_s1.INIT=16'h1400;
  LUT4 ff_dot_counter24_3_s2 (
    .F(ff_dot_counter24_3_6),
    .I0(ff_dot_counter24[2]),
    .I1(n507_6),
    .I2(n100_12),
    .I3(n1018_6) 
);
defparam ff_dot_counter24_3_s2.INIT=16'hF800;
  LUT4 ff_tx_prewindow_x_s2 (
    .F(ff_tx_prewindow_x_6),
    .I0(ff_tx_prewindow_x_7),
    .I1(n100_6),
    .I2(n1018_6),
    .I3(n100_10) 
);
defparam ff_tx_prewindow_x_s2.INIT=16'hE000;
  LUT4 ff_tx_window_x_s2 (
    .F(ff_tx_window_x_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n166_5),
    .I3(n1017_7) 
);
defparam ff_tx_window_x_s2.INIT=16'h6000;
  LUT4 ff_pattern_num_7_s2 (
    .F(ff_pattern_num_7_6),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[1]),
    .I3(n1017_7) 
);
defparam ff_pattern_num_7_s2.INIT=16'h1800;
  LUT4 ff_tx_char_counter_start_of_line_11_s2 (
    .F(ff_tx_char_counter_start_of_line_11_6),
    .I0(n1011_4),
    .I1(ff_tx_char_counter_start_of_line_11_13),
    .I2(ff_tx_char_counter_start_of_line_11_8),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_tx_char_counter_start_of_line_11_s2.INIT=16'hF800;
  LUT4 ff_prepattern_7_s3 (
    .F(ff_prepattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_prepattern_7_10) 
);
defparam ff_prepattern_7_s3.INIT=16'hC200;
  LUT3 ff_blink_period_cnt_3_s2 (
    .F(ff_blink_period_cnt_3_6),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt_3_7),
    .I2(n1011_3) 
);
defparam ff_blink_period_cnt_3_s2.INIT=8'hD0;
  LUT4 ff_tx_vram_read_en_s2 (
    .F(ff_tx_vram_read_en_6),
    .I0(w_dot_state[0]),
    .I1(ff_tx_vram_read_en_7),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_tx_vram_read_en_s2.INIT=16'hD000;
  LUT4 ff_tx_vram_read_en2_s2 (
    .F(ff_tx_vram_read_en2_6),
    .I0(w_dot_state[0]),
    .I1(ff_tx_vram_read_en2_7),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_tx_vram_read_en2_s2.INIT=16'hD000;
  LUT4 ff_pattern_7_s2 (
    .F(ff_pattern_7_6),
    .I0(w_dot_state[1]),
    .I1(ff_pattern_7_7),
    .I2(n708_12),
    .I3(w_vdp_enable) 
);
defparam ff_pattern_7_s2.INIT=16'h4F00;
  LUT4 ff_tx_char_counter_x_6_s3 (
    .F(ff_tx_char_counter_x_6_8),
    .I0(ff_pattern_generator_7_9),
    .I1(ff_tx_char_counter_start_of_line_11_13),
    .I2(ff_tx_char_counter_x_6_9),
    .I3(n520_4) 
);
defparam ff_tx_char_counter_x_6_s3.INIT=16'hF888;
  LUT3 ff_ramadr_16_s4 (
    .F(ff_ramadr_16_7),
    .I0(ff_ramadr_16_10),
    .I1(ff_tx_prewindow_x),
    .I2(n520_4) 
);
defparam ff_ramadr_16_s4.INIT=8'h80;
  LUT2 n427_s7 (
    .F(n427_13),
    .I0(ff_tx_char_counter_x[0]),
    .I1(w_dot_state[1]) 
);
defparam n427_s7.INIT=4'h4;
  LUT3 n426_s7 (
    .F(n426_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(w_dot_state[1]) 
);
defparam n426_s7.INIT=8'h60;
  LUT4 n425_s7 (
    .F(n425_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(w_dot_state[1]) 
);
defparam n425_s7.INIT=16'h7800;
  LUT3 n424_s7 (
    .F(n424_13),
    .I0(n424_14),
    .I1(ff_tx_char_counter_x[3]),
    .I2(w_dot_state[1]) 
);
defparam n424_s7.INIT=8'h60;
  LUT3 n423_s7 (
    .F(n423_13),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_14),
    .I2(w_dot_state[1]) 
);
defparam n423_s7.INIT=8'h60;
  LUT4 n422_s7 (
    .F(n422_13),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_14),
    .I2(ff_tx_char_counter_x[5]),
    .I3(w_dot_state[1]) 
);
defparam n422_s7.INIT=16'h7800;
  LUT3 n421_s9 (
    .F(n421_15),
    .I0(n421_16),
    .I1(ff_tx_char_counter_x[6]),
    .I2(w_dot_state[1]) 
);
defparam n421_s9.INIT=8'h60;
  LUT3 n111_s2 (
    .F(n111_7),
    .I0(n100_12),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam n111_s2.INIT=8'h14;
  LUT3 n849_s2 (
    .F(n849_7),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt[0]),
    .I2(ff_blink_period_cnt[1]) 
);
defparam n849_s2.INIT=8'h28;
  LUT4 n848_s2 (
    .F(n848_7),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1016_4),
    .I3(ff_blink_period_cnt[2]) 
);
defparam n848_s2.INIT=16'h7080;
  LUT3 n847_s2 (
    .F(n847_7),
    .I0(n1016_4),
    .I1(n847_8),
    .I2(ff_blink_period_cnt[3]) 
);
defparam n847_s2.INIT=8'h28;
  LUT4 n818_s2 (
    .F(n818_7),
    .I0(ff_blink_clk_cnt[3]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[1]),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n818_s2.INIT=16'h0DF0;
  LUT3 n817_s2 (
    .F(n817_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]) 
);
defparam n817_s2.INIT=8'h78;
  LUT4 n816_s2 (
    .F(n816_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam n816_s2.INIT=16'h7D80;
  LUT3 n800_s1 (
    .F(n800_6),
    .I0(ff_blink_state),
    .I1(n800_7),
    .I2(n800_8) 
);
defparam n800_s1.INIT=8'h0D;
  LUT2 n689_s1 (
    .F(n689_6),
    .I0(ff_preblink[0]),
    .I1(n682_4) 
);
defparam n689_s1.INIT=4'h8;
  LUT4 n119_s2 (
    .F(n119_7),
    .I0(ff_dot_counter24[2]),
    .I1(n100_12),
    .I2(ff_dot_counter24[1]),
    .I3(ff_dot_counter24[0]) 
);
defparam n119_s2.INIT=16'h0130;
  LUT4 n118_s2 (
    .F(n118_7),
    .I0(ff_dot_counter24[1]),
    .I1(n100_12),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam n118_s2.INIT=16'h0230;
  LUT3 n241_s20 (
    .F(n241_22),
    .I0(reg_r10r3_color_Z_5),
    .I1(reg_r4_pattern_generator_Z_0),
    .I2(n236_26) 
);
defparam n241_s20.INIT=8'hAC;
  LUT3 n241_s19 (
    .F(n242_23),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[0]) 
);
defparam n241_s19.INIT=8'h1C;
  LUT3 n242_s19 (
    .F(n242_22),
    .I0(ff_pattern_num[7]),
    .I1(reg_r10r3_color_Z_4),
    .I2(n236_26) 
);
defparam n242_s19.INIT=8'hCA;
  LUT4 n1011_s1 (
    .F(n1011_4),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(w_pre_dot_counter_yp[6]),
    .I3(n973_6) 
);
defparam n1011_s1.INIT=16'h0100;
  LUT4 w_logical_vram_addr_nam_11_s2 (
    .F(w_logical_vram_addr_nam_11_5),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam w_logical_vram_addr_nam_11_s2.INIT=16'h0100;
  LUT4 n74_s1 (
    .F(n74_4),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(n74_5),
    .I3(reg_r1_disp_mode[1]) 
);
defparam n74_s1.INIT=16'h1000;
  LUT2 n100_s3 (
    .F(n100_6),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8) 
);
defparam n100_s3.INIT=4'h4;
  LUT4 n166_s2 (
    .F(n166_5),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(ff_sp_predraw_end_10) 
);
defparam n166_s2.INIT=16'h0100;
  LUT4 n682_s1 (
    .F(n682_4),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(n507_5) 
);
defparam n682_s1.INIT=16'h1000;
  LUT2 n1017_s2 (
    .F(n1017_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n1017_s2.INIT=4'h4;
  LUT3 n1016_s1 (
    .F(n1016_4),
    .I0(n1016_5),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_6) 
);
defparam n1016_s1.INIT=8'h71;
  LUT3 n236_s22 (
    .F(n236_26),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n236_s22.INIT=8'h35;
  LUT3 n708_s8 (
    .F(n708_12),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n708_s8.INIT=8'hD3;
  LUT2 n507_s2 (
    .F(n507_5),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]) 
);
defparam n507_s2.INIT=4'h1;
  LUT2 n507_s3 (
    .F(n507_6),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]) 
);
defparam n507_s3.INIT=4'h4;
  LUT4 ff_tx_prewindow_x_s3 (
    .F(ff_tx_prewindow_x_7),
    .I0(ff_tx_prewindow_x_8),
    .I1(w_pre_dot_counter_x[4]),
    .I2(w_pre_dot_counter_x[5]),
    .I3(w_pre_dot_counter_x[6]) 
);
defparam ff_tx_prewindow_x_s3.INIT=16'h8000;
  LUT3 ff_tx_char_counter_start_of_line_11_s4 (
    .F(ff_tx_char_counter_start_of_line_11_8),
    .I0(n969_5),
    .I1(ff_tx_prewindow_x_7),
    .I2(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s4.INIT=8'h80;
  LUT4 ff_blink_period_cnt_3_s3 (
    .F(ff_blink_period_cnt_3_7),
    .I0(ff_blink_clk_cnt[1]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[0]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam ff_blink_period_cnt_3_s3.INIT=16'h1000;
  LUT4 ff_tx_vram_read_en_s3 (
    .F(ff_tx_vram_read_en_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en_s3.INIT=16'h1400;
  LUT4 ff_tx_vram_read_en2_s3 (
    .F(ff_tx_vram_read_en2_7),
    .I0(ff_dot_counter24[0]),
    .I1(n507_5),
    .I2(ff_dot_counter24[2]),
    .I3(ff_tx_vram_read_en2_8) 
);
defparam ff_tx_vram_read_en2_s3.INIT=16'hF400;
  LUT4 ff_pattern_7_s3 (
    .F(ff_pattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam ff_pattern_7_s3.INIT=16'h0230;
  LUT4 ff_tx_char_counter_x_6_s4 (
    .F(ff_tx_char_counter_x_6_9),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_tx_vram_read_en2_8) 
);
defparam ff_tx_char_counter_x_6_s4.INIT=16'h2C00;
  LUT3 n424_s8 (
    .F(n424_14),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]) 
);
defparam n424_s8.INIT=8'h80;
  LUT4 n423_s8 (
    .F(n423_14),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(ff_tx_char_counter_x[3]) 
);
defparam n423_s8.INIT=16'h8000;
  LUT3 n421_s10 (
    .F(n421_16),
    .I0(ff_tx_char_counter_x[4]),
    .I1(ff_tx_char_counter_x[5]),
    .I2(n423_14) 
);
defparam n421_s10.INIT=8'h80;
  LUT3 n847_s3 (
    .F(n847_8),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(ff_blink_period_cnt[2]) 
);
defparam n847_s3.INIT=8'h80;
  LUT4 n800_s2 (
    .F(n800_7),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[2]),
    .I2(reg_r13_blink_period_Z[1]),
    .I3(reg_r13_blink_period_Z[0]) 
);
defparam n800_s2.INIT=16'h0001;
  LUT4 n800_s3 (
    .F(n800_8),
    .I0(reg_r13_blink_period_Z[7]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(reg_r13_blink_period_Z[5]),
    .I3(reg_r13_blink_period_Z[4]) 
);
defparam n800_s3.INIT=16'h0001;
  LUT2 n74_s2 (
    .F(n74_5),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]) 
);
defparam n74_s2.INIT=4'h4;
  LUT4 n100_s5 (
    .F(n100_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n100_s5.INIT=16'h0001;
  LUT3 n1016_s2 (
    .F(n1016_5),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[7]),
    .I2(ff_blink_state) 
);
defparam n1016_s2.INIT=8'h35;
  LUT3 n1016_s3 (
    .F(n1016_6),
    .I0(n1016_7),
    .I1(ff_blink_period_cnt[2]),
    .I2(n1016_8) 
);
defparam n1016_s3.INIT=8'h71;
  LUT2 n236_s23 (
    .F(n236_27),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]) 
);
defparam n236_s23.INIT=4'h1;
  LUT2 ff_tx_prewindow_x_s4 (
    .F(ff_tx_prewindow_x_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[7]) 
);
defparam ff_tx_prewindow_x_s4.INIT=4'h4;
  LUT2 ff_tx_vram_read_en2_s4 (
    .F(ff_tx_vram_read_en2_8),
    .I0(ff_dot_counter24[1]),
    .I1(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en2_s4.INIT=4'h4;
  LUT3 n1016_s4 (
    .F(n1016_7),
    .I0(reg_r13_blink_period_Z[2]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(ff_blink_state) 
);
defparam n1016_s4.INIT=8'h35;
  LUT3 n1016_s5 (
    .F(n1016_8),
    .I0(n1016_9),
    .I1(n1016_10),
    .I2(ff_blink_period_cnt[1]) 
);
defparam n1016_s5.INIT=8'h4D;
  LUT3 n1016_s6 (
    .F(n1016_9),
    .I0(reg_r13_blink_period_Z[1]),
    .I1(reg_r13_blink_period_Z[5]),
    .I2(ff_blink_state) 
);
defparam n1016_s6.INIT=8'h35;
  LUT4 n1016_s7 (
    .F(n1016_10),
    .I0(reg_r13_blink_period_Z[0]),
    .I1(reg_r13_blink_period_Z[4]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_state) 
);
defparam n1016_s7.INIT=16'h0C0A;
  LUT4 ff_ramadr_16_s6 (
    .F(ff_ramadr_16_10),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_dot_counter24[1]),
    .I3(n236_27) 
);
defparam ff_ramadr_16_s6.INIT=16'hF10F;
  LUT4 ff_prepattern_7_s5 (
    .F(ff_prepattern_7_10),
    .I0(ff_dot_counter24[2]),
    .I1(n1017_5),
    .I2(slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam ff_prepattern_7_s5.INIT=16'h4000;
  LUT4 n100_s6 (
    .F(n100_10),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n100_s6.INIT=16'h0008;
  LUT4 ff_tx_char_counter_start_of_line_11_s6 (
    .F(ff_tx_char_counter_start_of_line_11_11),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_char_counter_start_of_line_11_s6.INIT=16'h4000;
  LUT3 n1017_s3 (
    .F(n1017_7),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n1017_s3.INIT=8'h20;
  LUT4 n850_s3 (
    .F(n850_9),
    .I0(ff_blink_period_cnt[0]),
    .I1(n1016_5),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1016_6) 
);
defparam n850_s3.INIT=16'h1501;
  LUT4 n1016_s8 (
    .F(n1016_12),
    .I0(n1011_3),
    .I1(n1016_5),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1016_6) 
);
defparam n1016_s8.INIT=16'h80A8;
  LUT3 ff_tx_char_counter_start_of_line_11_s7 (
    .F(ff_tx_char_counter_start_of_line_11_13),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s7.INIT=8'h40;
  LUT3 n1011_s3 (
    .F(n1011_7),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_sp_predraw_end_10) 
);
defparam n1011_s3.INIT=8'h40;
  LUT3 n100_s7 (
    .F(n100_12),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(n100_10) 
);
defparam n100_s7.INIT=8'h40;
  LUT3 n1018_s2 (
    .F(n1018_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable) 
);
defparam n1018_s2.INIT=8'h40;
  LUT4 n715_s8 (
    .F(n715_15),
    .I0(ff_prepattern[0]),
    .I1(n74_4),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n715_s8.INIT=16'hA20A;
  LUT4 ff_is_foreground_s4 (
    .F(ff_is_foreground_9),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_is_foreground_s4.INIT=16'h2C00;
  LUT4 n252_s17 (
    .F(n252_22),
    .I0(w_tx_char_counter[0]),
    .I1(w_tx_char_counter[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n252_s17.INIT=16'hAAAC;
  LUT4 n251_s17 (
    .F(n251_22),
    .I0(w_tx_char_counter[1]),
    .I1(w_tx_char_counter[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n251_s17.INIT=16'hAAAC;
  LUT4 n250_s17 (
    .F(n250_22),
    .I0(w_tx_char_counter[2]),
    .I1(w_tx_char_counter[5]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n250_s17.INIT=16'hAAAC;
  LUT4 n249_s17 (
    .F(n249_22),
    .I0(w_tx_char_counter[3]),
    .I1(w_tx_char_counter[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n249_s17.INIT=16'hAAAC;
  LUT4 n248_s17 (
    .F(n248_22),
    .I0(w_tx_char_counter[4]),
    .I1(w_tx_char_counter[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n248_s17.INIT=16'hAAAC;
  LUT4 n247_s17 (
    .F(n247_22),
    .I0(w_tx_char_counter[5]),
    .I1(w_tx_char_counter[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n247_s17.INIT=16'hAAAC;
  LUT4 n246_s17 (
    .F(n246_22),
    .I0(w_tx_char_counter[6]),
    .I1(w_tx_char_counter[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n246_s17.INIT=16'hAAAC;
  LUT4 n245_s17 (
    .F(n245_22),
    .I0(w_tx_char_counter[7]),
    .I1(w_tx_char_counter[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n245_s17.INIT=16'hAAAC;
  LUT4 n244_s17 (
    .F(n244_22),
    .I0(w_tx_char_counter[8]),
    .I1(w_tx_char_counter[11]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n244_s17.INIT=16'hAAAC;
  LUT4 n243_s17 (
    .F(n243_22),
    .I0(w_tx_char_counter[9]),
    .I1(reg_r10r3_color_Z_3),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n243_s17.INIT=16'hAAAC;
  LUT4 n240_s17 (
    .F(n240_22),
    .I0(reg_r2_pattern_name_Z_2),
    .I1(reg_r10r3_color_Z_6),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n240_s17.INIT=16'hAAAC;
  LUT4 n239_s17 (
    .F(n239_22),
    .I0(reg_r2_pattern_name_Z_3),
    .I1(reg_r10r3_color_Z_7),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n239_s17.INIT=16'hAAAC;
  LUT4 n236_s24 (
    .F(n236_29),
    .I0(reg_r2_pattern_name_Z_6),
    .I1(reg_r10r3_color_Z_10),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n236_s24.INIT=16'hAAAC;
  LUT4 n112_s3 (
    .F(n112_9),
    .I0(ff_dot_counter24[3]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8),
    .I3(n100_10) 
);
defparam n112_s3.INIT=16'h4555;
  LUT4 n120_s4 (
    .F(n120_10),
    .I0(ff_dot_counter24[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8),
    .I3(n100_10) 
);
defparam n120_s4.INIT=16'h4555;
  LUT4 n361_s3 (
    .F(n361_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[0]) 
);
defparam n361_s3.INIT=16'hBF00;
  LUT4 n360_s3 (
    .F(n360_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[1]) 
);
defparam n360_s3.INIT=16'hBF00;
  LUT4 n359_s3 (
    .F(n359_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[2]) 
);
defparam n359_s3.INIT=16'hBF00;
  LUT4 n358_s3 (
    .F(n358_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[3]) 
);
defparam n358_s3.INIT=16'hBF00;
  LUT4 n357_s3 (
    .F(n357_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[4]) 
);
defparam n357_s3.INIT=16'hBF00;
  LUT4 n356_s3 (
    .F(n356_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[5]) 
);
defparam n356_s3.INIT=16'hBF00;
  LUT4 n355_s3 (
    .F(n355_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[6]) 
);
defparam n355_s3.INIT=16'hBF00;
  LUT4 n354_s3 (
    .F(n354_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[7]) 
);
defparam n354_s3.INIT=16'hBF00;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[8]) 
);
defparam n353_s3.INIT=16'hBF00;
  LUT4 n352_s3 (
    .F(n352_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[9]) 
);
defparam n352_s3.INIT=16'hBF00;
  LUT4 n351_s3 (
    .F(n351_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[10]) 
);
defparam n351_s3.INIT=16'hBF00;
  LUT4 n350_s3 (
    .F(n350_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[11]) 
);
defparam n350_s3.INIT=16'hBF00;
  DFFRE ff_dot_counter24_3_s0 (
    .Q(ff_dot_counter24[3]),
    .D(n112_9),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_2_s0 (
    .Q(ff_dot_counter24[2]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_1_s0 (
    .Q(ff_dot_counter24[1]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_0_s0 (
    .Q(ff_dot_counter24[0]),
    .D(n120_10),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_prewindow_x_s0 (
    .Q(ff_tx_prewindow_x),
    .D(n100_12),
    .CLK(w_video_clk),
    .CE(ff_tx_prewindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_window_x_s0 (
    .Q(ff_tx_window_x),
    .D(n166_4),
    .CLK(w_video_clk),
    .CE(ff_tx_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_16_s0 (
    .Q(w_vram_address_text12_16),
    .D(n236_24),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_13_s0 (
    .Q(w_vram_address_text12_13),
    .D(n239_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_12_s0 (
    .Q(w_vram_address_text12_12),
    .D(n240_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_11_s0 (
    .Q(w_vram_address_text12_11),
    .D(n241_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_10_s0 (
    .Q(w_vram_address_text12_10),
    .D(n242_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_9_s0 (
    .Q(w_vram_address_text12_9),
    .D(n243_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_8_s0 (
    .Q(w_vram_address_text12_8),
    .D(n244_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_7_s0 (
    .Q(w_vram_address_text12_7),
    .D(n245_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_6_s0 (
    .Q(w_vram_address_text12_6),
    .D(n246_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_5_s0 (
    .Q(w_vram_address_text12_5),
    .D(n247_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_4_s0 (
    .Q(w_vram_address_text12_4),
    .D(n248_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_3_s0 (
    .Q(w_vram_address_text12_3),
    .D(n249_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_2_s0 (
    .Q(w_vram_address_text12_2),
    .D(n250_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_1_s0 (
    .Q(w_vram_address_text12_1),
    .D(n251_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_0_s0 (
    .Q(w_vram_address_text12_0),
    .D(n252_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en_s0 (
    .Q(ff_tx_vram_read_en),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en2_s0 (
    .Q(ff_tx_vram_read_en2),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en2_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_6_s0 (
    .Q(ff_tx_char_counter_x[6]),
    .D(n421_15),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_5_s0 (
    .Q(ff_tx_char_counter_x[5]),
    .D(n422_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_4_s0 (
    .Q(ff_tx_char_counter_x[4]),
    .D(n423_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_3_s0 (
    .Q(ff_tx_char_counter_x[3]),
    .D(n424_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_2_s0 (
    .Q(ff_tx_char_counter_x[2]),
    .D(n425_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_1_s0 (
    .Q(ff_tx_char_counter_x[1]),
    .D(n426_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_0_s0 (
    .Q(ff_tx_char_counter_x[0]),
    .D(n427_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_7_s0 (
    .Q(ff_preblink[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_6_s0 (
    .Q(ff_preblink[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_5_s0 (
    .Q(ff_preblink[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_4_s0 (
    .Q(ff_preblink[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_3_s0 (
    .Q(ff_preblink[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_2_s0 (
    .Q(ff_preblink[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_1_s0 (
    .Q(ff_preblink[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_0_s0 (
    .Q(ff_preblink[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_11_s0 (
    .Q(ff_tx_char_counter_start_of_line[11]),
    .D(n350_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_10_s0 (
    .Q(ff_tx_char_counter_start_of_line[10]),
    .D(n351_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_9_s0 (
    .Q(ff_tx_char_counter_start_of_line[9]),
    .D(n352_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_8_s0 (
    .Q(ff_tx_char_counter_start_of_line[8]),
    .D(n353_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_7_s0 (
    .Q(ff_tx_char_counter_start_of_line[7]),
    .D(n354_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_6_s0 (
    .Q(ff_tx_char_counter_start_of_line[6]),
    .D(n355_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_5_s0 (
    .Q(ff_tx_char_counter_start_of_line[5]),
    .D(n356_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_4_s0 (
    .Q(ff_tx_char_counter_start_of_line[4]),
    .D(n357_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_3_s0 (
    .Q(ff_tx_char_counter_start_of_line[3]),
    .D(n358_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_2_s0 (
    .Q(ff_tx_char_counter_start_of_line[2]),
    .D(n359_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_1_s0 (
    .Q(ff_tx_char_counter_start_of_line[1]),
    .D(n360_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_0_s0 (
    .Q(ff_tx_char_counter_start_of_line[0]),
    .D(n361_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFE ff_prepattern_7_s0 (
    .Q(ff_prepattern[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_6_s0 (
    .Q(ff_prepattern[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_5_s0 (
    .Q(ff_prepattern[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_4_s0 (
    .Q(ff_prepattern[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_3_s0 (
    .Q(ff_prepattern[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_2_s0 (
    .Q(ff_prepattern[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_1_s0 (
    .Q(ff_prepattern[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_0_s0 (
    .Q(ff_prepattern[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFRE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n708_11),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n709_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n710_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n711_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n712_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n713_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n714_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n715_15),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_is_foreground_s0 (
    .Q(ff_is_foreground),
    .D(ff_pattern[7]),
    .CLK(w_video_clk),
    .CE(ff_is_foreground_9),
    .RESET(n36_6) 
);
  DFFRE ff_blink_7_s0 (
    .Q(ff_blink[7]),
    .D(n682_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_6_s0 (
    .Q(ff_blink[6]),
    .D(n683_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_5_s0 (
    .Q(ff_blink[5]),
    .D(n684_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_4_s0 (
    .Q(ff_blink[4]),
    .D(n685_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_3_s0 (
    .Q(ff_blink[3]),
    .D(n686_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_2_s0 (
    .Q(ff_blink[2]),
    .D(n687_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_1_s0 (
    .Q(ff_blink[1]),
    .D(n688_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_0_s0 (
    .Q(ff_blink[0]),
    .D(n689_6),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_state_s0 (
    .Q(ff_blink_state),
    .D(n800_6),
    .CLK(w_video_clk),
    .CE(n1016_12),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_3_s0 (
    .Q(ff_blink_clk_cnt[3]),
    .D(n816_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_2_s0 (
    .Q(ff_blink_clk_cnt[2]),
    .D(n817_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_1_s0 (
    .Q(ff_blink_clk_cnt[1]),
    .D(n818_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_0_s0 (
    .Q(ff_blink_clk_cnt[0]),
    .D(n819_9),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_3_s0 (
    .Q(ff_blink_period_cnt[3]),
    .D(n847_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_2_s0 (
    .Q(ff_blink_period_cnt[2]),
    .D(n848_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_1_s0 (
    .Q(ff_blink_period_cnt[1]),
    .D(n849_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_0_s0 (
    .Q(ff_blink_period_cnt[0]),
    .D(n850_9),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_4_s0 (
    .Q(ff_dot_counter24[4]),
    .D(n111_7),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  ALU w_tx_char_counter_0_s (
    .SUM(w_tx_char_counter[0]),
    .COUT(w_tx_char_counter_0_2),
    .I0(ff_tx_char_counter_start_of_line[0]),
    .I1(ff_tx_char_counter_x[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_tx_char_counter_0_s.ALU_MODE=0;
  ALU w_tx_char_counter_1_s (
    .SUM(w_tx_char_counter[1]),
    .COUT(w_tx_char_counter_1_2),
    .I0(ff_tx_char_counter_start_of_line[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I3(GND),
    .CIN(w_tx_char_counter_0_2) 
);
defparam w_tx_char_counter_1_s.ALU_MODE=0;
  ALU w_tx_char_counter_2_s (
    .SUM(w_tx_char_counter[2]),
    .COUT(w_tx_char_counter_2_2),
    .I0(ff_tx_char_counter_start_of_line[2]),
    .I1(ff_tx_char_counter_x[2]),
    .I3(GND),
    .CIN(w_tx_char_counter_1_2) 
);
defparam w_tx_char_counter_2_s.ALU_MODE=0;
  ALU w_tx_char_counter_3_s (
    .SUM(w_tx_char_counter[3]),
    .COUT(w_tx_char_counter_3_2),
    .I0(ff_tx_char_counter_start_of_line[3]),
    .I1(ff_tx_char_counter_x[3]),
    .I3(GND),
    .CIN(w_tx_char_counter_2_2) 
);
defparam w_tx_char_counter_3_s.ALU_MODE=0;
  ALU w_tx_char_counter_4_s (
    .SUM(w_tx_char_counter[4]),
    .COUT(w_tx_char_counter_4_2),
    .I0(ff_tx_char_counter_start_of_line[4]),
    .I1(ff_tx_char_counter_x[4]),
    .I3(GND),
    .CIN(w_tx_char_counter_3_2) 
);
defparam w_tx_char_counter_4_s.ALU_MODE=0;
  ALU w_tx_char_counter_5_s (
    .SUM(w_tx_char_counter[5]),
    .COUT(w_tx_char_counter_5_2),
    .I0(ff_tx_char_counter_start_of_line[5]),
    .I1(ff_tx_char_counter_x[5]),
    .I3(GND),
    .CIN(w_tx_char_counter_4_2) 
);
defparam w_tx_char_counter_5_s.ALU_MODE=0;
  ALU w_tx_char_counter_6_s (
    .SUM(w_tx_char_counter[6]),
    .COUT(w_tx_char_counter_6_2),
    .I0(ff_tx_char_counter_start_of_line[6]),
    .I1(ff_tx_char_counter_x[6]),
    .I3(GND),
    .CIN(w_tx_char_counter_5_2) 
);
defparam w_tx_char_counter_6_s.ALU_MODE=0;
  ALU w_tx_char_counter_7_s (
    .SUM(w_tx_char_counter[7]),
    .COUT(w_tx_char_counter_7_2),
    .I0(ff_tx_char_counter_start_of_line[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_6_2) 
);
defparam w_tx_char_counter_7_s.ALU_MODE=0;
  ALU w_tx_char_counter_8_s (
    .SUM(w_tx_char_counter[8]),
    .COUT(w_tx_char_counter_8_2),
    .I0(ff_tx_char_counter_start_of_line[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_7_2) 
);
defparam w_tx_char_counter_8_s.ALU_MODE=0;
  ALU w_tx_char_counter_9_s (
    .SUM(w_tx_char_counter[9]),
    .COUT(w_tx_char_counter_9_2),
    .I0(ff_tx_char_counter_start_of_line[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_8_2) 
);
defparam w_tx_char_counter_9_s.ALU_MODE=0;
  ALU w_tx_char_counter_10_s (
    .SUM(w_tx_char_counter[10]),
    .COUT(w_tx_char_counter_10_2),
    .I0(ff_tx_char_counter_start_of_line[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_9_2) 
);
defparam w_tx_char_counter_10_s.ALU_MODE=0;
  ALU w_tx_char_counter_11_s (
    .SUM(w_tx_char_counter[11]),
    .COUT(w_tx_char_counter_11_0_COUT),
    .I0(ff_tx_char_counter_start_of_line[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_10_2) 
);
defparam w_tx_char_counter_11_s.ALU_MODE=0;
  MUX2_LUT5 w_color_code_text12_3_s (
    .O(w_color_code_text12[3]),
    .I0(n86_2),
    .I1(w_tx_color_7_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_2_s (
    .O(w_color_code_text12[2]),
    .I0(n87_2),
    .I1(w_tx_color_6_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_1_s (
    .O(w_color_code_text12[1]),
    .I0(n88_2),
    .I1(w_tx_color_5_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_0_s (
    .O(w_color_code_text12[0]),
    .I0(n89_2),
    .I1(w_tx_color_4_2),
    .S0(n83_3) 
);
  MUX2_LUT5 n241_s17 (
    .O(n241_20),
    .I0(n241_22),
    .I1(w_logical_vram_addr_nam[11]),
    .S0(n242_23) 
);
  MUX2_LUT5 n242_s17 (
    .O(n242_20),
    .I0(n242_22),
    .I1(w_logical_vram_addr_nam[10]),
    .S0(n242_23) 
);
  INV n819_s4 (
    .O(n819_9),
    .I(ff_blink_clk_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  w_video_clk,
  n36_6,
  n1017_7,
  n1514_4,
  w_vdp_enable,
  n1018_6,
  n1561_5,
  n313_5,
  w_vram_data_Z,
  reg_r26_h_scroll_Z,
  w_pre_dot_counter_x,
  w_dot_state,
  w_eight_dot_state,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_y,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  n520_4,
  n570_4,
  ff_pattern_generator_7_7,
  n586_6,
  ff_pattern_generator_7_9,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_color_code_graphic123m
)
;
input w_video_clk;
input n36_6;
input n1017_7;
input n1514_4;
input w_vdp_enable;
input n1018_6;
input n1561_5;
input n313_5;
input [7:0] w_vram_data_Z;
input [7:3] reg_r26_h_scroll_Z;
input [7:3] w_pre_dot_counter_x;
input [1:0] w_dot_state;
input [2:0] w_eight_dot_state;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [7:0] w_pre_dot_counter_y;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input reg_r10r3_color_Z_0;
input reg_r10r3_color_Z_1;
input reg_r10r3_color_Z_2;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output n520_4;
output n570_4;
output ff_pattern_generator_7_7;
output n586_6;
output ff_pattern_generator_7_9;
output w_vram_address_graphic123m_0;
output w_vram_address_graphic123m_1;
output w_vram_address_graphic123m_2;
output w_vram_address_graphic123m_3;
output w_vram_address_graphic123m_4;
output w_vram_address_graphic123m_5;
output w_vram_address_graphic123m_6;
output w_vram_address_graphic123m_7;
output w_vram_address_graphic123m_8;
output w_vram_address_graphic123m_9;
output w_vram_address_graphic123m_10;
output w_vram_address_graphic123m_11;
output w_vram_address_graphic123m_12;
output w_vram_address_graphic123m_13;
output w_vram_address_graphic123m_16;
output [3:0] w_color_code_graphic123m;
wire n213_3;
wire n214_3;
wire n215_3;
wire n216_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n399_3;
wire n400_3;
wire n538_3;
wire ff_vram_address_13_5;
wire n127_11;
wire n128_11;
wire n129_11;
wire n130_11;
wire n131_11;
wire n132_11;
wire n133_11;
wire n134_11;
wire n135_11;
wire n136_11;
wire n137_11;
wire n138_11;
wire n139_11;
wire n140_11;
wire n124_11;
wire n213_4;
wire n554_4;
wire n127_12;
wire n128_12;
wire n128_13;
wire n129_12;
wire n129_13;
wire n130_12;
wire n131_12;
wire n132_12;
wire n133_12;
wire n134_12;
wire n135_12;
wire n136_12;
wire n136_13;
wire n137_12;
wire n138_12;
wire n138_13;
wire n139_12;
wire n139_13;
wire n140_12;
wire n140_13;
wire n124_12;
wire n213_5;
wire n127_13;
wire n128_14;
wire n129_14;
wire n130_13;
wire n131_13;
wire n132_13;
wire n133_13;
wire n134_13;
wire n138_14;
wire n139_14;
wire n140_14;
wire n570_6;
wire n394_6;
wire n554_6;
wire n401_8;
wire n124_15;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire [7:0] ff_pre_pattern_num;
wire [7:0] ff_pre_pattern_generator;
wire [7:0] ff_pre_color;
wire [7:0] ff_color;
wire [7:0] ff_pattern_generator;
wire [7:3] w_dot_counter_x;
wire VCC;
wire GND;
  LUT3 n520_s1 (
    .F(n520_4),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n520_s1.INIT=8'h80;
  LUT3 n213_s0 (
    .F(n213_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(n213_4) 
);
defparam n213_s0.INIT=8'hCA;
  LUT3 n214_s0 (
    .F(n214_3),
    .I0(ff_color[6]),
    .I1(ff_color[2]),
    .I2(n213_4) 
);
defparam n214_s0.INIT=8'hCA;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_color[5]),
    .I1(ff_color[1]),
    .I2(n213_4) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(ff_color[4]),
    .I1(ff_color[0]),
    .I2(n213_4) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n394_s0 (
    .F(n394_3),
    .I0(ff_pre_pattern_generator[7]),
    .I1(ff_pattern_generator[6]),
    .I2(n394_6) 
);
defparam n394_s0.INIT=8'hAC;
  LUT3 n395_s0 (
    .F(n395_3),
    .I0(ff_pre_pattern_generator[6]),
    .I1(ff_pattern_generator[5]),
    .I2(n394_6) 
);
defparam n395_s0.INIT=8'hAC;
  LUT3 n396_s0 (
    .F(n396_3),
    .I0(ff_pre_pattern_generator[5]),
    .I1(ff_pattern_generator[4]),
    .I2(n394_6) 
);
defparam n396_s0.INIT=8'hAC;
  LUT3 n397_s0 (
    .F(n397_3),
    .I0(ff_pre_pattern_generator[4]),
    .I1(ff_pattern_generator[3]),
    .I2(n394_6) 
);
defparam n397_s0.INIT=8'hAC;
  LUT3 n398_s0 (
    .F(n398_3),
    .I0(ff_pre_pattern_generator[3]),
    .I1(ff_pattern_generator[2]),
    .I2(n394_6) 
);
defparam n398_s0.INIT=8'hAC;
  LUT3 n399_s0 (
    .F(n399_3),
    .I0(ff_pre_pattern_generator[2]),
    .I1(ff_pattern_generator[1]),
    .I2(n394_6) 
);
defparam n399_s0.INIT=8'hAC;
  LUT3 n400_s0 (
    .F(n400_3),
    .I0(ff_pre_pattern_generator[1]),
    .I1(ff_pattern_generator[0]),
    .I2(n394_6) 
);
defparam n400_s0.INIT=8'hAC;
  LUT4 n538_s0 (
    .F(n538_3),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1018_6) 
);
defparam n538_s0.INIT=16'h1000;
  LUT4 ff_vram_address_13_s2 (
    .F(ff_vram_address_13_5),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n520_4) 
);
defparam ff_vram_address_13_s2.INIT=16'h0B00;
  LUT2 n127_s7 (
    .F(n127_11),
    .I0(w_eight_dot_state[2]),
    .I1(n127_12) 
);
defparam n127_s7.INIT=4'h1;
  LUT4 n128_s7 (
    .F(n128_11),
    .I0(n586_6),
    .I1(reg_r2_pattern_name_Z_2),
    .I2(n128_12),
    .I3(n128_13) 
);
defparam n128_s7.INIT=16'hFFF8;
  LUT4 n129_s7 (
    .F(n129_11),
    .I0(n586_6),
    .I1(reg_r2_pattern_name_Z_1),
    .I2(n129_12),
    .I3(n129_13) 
);
defparam n129_s7.INIT=16'hFFF8;
  LUT3 n130_s7 (
    .F(n130_11),
    .I0(n586_6),
    .I1(reg_r2_pattern_name_Z_0),
    .I2(n130_12) 
);
defparam n130_s7.INIT=8'hF8;
  LUT3 n131_s7 (
    .F(n131_11),
    .I0(n586_6),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n131_12) 
);
defparam n131_s7.INIT=8'hF8;
  LUT3 n132_s7 (
    .F(n132_11),
    .I0(n586_6),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n132_12) 
);
defparam n132_s7.INIT=8'hF8;
  LUT3 n133_s7 (
    .F(n133_11),
    .I0(n586_6),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n133_12) 
);
defparam n133_s7.INIT=8'hF8;
  LUT3 n134_s7 (
    .F(n134_11),
    .I0(n586_6),
    .I1(w_pre_dot_counter_y[4]),
    .I2(n134_12) 
);
defparam n134_s7.INIT=8'hF8;
  LUT4 n135_s7 (
    .F(n135_11),
    .I0(n135_12),
    .I1(ff_pre_pattern_num[2]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(n586_6) 
);
defparam n135_s7.INIT=16'hF444;
  LUT4 n136_s7 (
    .F(n136_11),
    .I0(ff_pre_pattern_num[7]),
    .I1(n554_4),
    .I2(n136_12),
    .I3(n136_13) 
);
defparam n136_s7.INIT=16'h80FF;
  LUT4 n137_s7 (
    .F(n137_11),
    .I0(ff_pre_pattern_num[6]),
    .I1(n554_4),
    .I2(n136_12),
    .I3(n137_12) 
);
defparam n137_s7.INIT=16'h80FF;
  LUT4 n138_s7 (
    .F(n138_11),
    .I0(n138_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n138_13) 
);
defparam n138_s7.INIT=16'h0310;
  LUT4 n139_s7 (
    .F(n139_11),
    .I0(n139_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n139_13) 
);
defparam n139_s7.INIT=16'h0310;
  LUT4 n140_s7 (
    .F(n140_11),
    .I0(n140_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n140_13) 
);
defparam n140_s7.INIT=16'h0310;
  LUT4 n124_s7 (
    .F(n124_11),
    .I0(n1561_5),
    .I1(reg_r4_pattern_generator_Z_5),
    .I2(n124_12),
    .I3(n124_15) 
);
defparam n124_s7.INIT=16'hFFF8;
  LUT3 n213_s1 (
    .F(n213_4),
    .I0(ff_pattern_generator[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n213_5) 
);
defparam n213_s1.INIT=8'hC5;
  LUT3 n554_s1 (
    .F(n554_4),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]) 
);
defparam n554_s1.INIT=8'h40;
  LUT2 n570_s1 (
    .F(n570_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam n570_s1.INIT=4'h1;
  LUT2 ff_pattern_generator_7_s3 (
    .F(ff_pattern_generator_7_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s3.INIT=4'h1;
  LUT4 n127_s8 (
    .F(n127_12),
    .I0(reg_r4_pattern_generator_Z_2),
    .I1(reg_r10r3_color_Z_7),
    .I2(w_eight_dot_state[1]),
    .I3(n127_13) 
);
defparam n127_s8.INIT=16'h5F30;
  LUT4 n128_s8 (
    .F(n128_12),
    .I0(n136_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n1561_5),
    .I3(reg_r4_pattern_generator_Z_1) 
);
defparam n128_s8.INIT=16'hE000;
  LUT4 n128_s9 (
    .F(n128_13),
    .I0(reg_r4_pattern_generator_Z_1),
    .I1(n128_14),
    .I2(n213_5),
    .I3(n554_4) 
);
defparam n128_s9.INIT=16'hAC00;
  LUT4 n129_s8 (
    .F(n129_12),
    .I0(n136_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n1561_5),
    .I3(reg_r4_pattern_generator_Z_0) 
);
defparam n129_s8.INIT=16'hE000;
  LUT4 n129_s9 (
    .F(n129_13),
    .I0(reg_r4_pattern_generator_Z_0),
    .I1(n129_14),
    .I2(n213_5),
    .I3(n554_4) 
);
defparam n129_s9.INIT=16'hAC00;
  LUT4 n130_s8 (
    .F(n130_12),
    .I0(n136_12),
    .I1(n1561_5),
    .I2(n130_13),
    .I3(ff_pre_pattern_num[7]) 
);
defparam n130_s8.INIT=16'hFCA0;
  LUT4 n131_s8 (
    .F(n131_12),
    .I0(n136_12),
    .I1(n1561_5),
    .I2(n131_13),
    .I3(ff_pre_pattern_num[6]) 
);
defparam n131_s8.INIT=16'hFCA0;
  LUT4 n132_s8 (
    .F(n132_12),
    .I0(n136_12),
    .I1(n1561_5),
    .I2(n132_13),
    .I3(ff_pre_pattern_num[5]) 
);
defparam n132_s8.INIT=16'hFCA0;
  LUT4 n133_s8 (
    .F(n133_12),
    .I0(n136_12),
    .I1(n1561_5),
    .I2(n133_13),
    .I3(ff_pre_pattern_num[4]) 
);
defparam n133_s8.INIT=16'hFCA0;
  LUT4 n134_s8 (
    .F(n134_12),
    .I0(n136_12),
    .I1(n1561_5),
    .I2(n134_13),
    .I3(ff_pre_pattern_num[3]) 
);
defparam n134_s8.INIT=16'hFCA0;
  LUT3 n135_s8 (
    .F(n135_12),
    .I0(n136_12),
    .I1(n554_4),
    .I2(n1561_5) 
);
defparam n135_s8.INIT=8'h0B;
  LUT4 n136_s8 (
    .F(n136_12),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n313_5) 
);
defparam n136_s8.INIT=16'h0100;
  LUT4 n136_s9 (
    .F(n136_13),
    .I0(n586_6),
    .I1(w_dot_counter_x[7]),
    .I2(n135_12),
    .I3(ff_pre_pattern_num[1]) 
);
defparam n136_s9.INIT=16'h7077;
  LUT4 n137_s8 (
    .F(n137_12),
    .I0(n586_6),
    .I1(w_dot_counter_x[6]),
    .I2(n135_12),
    .I3(ff_pre_pattern_num[0]) 
);
defparam n137_s8.INIT=16'h7077;
  LUT3 n138_s8 (
    .F(n138_12),
    .I0(w_pre_dot_counter_y[4]),
    .I1(n138_14),
    .I2(n213_5) 
);
defparam n138_s8.INIT=8'h53;
  LUT4 n138_s9 (
    .F(n138_13),
    .I0(w_dot_counter_x[5]),
    .I1(w_pre_dot_counter_y[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n138_s9.INIT=16'h0CFA;
  LUT3 n139_s8 (
    .F(n139_12),
    .I0(w_pre_dot_counter_y[3]),
    .I1(n139_14),
    .I2(n213_5) 
);
defparam n139_s8.INIT=8'h53;
  LUT4 n139_s9 (
    .F(n139_13),
    .I0(w_dot_counter_x[4]),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n139_s9.INIT=16'h0CFA;
  LUT3 n140_s8 (
    .F(n140_12),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n140_14),
    .I2(n213_5) 
);
defparam n140_s8.INIT=8'h53;
  LUT4 n140_s9 (
    .F(n140_13),
    .I0(w_dot_counter_x[3]),
    .I1(w_pre_dot_counter_y[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n140_s9.INIT=16'h0CFA;
  LUT4 n124_s8 (
    .F(n124_12),
    .I0(reg_r10r3_color_Z_10),
    .I1(reg_r4_pattern_generator_Z_5),
    .I2(n213_5),
    .I3(n554_4) 
);
defparam n124_s8.INIT=16'hCA00;
  LUT4 n213_s2 (
    .F(n213_5),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n213_s2.INIT=16'h0100;
  LUT4 n127_s9 (
    .F(n127_13),
    .I0(reg_r2_pattern_name_Z_3),
    .I1(n213_5),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n127_s9.INIT=16'hCFF5;
  LUT3 n128_s10 (
    .F(n128_14),
    .I0(n136_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(reg_r10r3_color_Z_6) 
);
defparam n128_s10.INIT=8'hE0;
  LUT3 n129_s10 (
    .F(n129_14),
    .I0(n136_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(reg_r10r3_color_Z_5) 
);
defparam n129_s10.INIT=8'hE0;
  LUT3 n130_s9 (
    .F(n130_13),
    .I0(n213_5),
    .I1(reg_r10r3_color_Z_4),
    .I2(n554_4) 
);
defparam n130_s9.INIT=8'hE0;
  LUT3 n131_s9 (
    .F(n131_13),
    .I0(n213_5),
    .I1(reg_r10r3_color_Z_3),
    .I2(n554_4) 
);
defparam n131_s9.INIT=8'hE0;
  LUT3 n132_s9 (
    .F(n132_13),
    .I0(n213_5),
    .I1(reg_r10r3_color_Z_2),
    .I2(n554_4) 
);
defparam n132_s9.INIT=8'hE0;
  LUT3 n133_s9 (
    .F(n133_13),
    .I0(n213_5),
    .I1(reg_r10r3_color_Z_1),
    .I2(n554_4) 
);
defparam n133_s9.INIT=8'hE0;
  LUT3 n134_s9 (
    .F(n134_13),
    .I0(n213_5),
    .I1(reg_r10r3_color_Z_0),
    .I2(n554_4) 
);
defparam n134_s9.INIT=8'hE0;
  LUT3 n138_s10 (
    .F(n138_14),
    .I0(w_pre_dot_counter_y[2]),
    .I1(ff_pre_pattern_num[5]),
    .I2(n136_12) 
);
defparam n138_s10.INIT=8'hCA;
  LUT3 n139_s10 (
    .F(n139_14),
    .I0(w_pre_dot_counter_y[1]),
    .I1(ff_pre_pattern_num[4]),
    .I2(n136_12) 
);
defparam n139_s10.INIT=8'hCA;
  LUT3 n140_s10 (
    .F(n140_14),
    .I0(w_pre_dot_counter_y[0]),
    .I1(ff_pre_pattern_num[3]),
    .I2(n136_12) 
);
defparam n140_s10.INIT=8'hCA;
  LUT3 n586_s2 (
    .F(n586_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n586_s2.INIT=8'h01;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1018_6) 
);
defparam n570_s2.INIT=16'h0200;
  LUT3 n394_s2 (
    .F(n394_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n586_6) 
);
defparam n394_s2.INIT=8'h10;
  LUT3 ff_pattern_generator_7_s4 (
    .F(ff_pattern_generator_7_9),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s4.INIT=8'h02;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(n1018_6),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n554_s2.INIT=16'h2000;
  LUT4 n401_s2 (
    .F(n401_8),
    .I0(ff_pre_pattern_generator[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n586_6) 
);
defparam n401_s2.INIT=16'h0200;
  LUT4 n124_s10 (
    .F(n124_15),
    .I0(reg_r2_pattern_name_Z_6),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n124_s10.INIT=16'h0002;
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vram_address_graphic123m_13),
    .D(n127_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vram_address_graphic123m_12),
    .D(n128_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vram_address_graphic123m_11),
    .D(n129_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vram_address_graphic123m_10),
    .D(n130_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vram_address_graphic123m_9),
    .D(n131_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vram_address_graphic123m_8),
    .D(n132_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vram_address_graphic123m_7),
    .D(n133_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vram_address_graphic123m_6),
    .D(n134_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vram_address_graphic123m_5),
    .D(n135_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vram_address_graphic123m_4),
    .D(n136_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vram_address_graphic123m_3),
    .D(n137_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vram_address_graphic123m_2),
    .D(n138_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vram_address_graphic123m_1),
    .D(n139_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vram_address_graphic123m_0),
    .D(n140_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_3_s0 (
    .Q(w_color_code_graphic123m[3]),
    .D(n213_3),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_2_s0 (
    .Q(w_color_code_graphic123m[2]),
    .D(n214_3),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_1_s0 (
    .Q(w_color_code_graphic123m[1]),
    .D(n215_3),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_0_s0 (
    .Q(w_color_code_graphic123m[0]),
    .D(n216_3),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_7_s0 (
    .Q(ff_pre_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_6_s0 (
    .Q(ff_pre_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_5_s0 (
    .Q(ff_pre_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_4_s0 (
    .Q(ff_pre_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_3_s0 (
    .Q(ff_pre_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_2_s0 (
    .Q(ff_pre_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_1_s0 (
    .Q(ff_pre_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_0_s0 (
    .Q(ff_pre_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_7_s0 (
    .Q(ff_pre_pattern_generator[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_6_s0 (
    .Q(ff_pre_pattern_generator[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_5_s0 (
    .Q(ff_pre_pattern_generator[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_4_s0 (
    .Q(ff_pre_pattern_generator[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_3_s0 (
    .Q(ff_pre_pattern_generator[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_2_s0 (
    .Q(ff_pre_pattern_generator[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_1_s0 (
    .Q(ff_pre_pattern_generator[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_0_s0 (
    .Q(ff_pre_pattern_generator[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_7_s0 (
    .Q(ff_pre_color[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_6_s0 (
    .Q(ff_pre_color[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_5_s0 (
    .Q(ff_pre_color[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_4_s0 (
    .Q(ff_pre_color[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_3_s0 (
    .Q(ff_pre_color[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_2_s0 (
    .Q(ff_pre_color[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_1_s0 (
    .Q(ff_pre_color[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_0_s0 (
    .Q(ff_pre_color[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(ff_pre_color[7]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(ff_pre_color[6]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(ff_pre_color[5]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(ff_pre_color[4]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(ff_pre_color[3]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(ff_pre_color[2]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(ff_pre_color[1]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(ff_pre_color[0]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_7_s0 (
    .Q(ff_pattern_generator[7]),
    .D(n394_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_6_s0 (
    .Q(ff_pattern_generator[6]),
    .D(n395_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_5_s0 (
    .Q(ff_pattern_generator[5]),
    .D(n396_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_4_s0 (
    .Q(ff_pattern_generator[4]),
    .D(n397_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_3_s0 (
    .Q(ff_pattern_generator[3]),
    .D(n398_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_2_s0 (
    .Q(ff_pattern_generator[2]),
    .D(n399_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_1_s0 (
    .Q(ff_pattern_generator[1]),
    .D(n400_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_0_s0 (
    .Q(ff_pattern_generator[0]),
    .D(n401_8),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vram_address_graphic123m_16),
    .D(n124_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(reg_r26_h_scroll_Z[3]),
    .I1(w_pre_dot_counter_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(reg_r26_h_scroll_Z[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(reg_r26_h_scroll_Z[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(reg_r26_h_scroll_Z[6]),
    .I1(w_pre_dot_counter_x[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(reg_r26_h_scroll_Z[7]),
    .I1(w_pre_dot_counter_x[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_ram_256byte (
  w_video_clk,
  w_vdp_enable,
  w_ram_we,
  w_fifo_address,
  w_fifo_wdata,
  n13_5,
  w_fifo_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_we;
input [7:0] w_fifo_address;
input [7:0] w_fifo_wdata;
output n13_5;
output [7:0] w_fifo_rdata;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_fifo_address[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_fifo_address[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_fifo_address[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_fifo_address[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_fifo_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_fifo_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_fifo_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_fifo_wdata[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_fifo_wdata[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_fifo_wdata[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_fifo_wdata[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_fifo_wdata[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_fifo_wdata[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_fifo_wdata[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_fifo_wdata[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_fifo_address[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_fifo_rdata[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  INV n13_s2 (
    .O(n13_5),
    .I(w_vdp_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte */
module vdp_graphic4567 (
  w_video_clk,
  n36_6,
  n1017_7,
  w_vdp_enable,
  ff_pattern_generator_7_7,
  n1011_7,
  n100_6,
  n1018_6,
  n586_6,
  reg_r25_yae_Z,
  n520_4,
  n1976_9,
  reg_r25_yjk_Z,
  n494_25,
  n2432_5,
  n570_4,
  n313_5,
  ff_pattern_generator_7_9,
  slot_reset_n_d,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r26_h_scroll_Z,
  w_dot_state,
  ff_dram_address,
  ff_rdata,
  w_eight_dot_state,
  reg_r0_disp_mode,
  w_pre_dot_counter_y,
  reg_r1_disp_mode,
  w_yjk_en,
  pcolorcode_7_6,
  n575_15,
  pcolorcode_7_10,
  n1514_4,
  n13_5,
  w_color_code_graphic4567,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16
)
;
input w_video_clk;
input n36_6;
input n1017_7;
input w_vdp_enable;
input ff_pattern_generator_7_7;
input n1011_7;
input n100_6;
input n1018_6;
input n586_6;
input reg_r25_yae_Z;
input n520_4;
input n1976_9;
input reg_r25_yjk_Z;
input n494_25;
input n2432_5;
input n570_4;
input n313_5;
input ff_pattern_generator_7_9;
input slot_reset_n_d;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [7:2] w_pre_dot_counter_x;
input [7:3] reg_r26_h_scroll_Z;
input [1:0] w_dot_state;
input [16:16] ff_dram_address;
input [7:0] ff_rdata;
input [2:0] w_eight_dot_state;
input [3:1] reg_r0_disp_mode;
input [6:0] w_pre_dot_counter_y;
input [1:0] reg_r1_disp_mode;
output w_yjk_en;
output pcolorcode_7_6;
output n575_15;
output pcolorcode_7_10;
output n1514_4;
output n13_5;
output [7:0] w_color_code_graphic4567;
output [5:0] w_yjk_r;
output [5:0] w_yjk_g;
output [5:0] w_yjk_b;
output w_vram_address_graphic4567_0;
output w_vram_address_graphic4567_1;
output w_vram_address_graphic4567_2;
output w_vram_address_graphic4567_3;
output w_vram_address_graphic4567_4;
output w_vram_address_graphic4567_5;
output w_vram_address_graphic4567_6;
output w_vram_address_graphic4567_7;
output w_vram_address_graphic4567_8;
output w_vram_address_graphic4567_9;
output w_vram_address_graphic4567_10;
output w_vram_address_graphic4567_11;
output w_vram_address_graphic4567_12;
output w_vram_address_graphic4567_13;
output w_vram_address_graphic4567_16;
wire w_ram_we;
wire n576_8;
wire n577_8;
wire n578_8;
wire n579_8;
wire n990_14;
wire n991_14;
wire n992_14;
wire n993_14;
wire n994_14;
wire n102_4;
wire n110_4;
wire n118_4;
wire ff_fifo_write_address_7_6;
wire ff_fifo_read_address_7_6;
wire pcolorcode_7_4;
wire ff_fifo_write_7;
wire n995_18;
wire n510_8;
wire n575_12;
wire n574_12;
wire n573_12;
wire n572_13;
wire n454_13;
wire n453_13;
wire n452_13;
wire n451_13;
wire n450_13;
wire n449_13;
wire n448_13;
wire n447_13;
wire n370_6;
wire n367_6;
wire n850_6;
wire n849_6;
wire n848_6;
wire n847_6;
wire n844_6;
wire n838_6;
wire w_pix_7_4;
wire w_pix_6_4;
wire w_pix_5_4;
wire w_pix_4_4;
wire w_pix_3_4;
wire w_pix_2_4;
wire w_pix_1_4;
wire w_pix_0_4;
wire n576_9;
wire n576_10;
wire n577_9;
wire n578_9;
wire n579_9;
wire n990_15;
wire n991_15;
wire n992_15;
wire n993_15;
wire n994_15;
wire ff_fifo_read_address_7_7;
wire ff_fifo_write_8;
wire n451_14;
wire n450_14;
wire n448_14;
wire n447_14;
wire n369_7;
wire n368_7;
wire n366_7;
wire n365_7;
wire w_b_0_8;
wire w_b_2_8;
wire w_b_3_8;
wire w_b_4_8;
wire w_b_5_8;
wire ff_fifo_read_address_7_10;
wire n990_18;
wire ff_local_dot_counter_x_8_8;
wire n126_7;
wire n1344_5;
wire n365_9;
wire n366_9;
wire n368_9;
wire n369_9;
wire n371_8;
wire n372_8;
wire n851_8;
wire n852_8;
wire n853_8;
wire n854_8;
wire n855_8;
wire n856_8;
wire n857_8;
wire n858_8;
wire n859_8;
wire n860_8;
wire p_vram_address_16_7;
wire n996_21;
wire n600_6;
wire ff_fifo_write;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_r_yjk_6_0_COUT;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_g_yjk_6_0_COUT;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjkp_0_3;
wire n703_2;
wire n703_3;
wire n702_2;
wire n702_3;
wire n701_2;
wire n701_3;
wire n700_2;
wire n700_3;
wire n699_2;
wire n699_3;
wire n698_2;
wire n698_3;
wire n697_2;
wire n697_3;
wire n696_2;
wire n696_0_COUT;
wire [7:0] w_fifo_address;
wire [7:0] w_fifo_wdata;
wire [7:0] w_pix;
wire [5:0] w_b;
wire [5:0] w_g;
wire [5:0] w_r;
wire [7:0] ff_fifo3;
wire [7:0] ff_fifo2;
wire [7:0] ff_fifo1;
wire [7:0] ff_fifo0;
wire [7:0] ff_pix0;
wire [7:0] ff_pix1;
wire [7:0] ff_pix2;
wire [7:0] ff_pix3;
wire [7:0] ff_fifo_write_address;
wire [7:0] ff_fifo_read_address;
wire [3:0] ff_color_data;
wire [6:0] ff_pattern_name_base_address;
wire [7:1] ff_local_dot_counter_x;
wire [6:0] w_r_yjk;
wire [6:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:3] w_dot_counter_x;
wire [7:2] w_b_y;
wire [0:0] w_b_yjkp;
wire [7:0] w_fifo_rdata;
wire VCC;
wire GND;
  LUT3 w_fifo_address_7_s0 (
    .F(w_fifo_address[7]),
    .I0(ff_fifo_write_address[7]),
    .I1(ff_fifo_read_address[7]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_7_s0.INIT=8'hAC;
  LUT3 w_fifo_address_6_s0 (
    .F(w_fifo_address[6]),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_write_address[6]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_6_s0.INIT=8'hCA;
  LUT3 w_fifo_address_5_s0 (
    .F(w_fifo_address[5]),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_5_s0.INIT=8'hCA;
  LUT3 w_fifo_address_4_s0 (
    .F(w_fifo_address[4]),
    .I0(ff_fifo_read_address[4]),
    .I1(ff_fifo_write_address[4]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_4_s0.INIT=8'hCA;
  LUT3 w_fifo_address_3_s0 (
    .F(w_fifo_address[3]),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_write_address[3]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_3_s0.INIT=8'hCA;
  LUT3 w_fifo_address_2_s0 (
    .F(w_fifo_address[2]),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_2_s0.INIT=8'hCA;
  LUT3 w_fifo_address_1_s0 (
    .F(w_fifo_address[1]),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_1_s0.INIT=8'hCA;
  LUT3 w_fifo_address_0_s0 (
    .F(w_fifo_address[0]),
    .I0(ff_fifo_read_address[0]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_0_s0.INIT=8'hCA;
  LUT3 w_fifo_wdata_7_s0 (
    .F(w_fifo_wdata[7]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[7]) 
);
defparam w_fifo_wdata_7_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_6_s0 (
    .F(w_fifo_wdata[6]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[6]) 
);
defparam w_fifo_wdata_6_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_5_s0 (
    .F(w_fifo_wdata[5]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[5]) 
);
defparam w_fifo_wdata_5_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_4_s0 (
    .F(w_fifo_wdata[4]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[4]) 
);
defparam w_fifo_wdata_4_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_3_s0 (
    .F(w_fifo_wdata[3]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[3]) 
);
defparam w_fifo_wdata_3_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_2_s0 (
    .F(w_fifo_wdata[2]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[2]) 
);
defparam w_fifo_wdata_2_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_1_s0 (
    .F(w_fifo_wdata[1]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[1]) 
);
defparam w_fifo_wdata_1_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_0_s0 (
    .F(w_fifo_wdata[0]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[0]) 
);
defparam w_fifo_wdata_0_s0.INIT=8'h90;
  LUT2 w_ram_we_s0 (
    .F(w_ram_we),
    .I0(w_vdp_enable),
    .I1(ff_fifo_write) 
);
defparam w_ram_we_s0.INIT=4'h8;
  LUT4 w_pix_7_s0 (
    .F(w_pix[7]),
    .I0(ff_pix1[7]),
    .I1(ff_pix3[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_7_4) 
);
defparam w_pix_7_s0.INIT=16'hA0CF;
  LUT4 w_pix_6_s0 (
    .F(w_pix[6]),
    .I0(ff_pix1[6]),
    .I1(ff_pix3[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_6_4) 
);
defparam w_pix_6_s0.INIT=16'hA0CF;
  LUT4 w_pix_5_s0 (
    .F(w_pix[5]),
    .I0(ff_pix1[5]),
    .I1(ff_pix3[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_5_4) 
);
defparam w_pix_5_s0.INIT=16'hA0CF;
  LUT4 w_pix_4_s0 (
    .F(w_pix[4]),
    .I0(ff_pix1[4]),
    .I1(ff_pix3[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_4_4) 
);
defparam w_pix_4_s0.INIT=16'hA0CF;
  LUT4 w_pix_3_s0 (
    .F(w_pix[3]),
    .I0(ff_pix1[3]),
    .I1(ff_pix3[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_3_4) 
);
defparam w_pix_3_s0.INIT=16'hA0CF;
  LUT4 w_pix_2_s0 (
    .F(w_pix[2]),
    .I0(ff_pix1[2]),
    .I1(ff_pix3[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_2_4) 
);
defparam w_pix_2_s0.INIT=16'hA0CF;
  LUT4 w_pix_1_s0 (
    .F(w_pix[1]),
    .I0(ff_pix1[1]),
    .I1(ff_pix3[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_1_4) 
);
defparam w_pix_1_s0.INIT=16'hA0CF;
  LUT4 w_pix_0_s0 (
    .F(w_pix[0]),
    .I0(ff_pix1[0]),
    .I1(ff_pix3[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_0_4) 
);
defparam w_pix_0_s0.INIT=16'hA0CF;
  LUT4 n576_s4 (
    .F(n576_8),
    .I0(w_pix[7]),
    .I1(n576_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n576_s4.INIT=16'h33AC;
  LUT4 n577_s4 (
    .F(n577_8),
    .I0(w_pix[6]),
    .I1(n577_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n577_s4.INIT=16'h33AC;
  LUT4 n578_s4 (
    .F(n578_8),
    .I0(w_pix[5]),
    .I1(n578_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n578_s4.INIT=16'h33AC;
  LUT4 n579_s4 (
    .F(n579_8),
    .I0(w_pix[4]),
    .I1(n579_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n579_s4.INIT=16'h33AC;
  LUT4 n990_s10 (
    .F(n990_14),
    .I0(w_dot_counter_x[7]),
    .I1(n990_15),
    .I2(ff_local_dot_counter_x[7]),
    .I3(n990_18) 
);
defparam n990_s10.INIT=16'h3CAA;
  LUT4 n991_s10 (
    .F(n991_14),
    .I0(w_dot_counter_x[6]),
    .I1(n991_15),
    .I2(ff_local_dot_counter_x[6]),
    .I3(n990_18) 
);
defparam n991_s10.INIT=16'h3CAA;
  LUT4 n992_s10 (
    .F(n992_14),
    .I0(w_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[5]),
    .I2(n992_15),
    .I3(n990_18) 
);
defparam n992_s10.INIT=16'h3CAA;
  LUT4 n993_s10 (
    .F(n993_14),
    .I0(w_dot_counter_x[4]),
    .I1(n993_15),
    .I2(ff_local_dot_counter_x[4]),
    .I3(n990_18) 
);
defparam n993_s10.INIT=16'h3CAA;
  LUT4 n994_s10 (
    .F(n994_14),
    .I0(w_dot_counter_x[3]),
    .I1(n994_15),
    .I2(ff_local_dot_counter_x[3]),
    .I3(n990_18) 
);
defparam n994_s10.INIT=16'h3CAA;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_7) 
);
defparam n102_s1.INIT=8'h80;
  LUT3 n110_s1 (
    .F(n110_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_7) 
);
defparam n110_s1.INIT=8'h40;
  LUT3 n118_s1 (
    .F(n118_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_7) 
);
defparam n118_s1.INIT=8'h40;
  LUT4 ff_fifo_write_address_7_s2 (
    .F(ff_fifo_write_address_7_6),
    .I0(ff_pattern_generator_7_7),
    .I1(w_ram_we),
    .I2(n1011_7),
    .I3(n1514_4) 
);
defparam ff_fifo_write_address_7_s2.INIT=16'hF444;
  LUT4 ff_fifo_read_address_7_s2 (
    .F(ff_fifo_read_address_7_6),
    .I0(n100_6),
    .I1(ff_fifo_read_address_7_7),
    .I2(ff_fifo_read_address_7_10),
    .I3(w_vdp_enable) 
);
defparam ff_fifo_read_address_7_s2.INIT=16'hF800;
  LUT4 pcolorcode_7_s2 (
    .F(pcolorcode_7_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(n1018_6),
    .I2(pcolorcode_7_10),
    .I3(n1017_7) 
);
defparam pcolorcode_7_s2.INIT=16'hFF40;
  LUT4 ff_fifo_write_s3 (
    .F(ff_fifo_write_7),
    .I0(w_vdp_enable),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_8),
    .I3(w_dot_state[1]) 
);
defparam ff_fifo_write_s3.INIT=16'h2AA8;
  LUT3 n995_s12 (
    .F(n995_18),
    .I0(n990_18),
    .I1(ff_local_dot_counter_x[2]),
    .I2(ff_local_dot_counter_x[1]) 
);
defparam n995_s12.INIT=8'h28;
  LUT3 n510_s3 (
    .F(n510_8),
    .I0(n586_6),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n510_s3.INIT=8'hC1;
  LUT4 n575_s6 (
    .F(n575_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[4]) 
);
defparam n575_s6.INIT=16'h0100;
  LUT4 n574_s6 (
    .F(n574_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[5]) 
);
defparam n574_s6.INIT=16'h0100;
  LUT4 n573_s6 (
    .F(n573_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[6]) 
);
defparam n573_s6.INIT=16'h0100;
  LUT4 n572_s7 (
    .F(n572_13),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[7]) 
);
defparam n572_s7.INIT=16'h0100;
  LUT2 n454_s7 (
    .F(n454_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[0]) 
);
defparam n454_s7.INIT=4'h1;
  LUT3 n453_s7 (
    .F(n453_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n453_s7.INIT=8'h14;
  LUT4 n452_s7 (
    .F(n452_13),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_read_address[0]),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[2]) 
);
defparam n452_s7.INIT=16'h0708;
  LUT3 n451_s7 (
    .F(n451_13),
    .I0(w_dot_state[1]),
    .I1(n451_14),
    .I2(ff_fifo_read_address[3]) 
);
defparam n451_s7.INIT=8'h14;
  LUT3 n450_s7 (
    .F(n450_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n450_s7.INIT=8'h14;
  LUT4 n449_s7 (
    .F(n449_13),
    .I0(ff_fifo_read_address[4]),
    .I1(n450_14),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[5]) 
);
defparam n449_s7.INIT=16'h0708;
  LUT3 n448_s7 (
    .F(n448_13),
    .I0(w_dot_state[1]),
    .I1(n448_14),
    .I2(ff_fifo_read_address[6]) 
);
defparam n448_s7.INIT=8'h14;
  LUT3 n447_s7 (
    .F(n447_13),
    .I0(w_dot_state[1]),
    .I1(n447_14),
    .I2(ff_fifo_read_address[7]) 
);
defparam n447_s7.INIT=8'h14;
  LUT4 n370_s1 (
    .F(n370_6),
    .I0(ff_fifo_write_address[1]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[2]) 
);
defparam n370_s1.INIT=16'h0708;
  LUT4 n367_s1 (
    .F(n367_6),
    .I0(ff_fifo_write_address[4]),
    .I1(n368_7),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[5]) 
);
defparam n367_s1.INIT=16'h0708;
  LUT3 n850_s1 (
    .F(n850_6),
    .I0(w_pre_dot_counter_y[3]),
    .I1(ff_pattern_name_base_address[0]),
    .I2(n520_4) 
);
defparam n850_s1.INIT=8'h80;
  LUT3 n849_s1 (
    .F(n849_6),
    .I0(w_pre_dot_counter_y[4]),
    .I1(ff_pattern_name_base_address[1]),
    .I2(n520_4) 
);
defparam n849_s1.INIT=8'h80;
  LUT3 n848_s1 (
    .F(n848_6),
    .I0(ff_pattern_name_base_address[2]),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n520_4) 
);
defparam n848_s1.INIT=8'h80;
  LUT3 n847_s1 (
    .F(n847_6),
    .I0(w_pre_dot_counter_y[6]),
    .I1(ff_pattern_name_base_address[3]),
    .I2(n520_4) 
);
defparam n847_s1.INIT=8'h80;
  LUT3 n844_s1 (
    .F(n844_6),
    .I0(n1976_9),
    .I1(n520_4),
    .I2(ff_pattern_name_base_address[6]) 
);
defparam n844_s1.INIT=8'h40;
  LUT3 n838_s1 (
    .F(n838_6),
    .I0(w_pix[3]),
    .I1(reg_r25_yae_Z),
    .I2(reg_r25_yjk_Z) 
);
defparam n838_s1.INIT=8'h70;
  LUT2 w_b_0_s2 (
    .F(w_b[0]),
    .I0(n696_2),
    .I1(w_b_0_8) 
);
defparam w_b_0_s2.INIT=4'h1;
  LUT4 w_b_1_s2 (
    .F(w_b[1]),
    .I0(w_b_0_8),
    .I1(n702_2),
    .I2(n703_2),
    .I3(n696_2) 
);
defparam w_b_1_s2.INIT=16'h007D;
  LUT4 w_b_2_s2 (
    .F(w_b[2]),
    .I0(w_b_0_8),
    .I1(w_b_2_8),
    .I2(n701_2),
    .I3(n696_2) 
);
defparam w_b_2_s2.INIT=16'h007D;
  LUT4 w_b_3_s2 (
    .F(w_b[3]),
    .I0(w_b_0_8),
    .I1(w_b_3_8),
    .I2(n700_2),
    .I3(n696_2) 
);
defparam w_b_3_s2.INIT=16'h007D;
  LUT4 w_b_4_s2 (
    .F(w_b[4]),
    .I0(w_b_0_8),
    .I1(n699_2),
    .I2(w_b_4_8),
    .I3(n696_2) 
);
defparam w_b_4_s2.INIT=16'h007D;
  LUT4 w_b_5_s2 (
    .F(w_b[5]),
    .I0(n696_2),
    .I1(n698_2),
    .I2(n697_2),
    .I3(w_b_5_8) 
);
defparam w_b_5_s2.INIT=16'h1554;
  LUT2 w_g_0_s2 (
    .F(w_g[0]),
    .I0(w_g_yjk[6]),
    .I1(w_g_yjk[5]) 
);
defparam w_g_0_s2.INIT=4'h4;
  LUT3 w_g_1_s2 (
    .F(w_g[1]),
    .I0(w_g_yjk[0]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_1_s2.INIT=8'h0E;
  LUT3 w_g_2_s2 (
    .F(w_g[2]),
    .I0(w_g_yjk[1]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_2_s2.INIT=8'h0E;
  LUT3 w_g_3_s2 (
    .F(w_g[3]),
    .I0(w_g_yjk[2]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_3_s2.INIT=8'h0E;
  LUT3 w_g_4_s2 (
    .F(w_g[4]),
    .I0(w_g_yjk[3]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_4_s2.INIT=8'h0E;
  LUT3 w_g_5_s2 (
    .F(w_g[5]),
    .I0(w_g_yjk[4]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_5_s2.INIT=8'h0E;
  LUT2 w_r_0_s2 (
    .F(w_r[0]),
    .I0(w_r_yjk[6]),
    .I1(w_r_yjk[5]) 
);
defparam w_r_0_s2.INIT=4'h4;
  LUT3 w_r_1_s2 (
    .F(w_r[1]),
    .I0(w_r_yjk[0]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_1_s2.INIT=8'h0E;
  LUT3 w_r_2_s2 (
    .F(w_r[2]),
    .I0(w_r_yjk[1]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_2_s2.INIT=8'h0E;
  LUT3 w_r_3_s2 (
    .F(w_r[3]),
    .I0(w_r_yjk[2]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_3_s2.INIT=8'h0E;
  LUT3 w_r_4_s2 (
    .F(w_r[4]),
    .I0(w_r_yjk[3]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_4_s2.INIT=8'h0E;
  LUT3 w_r_5_s2 (
    .F(w_r[5]),
    .I0(w_r_yjk[4]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_5_s2.INIT=8'h0E;
  LUT4 w_pix_7_s1 (
    .F(w_pix_7_4),
    .I0(ff_pix0[7]),
    .I1(ff_pix2[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_7_s1.INIT=16'h03F5;
  LUT4 w_pix_6_s1 (
    .F(w_pix_6_4),
    .I0(ff_pix0[6]),
    .I1(ff_pix2[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_6_s1.INIT=16'h03F5;
  LUT4 w_pix_5_s1 (
    .F(w_pix_5_4),
    .I0(ff_pix0[5]),
    .I1(ff_pix2[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_5_s1.INIT=16'h03F5;
  LUT4 w_pix_4_s1 (
    .F(w_pix_4_4),
    .I0(ff_pix0[4]),
    .I1(ff_pix2[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_4_s1.INIT=16'h03F5;
  LUT4 w_pix_3_s1 (
    .F(w_pix_3_4),
    .I0(ff_pix0[3]),
    .I1(ff_pix2[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_3_s1.INIT=16'h03F5;
  LUT4 w_pix_2_s1 (
    .F(w_pix_2_4),
    .I0(ff_pix0[2]),
    .I1(ff_pix2[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_2_s1.INIT=16'h03F5;
  LUT4 w_pix_1_s1 (
    .F(w_pix_1_4),
    .I0(ff_pix0[1]),
    .I1(ff_pix2[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_1_s1.INIT=16'h03F5;
  LUT4 w_pix_0_s1 (
    .F(w_pix_0_4),
    .I0(ff_pix0[0]),
    .I1(ff_pix2[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_0_s1.INIT=16'h03F5;
  LUT4 n576_s5 (
    .F(n576_9),
    .I0(w_pix[3]),
    .I1(ff_color_data[3]),
    .I2(n1976_9),
    .I3(w_dot_state[1]) 
);
defparam n576_s5.INIT=16'h33AC;
  LUT4 n576_s6 (
    .F(n576_10),
    .I0(n575_15),
    .I1(reg_r25_yae_Z),
    .I2(n1976_9),
    .I3(w_eight_dot_state[0]) 
);
defparam n576_s6.INIT=16'hE0EE;
  LUT4 n577_s5 (
    .F(n577_9),
    .I0(w_pix[2]),
    .I1(ff_color_data[2]),
    .I2(n1976_9),
    .I3(w_dot_state[1]) 
);
defparam n577_s5.INIT=16'h33AC;
  LUT4 n578_s5 (
    .F(n578_9),
    .I0(w_pix[1]),
    .I1(ff_color_data[1]),
    .I2(n1976_9),
    .I3(w_dot_state[1]) 
);
defparam n578_s5.INIT=16'h33AC;
  LUT4 n579_s5 (
    .F(n579_9),
    .I0(w_pix[0]),
    .I1(ff_color_data[0]),
    .I2(n1976_9),
    .I3(w_dot_state[1]) 
);
defparam n579_s5.INIT=16'h33AC;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[6]),
    .I2(n992_15) 
);
defparam n990_s11.INIT=8'h80;
  LUT2 n991_s11 (
    .F(n991_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(n992_15) 
);
defparam n991_s11.INIT=4'h8;
  LUT4 n992_s11 (
    .F(n992_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]),
    .I3(ff_local_dot_counter_x[4]) 
);
defparam n992_s11.INIT=16'h8000;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]) 
);
defparam n993_s11.INIT=8'h80;
  LUT2 n994_s11 (
    .F(n994_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]) 
);
defparam n994_s11.INIT=4'h8;
  LUT4 ff_fifo_read_address_7_s3 (
    .F(ff_fifo_read_address_7_7),
    .I0(w_pre_dot_counter_x[3]),
    .I1(n494_25),
    .I2(w_pre_dot_counter_x[2]),
    .I3(n2432_5) 
);
defparam ff_fifo_read_address_7_s3.INIT=16'h1000;
  LUT4 ff_fifo_write_s4 (
    .F(ff_fifo_write_8),
    .I0(pcolorcode_7_10),
    .I1(n570_4),
    .I2(w_eight_dot_state[2]),
    .I3(w_dot_state[0]) 
);
defparam ff_fifo_write_s4.INIT=16'h7DCF;
  LUT3 n451_s8 (
    .F(n451_14),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n451_s8.INIT=8'h80;
  LUT4 n450_s8 (
    .F(n450_14),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_read_address[2]),
    .I2(ff_fifo_read_address[1]),
    .I3(ff_fifo_read_address[0]) 
);
defparam n450_s8.INIT=16'h8000;
  LUT3 n448_s8 (
    .F(n448_14),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n448_s8.INIT=8'h80;
  LUT4 n447_s8 (
    .F(n447_14),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_read_address[5]),
    .I2(ff_fifo_read_address[4]),
    .I3(n450_14) 
);
defparam n447_s8.INIT=16'h8000;
  LUT3 n369_s2 (
    .F(n369_7),
    .I0(ff_fifo_write_address[2]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write_address[0]) 
);
defparam n369_s2.INIT=8'h80;
  LUT4 n368_s2 (
    .F(n368_7),
    .I0(ff_fifo_write_address[3]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n368_s2.INIT=16'h8000;
  LUT3 n366_s2 (
    .F(n366_7),
    .I0(ff_fifo_write_address[5]),
    .I1(ff_fifo_write_address[4]),
    .I2(n368_7) 
);
defparam n366_s2.INIT=8'h80;
  LUT4 n365_s2 (
    .F(n365_7),
    .I0(ff_fifo_write_address[6]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n365_s2.INIT=16'h8000;
  LUT4 w_b_0_s3 (
    .F(w_b_0_8),
    .I0(n699_2),
    .I1(n698_2),
    .I2(w_b_4_8),
    .I3(n697_2) 
);
defparam w_b_0_s3.INIT=16'h807F;
  LUT2 w_b_2_s3 (
    .F(w_b_2_8),
    .I0(n702_2),
    .I1(n703_2) 
);
defparam w_b_2_s3.INIT=4'h8;
  LUT3 w_b_3_s3 (
    .F(w_b_3_8),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2) 
);
defparam w_b_3_s3.INIT=8'h80;
  LUT4 w_b_4_s3 (
    .F(w_b_4_8),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2),
    .I3(n700_2) 
);
defparam w_b_4_s3.INIT=16'h8000;
  LUT2 w_b_5_s3 (
    .F(w_b_5_8),
    .I0(n699_2),
    .I1(w_b_4_8) 
);
defparam w_b_5_s3.INIT=4'h8;
  LUT2 pcolorcode_7_s4 (
    .F(pcolorcode_7_6),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam pcolorcode_7_s4.INIT=4'h8;
  LUT4 n575_s8 (
    .F(n575_15),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n313_5) 
);
defparam n575_s8.INIT=16'h2C00;
  LUT4 ff_fifo_read_address_7_s5 (
    .F(ff_fifo_read_address_7_10),
    .I0(n1976_9),
    .I1(w_eight_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam ff_fifo_read_address_7_s5.INIT=16'h0B00;
  LUT3 n990_s13 (
    .F(n990_18),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n990_s13.INIT=8'h56;
  LUT4 ff_local_dot_counter_x_8_s3 (
    .F(ff_local_dot_counter_x_8_8),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_local_dot_counter_x_8_s3.INIT=16'h1F00;
  LUT3 n126_s3 (
    .F(n126_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_7) 
);
defparam n126_s3.INIT=8'h10;
  LUT3 n1344_s1 (
    .F(n1344_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n1344_s1.INIT=8'h10;
  LUT4 n365_s3 (
    .F(n365_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n365_7),
    .I3(ff_fifo_write_address[7]) 
);
defparam n365_s3.INIT=16'h0EE0;
  LUT4 n366_s3 (
    .F(n366_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n366_7),
    .I3(ff_fifo_write_address[6]) 
);
defparam n366_s3.INIT=16'h0EE0;
  LUT4 n368_s3 (
    .F(n368_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n368_s3.INIT=16'h0EE0;
  LUT4 n369_s3 (
    .F(n369_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n369_7),
    .I3(ff_fifo_write_address[3]) 
);
defparam n369_s3.INIT=16'h0EE0;
  LUT4 n371_s2 (
    .F(n371_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n371_s2.INIT=16'h0EE0;
  LUT3 n372_s2 (
    .F(n372_8),
    .I0(ff_fifo_write_address[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n372_s2.INIT=8'h54;
  LUT4 pcolorcode_7_s6 (
    .F(pcolorcode_7_10),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam pcolorcode_7_s6.INIT=16'h1000;
  LUT4 n851_s2 (
    .F(n851_8),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n851_s2.INIT=16'h8000;
  LUT4 n852_s2 (
    .F(n852_8),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n852_s2.INIT=16'h8000;
  LUT4 n853_s2 (
    .F(n853_8),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n853_s2.INIT=16'h8000;
  LUT4 n854_s2 (
    .F(n854_8),
    .I0(ff_local_dot_counter_x[7]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n854_s2.INIT=16'h8000;
  LUT4 n855_s2 (
    .F(n855_8),
    .I0(ff_local_dot_counter_x[6]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n855_s2.INIT=16'h8000;
  LUT4 n856_s2 (
    .F(n856_8),
    .I0(ff_local_dot_counter_x[5]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n856_s2.INIT=16'h8000;
  LUT4 n857_s2 (
    .F(n857_8),
    .I0(ff_local_dot_counter_x[4]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n857_s2.INIT=16'h8000;
  LUT4 n858_s2 (
    .F(n858_8),
    .I0(ff_local_dot_counter_x[3]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n858_s2.INIT=16'h8000;
  LUT4 n859_s2 (
    .F(n859_8),
    .I0(ff_local_dot_counter_x[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n859_s2.INIT=16'h8000;
  LUT4 n860_s2 (
    .F(n860_8),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n860_s2.INIT=16'h8000;
  LUT4 p_vram_address_16_s4 (
    .F(p_vram_address_16_7),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(slot_reset_n_d) 
);
defparam p_vram_address_16_s4.INIT=16'h80FF;
  LUT4 n996_s14 (
    .F(n996_21),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n996_s14.INIT=16'h1114;
  LUT4 n1514_s0 (
    .F(n1514_4),
    .I0(ff_pattern_generator_7_9),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n1514_s0.INIT=16'h0002;
  LUT4 n600_s2 (
    .F(n600_6),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n576_10) 
);
defparam n600_s2.INIT=16'h2000;
  DFFE ff_fifo3_6_s0 (
    .Q(ff_fifo3[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_5_s0 (
    .Q(ff_fifo3[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_4_s0 (
    .Q(ff_fifo3[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_3_s0 (
    .Q(ff_fifo3[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_2_s0 (
    .Q(ff_fifo3[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_1_s0 (
    .Q(ff_fifo3[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_0_s0 (
    .Q(ff_fifo3[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo2_7_s0 (
    .Q(ff_fifo2[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_6_s0 (
    .Q(ff_fifo2[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_5_s0 (
    .Q(ff_fifo2[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_4_s0 (
    .Q(ff_fifo2[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_3_s0 (
    .Q(ff_fifo2[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_2_s0 (
    .Q(ff_fifo2[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_1_s0 (
    .Q(ff_fifo2[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_0_s0 (
    .Q(ff_fifo2[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo1_7_s0 (
    .Q(ff_fifo1[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_6_s0 (
    .Q(ff_fifo1[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_5_s0 (
    .Q(ff_fifo1[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_4_s0 (
    .Q(ff_fifo1[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_3_s0 (
    .Q(ff_fifo1[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_2_s0 (
    .Q(ff_fifo1[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_1_s0 (
    .Q(ff_fifo1[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_0_s0 (
    .Q(ff_fifo1[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo0_7_s0 (
    .Q(ff_fifo0[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_6_s0 (
    .Q(ff_fifo0[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_5_s0 (
    .Q(ff_fifo0[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_4_s0 (
    .Q(ff_fifo0[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_3_s0 (
    .Q(ff_fifo0[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_2_s0 (
    .Q(ff_fifo0[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_1_s0 (
    .Q(ff_fifo0[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_0_s0 (
    .Q(ff_fifo0[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_pix0_7_s0 (
    .Q(ff_pix0[7]),
    .D(ff_fifo0[7]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_6_s0 (
    .Q(ff_pix0[6]),
    .D(ff_fifo0[6]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_5_s0 (
    .Q(ff_pix0[5]),
    .D(ff_fifo0[5]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_4_s0 (
    .Q(ff_pix0[4]),
    .D(ff_fifo0[4]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_3_s0 (
    .Q(ff_pix0[3]),
    .D(ff_fifo0[3]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_2_s0 (
    .Q(ff_pix0[2]),
    .D(ff_fifo0[2]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_1_s0 (
    .Q(ff_pix0[1]),
    .D(ff_fifo0[1]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_0_s0 (
    .Q(ff_pix0[0]),
    .D(ff_fifo0[0]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_7_s0 (
    .Q(ff_pix1[7]),
    .D(ff_fifo1[7]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_6_s0 (
    .Q(ff_pix1[6]),
    .D(ff_fifo1[6]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_5_s0 (
    .Q(ff_pix1[5]),
    .D(ff_fifo1[5]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_4_s0 (
    .Q(ff_pix1[4]),
    .D(ff_fifo1[4]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_3_s0 (
    .Q(ff_pix1[3]),
    .D(ff_fifo1[3]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_2_s0 (
    .Q(ff_pix1[2]),
    .D(ff_fifo1[2]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_1_s0 (
    .Q(ff_pix1[1]),
    .D(ff_fifo1[1]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_0_s0 (
    .Q(ff_pix1[0]),
    .D(ff_fifo1[0]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_7_s0 (
    .Q(ff_pix2[7]),
    .D(ff_fifo2[7]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_6_s0 (
    .Q(ff_pix2[6]),
    .D(ff_fifo2[6]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_5_s0 (
    .Q(ff_pix2[5]),
    .D(ff_fifo2[5]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_4_s0 (
    .Q(ff_pix2[4]),
    .D(ff_fifo2[4]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_3_s0 (
    .Q(ff_pix2[3]),
    .D(ff_fifo2[3]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_2_s0 (
    .Q(ff_pix2[2]),
    .D(ff_fifo2[2]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_1_s0 (
    .Q(ff_pix2[1]),
    .D(ff_fifo2[1]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_0_s0 (
    .Q(ff_pix2[0]),
    .D(ff_fifo2[0]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_7_s0 (
    .Q(ff_pix3[7]),
    .D(ff_fifo3[7]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_6_s0 (
    .Q(ff_pix3[6]),
    .D(ff_fifo3[6]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_5_s0 (
    .Q(ff_pix3[5]),
    .D(ff_fifo3[5]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_4_s0 (
    .Q(ff_pix3[4]),
    .D(ff_fifo3[4]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_3_s0 (
    .Q(ff_pix3[3]),
    .D(ff_fifo3[3]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_2_s0 (
    .Q(ff_pix3[2]),
    .D(ff_fifo3[2]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_1_s0 (
    .Q(ff_pix3[1]),
    .D(ff_fifo3[1]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_0_s0 (
    .Q(ff_pix3[0]),
    .D(ff_fifo3[0]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFRE ff_fifo_write_address_7_s0 (
    .Q(ff_fifo_write_address[7]),
    .D(n365_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_6_s0 (
    .Q(ff_fifo_write_address[6]),
    .D(n366_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_5_s0 (
    .Q(ff_fifo_write_address[5]),
    .D(n367_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_4_s0 (
    .Q(ff_fifo_write_address[4]),
    .D(n368_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_3_s0 (
    .Q(ff_fifo_write_address[3]),
    .D(n369_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_2_s0 (
    .Q(ff_fifo_write_address[2]),
    .D(n370_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_1_s0 (
    .Q(ff_fifo_write_address[1]),
    .D(n371_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_0_s0 (
    .Q(ff_fifo_write_address[0]),
    .D(n372_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_7_s0 (
    .Q(ff_fifo_read_address[7]),
    .D(n447_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_6_s0 (
    .Q(ff_fifo_read_address[6]),
    .D(n448_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_5_s0 (
    .Q(ff_fifo_read_address[5]),
    .D(n449_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_4_s0 (
    .Q(ff_fifo_read_address[4]),
    .D(n450_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_3_s0 (
    .Q(ff_fifo_read_address[3]),
    .D(n451_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_2_s0 (
    .Q(ff_fifo_read_address[2]),
    .D(n452_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_1_s0 (
    .Q(ff_fifo_read_address[1]),
    .D(n453_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_0_s0 (
    .Q(ff_fifo_read_address[0]),
    .D(n454_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_s0 (
    .Q(ff_fifo_write),
    .D(n510_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_3_s0 (
    .Q(ff_color_data[3]),
    .D(w_pix[3]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_2_s0 (
    .Q(ff_color_data[2]),
    .D(w_pix[2]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_1_s0 (
    .Q(ff_color_data[1]),
    .D(w_pix[1]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_0_s0 (
    .Q(ff_color_data[0]),
    .D(w_pix[0]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_7_s0 (
    .Q(w_color_code_graphic4567[7]),
    .D(n572_13),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_6_s0 (
    .Q(w_color_code_graphic4567[6]),
    .D(n573_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_5_s0 (
    .Q(w_color_code_graphic4567[5]),
    .D(n574_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_4_s0 (
    .Q(w_color_code_graphic4567[4]),
    .D(n575_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_3_s0 (
    .Q(w_color_code_graphic4567[3]),
    .D(n576_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_2_s0 (
    .Q(w_color_code_graphic4567[2]),
    .D(n577_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_1_s0 (
    .Q(w_color_code_graphic4567[1]),
    .D(n578_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_0_s0 (
    .Q(w_color_code_graphic4567[0]),
    .D(n579_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_5_s0 (
    .Q(w_yjk_r[5]),
    .D(w_r[5]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_4_s0 (
    .Q(w_yjk_r[4]),
    .D(w_r[4]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_3_s0 (
    .Q(w_yjk_r[3]),
    .D(w_r[3]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_2_s0 (
    .Q(w_yjk_r[2]),
    .D(w_r[2]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_1_s0 (
    .Q(w_yjk_r[1]),
    .D(w_r[1]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_0_s0 (
    .Q(w_yjk_r[0]),
    .D(w_r[0]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_5_s0 (
    .Q(w_yjk_g[5]),
    .D(w_g[5]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_4_s0 (
    .Q(w_yjk_g[4]),
    .D(w_g[4]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_3_s0 (
    .Q(w_yjk_g[3]),
    .D(w_g[3]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_2_s0 (
    .Q(w_yjk_g[2]),
    .D(w_g[2]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_1_s0 (
    .Q(w_yjk_g[1]),
    .D(w_g[1]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_0_s0 (
    .Q(w_yjk_g[0]),
    .D(w_g[0]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_5_s0 (
    .Q(w_yjk_b[5]),
    .D(w_b[5]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_4_s0 (
    .Q(w_yjk_b[4]),
    .D(w_b[4]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_3_s0 (
    .Q(w_yjk_b[3]),
    .D(w_b[3]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_2_s0 (
    .Q(w_yjk_b[2]),
    .D(w_b[2]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_1_s0 (
    .Q(w_yjk_b[1]),
    .D(w_b[1]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_0_s0 (
    .Q(w_yjk_b[0]),
    .D(w_b[0]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_en_s0 (
    .Q(w_yjk_en),
    .D(n838_6),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_6_s0 (
    .Q(ff_pattern_name_base_address[6]),
    .D(reg_r2_pattern_name_Z_6),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_3_s0 (
    .Q(ff_pattern_name_base_address[3]),
    .D(reg_r2_pattern_name_Z_3),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_2_s0 (
    .Q(ff_pattern_name_base_address[2]),
    .D(reg_r2_pattern_name_Z_2),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_1_s0 (
    .Q(ff_pattern_name_base_address[1]),
    .D(reg_r2_pattern_name_Z_1),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_0_s0 (
    .Q(ff_pattern_name_base_address[0]),
    .D(reg_r2_pattern_name_Z_0),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_7_s0 (
    .Q(ff_local_dot_counter_x[7]),
    .D(n990_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_6_s0 (
    .Q(ff_local_dot_counter_x[6]),
    .D(n991_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_5_s0 (
    .Q(ff_local_dot_counter_x[5]),
    .D(n992_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_4_s0 (
    .Q(ff_local_dot_counter_x[4]),
    .D(n993_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_3_s0 (
    .Q(ff_local_dot_counter_x[3]),
    .D(n994_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_2_s0 (
    .Q(ff_local_dot_counter_x[2]),
    .D(n995_18),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_1_s0 (
    .Q(ff_local_dot_counter_x[1]),
    .D(n996_21),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n36_6) 
);
  DFFE ff_fifo3_7_s0 (
    .Q(ff_fifo3[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE p_vram_address_16_s1 (
    .Q(w_vram_address_graphic4567_16),
    .D(n844_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_16_s1.INIT=1'b0;
  DFFE p_vram_address_13_s1 (
    .Q(w_vram_address_graphic4567_13),
    .D(n847_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_13_s1.INIT=1'b0;
  DFFE p_vram_address_12_s1 (
    .Q(w_vram_address_graphic4567_12),
    .D(n848_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_12_s1.INIT=1'b0;
  DFFE p_vram_address_11_s1 (
    .Q(w_vram_address_graphic4567_11),
    .D(n849_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_11_s1.INIT=1'b0;
  DFFE p_vram_address_10_s1 (
    .Q(w_vram_address_graphic4567_10),
    .D(n850_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_10_s1.INIT=1'b0;
  DFFE p_vram_address_9_s1 (
    .Q(w_vram_address_graphic4567_9),
    .D(n851_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_9_s1.INIT=1'b0;
  DFFE p_vram_address_8_s1 (
    .Q(w_vram_address_graphic4567_8),
    .D(n852_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_8_s1.INIT=1'b0;
  DFFE p_vram_address_7_s1 (
    .Q(w_vram_address_graphic4567_7),
    .D(n853_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_7_s1.INIT=1'b0;
  DFFE p_vram_address_6_s1 (
    .Q(w_vram_address_graphic4567_6),
    .D(n854_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_6_s1.INIT=1'b0;
  DFFE p_vram_address_5_s1 (
    .Q(w_vram_address_graphic4567_5),
    .D(n855_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_5_s1.INIT=1'b0;
  DFFE p_vram_address_4_s1 (
    .Q(w_vram_address_graphic4567_4),
    .D(n856_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_4_s1.INIT=1'b0;
  DFFE p_vram_address_3_s1 (
    .Q(w_vram_address_graphic4567_3),
    .D(n857_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_3_s1.INIT=1'b0;
  DFFE p_vram_address_2_s1 (
    .Q(w_vram_address_graphic4567_2),
    .D(n858_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_2_s1.INIT=1'b0;
  DFFE p_vram_address_1_s1 (
    .Q(w_vram_address_graphic4567_1),
    .D(n859_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_1_s1.INIT=1'b0;
  DFFE p_vram_address_0_s1 (
    .Q(w_vram_address_graphic4567_0),
    .D(n860_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_0_s1.INIT=1'b0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix2[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix2[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix3[0]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix3[1]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_r_yjk_6_s (
    .SUM(w_r_yjk[6]),
    .COUT(w_r_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_5_2) 
);
defparam w_r_yjk_6_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_6_s (
    .SUM(w_g_yjk[6]),
    .COUT(w_g_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_5_2) 
);
defparam w_g_yjk_6_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_pix2[0]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_pix2[1]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_pix2[2]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(w_pre_dot_counter_x[3]),
    .I1(reg_r26_h_scroll_Z[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(w_pre_dot_counter_x[4]),
    .I1(reg_r26_h_scroll_Z[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(w_pre_dot_counter_x[5]),
    .I1(reg_r26_h_scroll_Z[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(w_pre_dot_counter_x[6]),
    .I1(reg_r26_h_scroll_Z[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(w_pre_dot_counter_x[7]),
    .I1(reg_r26_h_scroll_Z[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(w_pix[3]),
    .I1(w_pix[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(w_pix[4]),
    .I1(w_pix[6]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(w_pix[5]),
    .I1(w_pix[7]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(w_pix[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(w_pix[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjkp_0_s (
    .SUM(w_b_yjkp[0]),
    .COUT(w_b_yjkp_0_3),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjkp_0_s.ALU_MODE=1;
  ALU n703_s (
    .SUM(n703_2),
    .COUT(n703_3),
    .I0(w_pix[4]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjkp_0_3) 
);
defparam n703_s.ALU_MODE=1;
  ALU n702_s (
    .SUM(n702_2),
    .COUT(n702_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n702_s.ALU_MODE=1;
  ALU n701_s (
    .SUM(n701_2),
    .COUT(n701_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n701_s.ALU_MODE=1;
  ALU n700_s (
    .SUM(n700_2),
    .COUT(n700_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n701_3) 
);
defparam n700_s.ALU_MODE=1;
  ALU n699_s (
    .SUM(n699_2),
    .COUT(n699_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n700_3) 
);
defparam n699_s.ALU_MODE=1;
  ALU n698_s (
    .SUM(n698_2),
    .COUT(n698_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n699_3) 
);
defparam n698_s.ALU_MODE=1;
  ALU n697_s (
    .SUM(n697_2),
    .COUT(n697_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n698_3) 
);
defparam n697_s.ALU_MODE=1;
  ALU n696_s (
    .SUM(n696_2),
    .COUT(n696_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n697_3) 
);
defparam n696_s.ALU_MODE=1;
  vdp_ram_256byte u_fifo_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_we(w_ram_we),
    .w_fifo_address(w_fifo_address[7:0]),
    .w_fifo_wdata(w_fifo_wdata[7:0]),
    .n13_5(n13_5),
    .w_fifo_rdata(w_fifo_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic4567 */
module vdp_spinforam (
  w_video_clk,
  w_vdp_enable,
  ff_info_ic,
  ff_info_cc,
  ff_info_ram_we,
  w_info_address,
  ff_info_color,
  ff_info_pattern,
  ff_info_x,
  w_info_rdata_Z,
  w_info_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input ff_info_ic;
input ff_info_cc;
input ff_info_ram_we;
input [2:0] w_info_address;
input [3:0] ff_info_color;
input [15:0] ff_info_pattern;
input [8:0] ff_info_x;
output [0:0] w_info_rdata_Z;
output [30:1] w_info_rdata;
wire n6_6;
wire [2:0] ff_address;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT2 n6_s1 (
    .F(n6_6),
    .I0(w_vdp_enable),
    .I1(ff_info_ram_we) 
);
defparam n6_s1.INIT=4'h8;
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_info_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_info_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_info_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  RAM16SDP4 ff_memory_ff_memory_0_0_s (
    .DO({w_info_rdata[3:1],w_info_rdata_Z[0]}),
    .DI({ff_info_color[1:0],ff_info_cc,ff_info_ic}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_1_s (
    .DO(w_info_rdata[7:4]),
    .DI({ff_info_pattern[1:0],ff_info_color[3:2]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_2_s (
    .DO(w_info_rdata[11:8]),
    .DI(ff_info_pattern[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_3_s (
    .DO(w_info_rdata[15:12]),
    .DI(ff_info_pattern[9:6]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_4_s (
    .DO(w_info_rdata[19:16]),
    .DI(ff_info_pattern[13:10]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_5_s (
    .DO(w_info_rdata[23:20]),
    .DI({ff_info_x[1:0],ff_info_pattern[15:14]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_6_s (
    .DO(w_info_rdata[27:24]),
    .DI(ff_info_x[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_7_s (
    .DO({DO[3],w_info_rdata[30:28]}),
    .DI({GND,ff_info_x[8:6]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_spinforam */
module vdp_ram_256byte_0 (
  w_video_clk,
  w_vdp_enable,
  w_ram_even_we,
  n13_5,
  w_line_buf_wdata_even_7_5,
  w_line_buf_address_even,
  ff_line_buf_draw_color,
  w_line_buf_rdata_even
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_even_we;
input n13_5;
input w_line_buf_wdata_even_7_5;
input [7:0] w_line_buf_address_even;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_even;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_even[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_even[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_even[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_even[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_even[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_even[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_even[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_even_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_even[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_even[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_0 */
module vdp_ram_256byte_1 (
  w_video_clk,
  w_vdp_enable,
  w_ram_odd_we,
  n13_5,
  w_line_buf_wdata_odd_7_4,
  w_line_buf_address_odd,
  ff_line_buf_draw_color,
  w_line_buf_rdata_odd
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_odd_we;
input n13_5;
input w_line_buf_wdata_odd_7_4;
input [7:0] w_line_buf_address_odd;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_odd;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_odd[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_odd[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_odd[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_odd[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_odd[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_odd[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_odd[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_odd_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_odd[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_odd[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_1 */
module vdp_sprite (
  w_video_clk,
  n36_6,
  n520_4,
  w_vram_data_3_8,
  w_vram_data_4_7,
  w_vram_data_7_6,
  n1018_6,
  n494_25,
  n1017_7,
  ff_bwindow_y,
  reg_r1_sp_size_Z,
  w_vdp_enable,
  reg_r1_sp_zoom_Z,
  n100_6,
  n1011_7,
  slot_reset_n_d,
  n1170_2,
  n1171_2,
  n1169_2,
  n1168_2,
  n1167_2,
  n1166_2,
  n1165_2,
  n1164_2,
  reg_r8_sp_off_Z,
  n100_8,
  reg_r8_col0_on_Z,
  ff_pattern_generator_7_9,
  n13_5,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  ff_rdata,
  w_vram_data_Z,
  w_dot_state,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_x_0,
  w_pre_dot_counter_x_1,
  w_pre_dot_counter_x_2,
  w_pre_dot_counter_x_3,
  w_pre_dot_counter_x_4,
  w_pre_dot_counter_x_8,
  reg_r27_h_scroll_Z,
  w_eight_dot_state,
  ff_dram_address,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  w_sp_vram_accessing,
  w_sp_color_code_en,
  n2432_5,
  n1561_5,
  ff_sp_predraw_end_10,
  n1551_10,
  n1561_7,
  n1582_6,
  n251_26,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  w_sp_color_code,
  ff_main_state
)
;
input w_video_clk;
input n36_6;
input n520_4;
input w_vram_data_3_8;
input w_vram_data_4_7;
input w_vram_data_7_6;
input n1018_6;
input n494_25;
input n1017_7;
input ff_bwindow_y;
input reg_r1_sp_size_Z;
input w_vdp_enable;
input reg_r1_sp_zoom_Z;
input n100_6;
input n1011_7;
input slot_reset_n_d;
input n1170_2;
input n1171_2;
input n1169_2;
input n1168_2;
input n1167_2;
input n1166_2;
input n1165_2;
input n1164_2;
input reg_r8_sp_off_Z;
input n100_8;
input reg_r8_col0_on_Z;
input ff_pattern_generator_7_9;
input n13_5;
input reg_r6_sp_gen_addr_Z_0;
input reg_r6_sp_gen_addr_Z_1;
input reg_r6_sp_gen_addr_Z_2;
input reg_r6_sp_gen_addr_Z_3;
input reg_r6_sp_gen_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_0;
input reg_r11r5_sp_atr_addr_Z_1;
input reg_r11r5_sp_atr_addr_Z_2;
input reg_r11r5_sp_atr_addr_Z_3;
input reg_r11r5_sp_atr_addr_Z_4;
input reg_r11r5_sp_atr_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_6;
input reg_r11r5_sp_atr_addr_Z_7;
input reg_r11r5_sp_atr_addr_Z_9;
input [7:0] ff_rdata;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [0:0] w_pre_dot_counter_yp;
input w_pre_dot_counter_x_0;
input w_pre_dot_counter_x_1;
input w_pre_dot_counter_x_2;
input w_pre_dot_counter_x_3;
input w_pre_dot_counter_x_4;
input w_pre_dot_counter_x_8;
input [2:0] reg_r27_h_scroll_Z;
input [2:0] w_eight_dot_state;
input [16:16] ff_dram_address;
input [3:2] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output w_sp_vram_accessing;
output w_sp_color_code_en;
output n2432_5;
output n1561_5;
output ff_sp_predraw_end_10;
output n1551_10;
output n1561_7;
output n1582_6;
output n251_26;
output ff_y_test_address_2;
output ff_y_test_address_3;
output ff_y_test_address_4;
output ff_y_test_address_5;
output ff_y_test_address_6;
output ff_y_test_address_7;
output ff_y_test_address_8;
output ff_y_test_address_9;
output ff_y_test_address_10;
output ff_y_test_address_11;
output ff_y_test_address_12;
output ff_y_test_address_13;
output ff_y_test_address_14;
output ff_y_test_address_16;
output ff_preread_address_0;
output ff_preread_address_1;
output ff_preread_address_2;
output ff_preread_address_3;
output ff_preread_address_4;
output ff_preread_address_5;
output ff_preread_address_6;
output ff_preread_address_7;
output ff_preread_address_8;
output ff_preread_address_9;
output ff_preread_address_10;
output ff_preread_address_11;
output ff_preread_address_12;
output ff_preread_address_13;
output ff_preread_address_14;
output ff_preread_address_16;
output [3:0] w_sp_color_code;
output [1:0] ff_main_state;
wire w_read_pattern_address_3_2;
wire n1655_10;
wire n1655_11;
wire n1655_12;
wire n1655_13;
wire n1656_10;
wire n1656_11;
wire n1656_12;
wire n1656_13;
wire n1657_10;
wire n1657_11;
wire n1657_12;
wire n1657_13;
wire n1658_10;
wire n1658_11;
wire n1658_12;
wire n1658_13;
wire n1659_10;
wire n1659_11;
wire n1659_12;
wire n1659_13;
wire w_ram_even_we;
wire w_ram_odd_we;
wire n1280_3;
wire n1281_3;
wire n1282_3;
wire n1283_3;
wire n1693_3;
wire n1694_3;
wire n1695_3;
wire n1696_3;
wire n1697_3;
wire n1698_3;
wire n1699_3;
wire n1700_3;
wire n1701_3;
wire n1702_3;
wire n1703_3;
wire n1704_3;
wire n1705_3;
wire n1706_3;
wire n1707_3;
wire n1735_3;
wire n1736_3;
wire n1737_3;
wire n1738_3;
wire n1739_3;
wire n1740_3;
wire n1741_3;
wire n1742_3;
wire n1743_3;
wire n1745_3;
wire n1746_3;
wire n1747_3;
wire n1816_3;
wire n1817_3;
wire n1818_3;
wire n1819_4;
wire n1820_4;
wire n1821_4;
wire n1822_4;
wire n2432_4;
wire n2447_3;
wire n2448_3;
wire n2449_4;
wire n3147_3;
wire n3159_3;
wire n3167_3;
wire n3177_3;
wire n3187_3;
wire n3197_3;
wire n3207_3;
wire n3217_3;
wire n1170_13;
wire n1170_15;
wire n1172_13;
wire n1173_13;
wire n1174_13;
wire n1175_13;
wire n1176_13;
wire n1178_15;
wire n1179_15;
wire n1180_15;
wire n1181_15;
wire n1182_15;
wire n1184_15;
wire n1185_23;
wire n1186_23;
wire n1370_14;
wire n1371_14;
wire n1590_4;
wire n354_4;
wire n1293_5;
wire n1920_4;
wire w_line_buf_wdata_even_7_5;
wire w_line_buf_wdata_odd_7_4;
wire sp_vram_accessing_4;
wire ff_y_test_en_6;
wire ff_preread_address_16_6;
wire ff_info_x_8_6;
wire ff_info_pattern_15_6;
wire ff_info_pattern_7_6;
wire ff_line_buf_draw_we_6;
wire ff_sp_predraw_end_6;
wire ff_draw_pattern_15_6;
wire ff_line_buf_draw_color_3_5;
wire ff_predraw_local_plane_num_2_6;
wire ff_window_x_6;
wire ff_line_buf_disp_we_6;
wire n1653_7;
wire n1652_5;
wire n285_8;
wire n284_8;
wire n283_8;
wire n282_8;
wire n281_8;
wire n280_8;
wire n279_6;
wire n1708_6;
wire n595_7;
wire n594_7;
wire n593_7;
wire n544_7;
wire n543_7;
wire n542_7;
wire n541_7;
wire n1369_18;
wire n420_12;
wire n2525_6;
wire n2524_6;
wire n2523_6;
wire n2522_6;
wire n2521_6;
wire n2446_7;
wire n2445_7;
wire n2444_7;
wire n2443_7;
wire n2442_7;
wire n1927_7;
wire n1362_11;
wire n1815_6;
wire ff_info_ram_we_7;
wire n1178_17;
wire n1177_16;
wire n1177_18;
wire n1903_4;
wire n1902_4;
wire n1693_4;
wire n1735_4;
wire n1736_4;
wire n1737_4;
wire n1738_4;
wire n1739_4;
wire n1740_4;
wire n1741_4;
wire n1816_4;
wire n1819_5;
wire n1819_6;
wire n1820_5;
wire n1821_5;
wire n1822_5;
wire n2447_4;
wire n3147_4;
wire n3177_4;
wire n3187_4;
wire n3217_4;
wire n1182_17;
wire n1185_24;
wire n1186_24;
wire n1370_15;
wire n1551_5;
wire sp_vram_accessing_5;
wire ff_y_test_en_7;
wire ff_y_test_sp_num_4_7;
wire ff_prepare_local_plane_num_2_7;
wire ff_prepare_end_7;
wire ff_info_pattern_15_7;
wire ff_line_buf_draw_we_7;
wire ff_sp_predraw_end_7;
wire ff_window_x_7;
wire n282_9;
wire n279_7;
wire n542_8;
wire n541_8;
wire n420_13;
wire n2443_8;
wire n1815_7;
wire ff_info_ram_we_8;
wire n1693_5;
wire n3147_6;
wire sp_vram_accessing_6;
wire ff_y_test_en_8;
wire ff_y_test_en_9;
wire ff_line_buf_draw_we_9;
wire n3147_7;
wire sp_vram_accessing_7;
wire ff_y_test_en_10;
wire ff_y_test_en_11;
wire ff_line_buf_draw_we_10;
wire ff_y_test_en_12;
wire ff_y_test_en_13;
wire ff_prepare_end_10;
wire n1924_9;
wire n1925_9;
wire n1926_9;
wire n2445_10;
wire ff_line_buf_draw_color_7_9;
wire n1551_8;
wire n3147_9;
wire n1359_12;
wire n1385_18;
wire n1384_18;
wire n1383_18;
wire n1381_18;
wire n1382_18;
wire n1380_18;
wire n1372_16;
wire n1294_5;
wire n1379_18;
wire w_read_color_address_9_7;
wire ff_info_x_8_9;
wire n1378_18;
wire n1360_14;
wire n3320_9;
wire n1361_13;
wire ff_prepare_end_12;
wire ff_prepare_plane_num_4_7;
wire n1664_5;
wire n1663_5;
wire n1662_5;
wire n1661_5;
wire n1660_5;
wire ff_line_buf_draw_we_12;
wire n2132_7;
wire n2128_7;
wire n2092_6;
wire n251_24;
wire n252_24;
wire n286_13;
wire n545_11;
wire ff_y_test_sp_num_4_9;
wire n596_11;
wire ff_info_pattern_15_11;
wire n1386_19;
wire n1387_18;
wire n1388_18;
wire n1389_18;
wire n1390_18;
wire n1391_18;
wire n1392_18;
wire n1393_18;
wire ff_y_test_listup_addr_3_10;
wire n1182_19;
wire n1181_18;
wire n1180_18;
wire n1179_18;
wire n1178_20;
wire n1183_17;
wire n2249_7;
wire n545_15;
wire n2917_7;
wire n509_8;
wire n1919_9;
wire ff_y_test_en;
wire ff_info_ram_we;
wire ff_prepare_end;
wire ff_info_cc;
wire ff_info_ic;
wire ff_line_buf_draw_we;
wire ff_sp_predraw_end;
wire \u_drawing_to_line_buffer.ff_cc0_found ;
wire ff_window_x;
wire ff_line_buf_disp_we;
wire ff_sp_en;
wire n1327_9_SUM;
wire n1327_12;
wire n1327_10_SUM;
wire n1327_14;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n1759_1_SUM;
wire n1759_3;
wire n1760_1_SUM;
wire n1760_3;
wire n1761_1_SUM;
wire n1761_3;
wire n1183_15;
wire n1655_15;
wire n1655_17;
wire n1656_15;
wire n1656_17;
wire n1657_15;
wire n1657_17;
wire n1658_15;
wire n1658_17;
wire n1659_15;
wire n1659_17;
wire n1655_19;
wire n1656_19;
wire n1657_19;
wire n1658_19;
wire n1659_19;
wire n1177_14;
wire n1904_6;
wire [7:0] w_line_buf_address_even;
wire [7:0] w_line_buf_address_odd;
wire [6:4] w_line_buf_draw_data;
wire [9:9] w_read_color_address;
wire [2:0] w_info_address;
wire [7:0] ff_cur_y;
wire [5:0] ff_pattern_gen_base_address;
wire [9:0] ff_attribute_base_address;
wire [4:0] ff_y_test_sp_num;
wire [3:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [4:0] \ff_render_planes[4] ;
wire [4:0] \ff_render_planes[5] ;
wire [4:0] \ff_render_planes[6] ;
wire [4:0] \ff_render_planes[7] ;
wire [2:0] ff_prepare_local_plane_num;
wire [3:0] ff_info_color;
wire [8:0] ff_info_x;
wire [15:0] ff_info_pattern;
wire [7:0] ff_prepare_pattern_num;
wire [3:0] ff_prepare_line_num;
wire [4:0] ff_prepare_plane_num;
wire [15:0] ff_draw_pattern;
wire [7:0] ff_line_buf_draw_color;
wire [7:0] ff_line_buf_draw_x;
wire [3:0] ff_draw_color;
wire [2:0] \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num ;
wire [2:0] ff_predraw_local_plane_num;
wire [8:0] ff_draw_x;
wire [7:0] ff_line_buf_disp_x;
wire [7:0] w_listup_y;
wire [0:0] w_info_rdata_Z;
wire [30:1] w_info_rdata;
wire [7:0] w_line_buf_rdata_even;
wire [7:0] w_line_buf_rdata_odd;
wire VCC;
wire GND;
  LUT3 n1183_s13 (
    .F(w_read_pattern_address_3_2),
    .I0(ff_prepare_pattern_num[0]),
    .I1(ff_prepare_line_num[3]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1183_s13.INIT=8'hCA;
  LUT3 n1655_s16 (
    .F(n1655_10),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s16.INIT=8'hCA;
  LUT3 n1655_s17 (
    .F(n1655_11),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s17.INIT=8'hCA;
  LUT3 n1655_s18 (
    .F(n1655_12),
    .I0(\ff_render_planes[5] [4]),
    .I1(\ff_render_planes[4] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s18.INIT=8'hCA;
  LUT3 n1655_s19 (
    .F(n1655_13),
    .I0(\ff_render_planes[7] [4]),
    .I1(\ff_render_planes[6] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s19.INIT=8'hCA;
  LUT3 n1656_s16 (
    .F(n1656_10),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s16.INIT=8'hCA;
  LUT3 n1656_s17 (
    .F(n1656_11),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s17.INIT=8'hCA;
  LUT3 n1656_s18 (
    .F(n1656_12),
    .I0(\ff_render_planes[5] [3]),
    .I1(\ff_render_planes[4] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s18.INIT=8'hCA;
  LUT3 n1656_s19 (
    .F(n1656_13),
    .I0(\ff_render_planes[7] [3]),
    .I1(\ff_render_planes[6] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s19.INIT=8'hCA;
  LUT3 n1657_s16 (
    .F(n1657_10),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s16.INIT=8'hCA;
  LUT3 n1657_s17 (
    .F(n1657_11),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s17.INIT=8'hCA;
  LUT3 n1657_s18 (
    .F(n1657_12),
    .I0(\ff_render_planes[5] [2]),
    .I1(\ff_render_planes[4] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s18.INIT=8'hCA;
  LUT3 n1657_s19 (
    .F(n1657_13),
    .I0(\ff_render_planes[7] [2]),
    .I1(\ff_render_planes[6] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s19.INIT=8'hCA;
  LUT3 n1658_s16 (
    .F(n1658_10),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s16.INIT=8'hCA;
  LUT3 n1658_s17 (
    .F(n1658_11),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s17.INIT=8'hCA;
  LUT3 n1658_s18 (
    .F(n1658_12),
    .I0(\ff_render_planes[5] [1]),
    .I1(\ff_render_planes[4] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s18.INIT=8'hCA;
  LUT3 n1658_s19 (
    .F(n1658_13),
    .I0(\ff_render_planes[7] [1]),
    .I1(\ff_render_planes[6] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s19.INIT=8'hCA;
  LUT3 n1659_s16 (
    .F(n1659_10),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s16.INIT=8'hCA;
  LUT3 n1659_s17 (
    .F(n1659_11),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s17.INIT=8'hCA;
  LUT3 n1659_s18 (
    .F(n1659_12),
    .I0(\ff_render_planes[5] [0]),
    .I1(\ff_render_planes[4] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s18.INIT=8'hCA;
  LUT3 n1659_s19 (
    .F(n1659_13),
    .I0(\ff_render_planes[7] [0]),
    .I1(\ff_render_planes[6] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s19.INIT=8'hCA;
  LUT3 w_line_buf_address_even_7_s0 (
    .F(w_line_buf_address_even[7]),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_draw_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_6_s0 (
    .F(w_line_buf_address_even[6]),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_draw_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_5_s0 (
    .F(w_line_buf_address_even[5]),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_draw_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_4_s0 (
    .F(w_line_buf_address_even[4]),
    .I0(ff_line_buf_disp_x[4]),
    .I1(ff_line_buf_draw_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_3_s0 (
    .F(w_line_buf_address_even[3]),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_draw_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_2_s0 (
    .F(w_line_buf_address_even[2]),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_draw_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_1_s0 (
    .F(w_line_buf_address_even[1]),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_draw_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_0_s0 (
    .F(w_line_buf_address_even[0]),
    .I0(ff_line_buf_disp_x[0]),
    .I1(ff_line_buf_draw_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_0_s0.INIT=8'hCA;
  LUT4 w_ram_even_we_s0 (
    .F(w_ram_even_we),
    .I0(ff_line_buf_disp_we),
    .I1(ff_line_buf_draw_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_even_we_s0.INIT=16'hCA00;
  LUT3 w_line_buf_address_odd_7_s0 (
    .F(w_line_buf_address_odd[7]),
    .I0(ff_line_buf_draw_x[7]),
    .I1(ff_line_buf_disp_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_6_s0 (
    .F(w_line_buf_address_odd[6]),
    .I0(ff_line_buf_draw_x[6]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_5_s0 (
    .F(w_line_buf_address_odd[5]),
    .I0(ff_line_buf_draw_x[5]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_4_s0 (
    .F(w_line_buf_address_odd[4]),
    .I0(ff_line_buf_draw_x[4]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_3_s0 (
    .F(w_line_buf_address_odd[3]),
    .I0(ff_line_buf_draw_x[3]),
    .I1(ff_line_buf_disp_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_2_s0 (
    .F(w_line_buf_address_odd[2]),
    .I0(ff_line_buf_draw_x[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_1_s0 (
    .F(w_line_buf_address_odd[1]),
    .I0(ff_line_buf_draw_x[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_0_s0 (
    .F(w_line_buf_address_odd[0]),
    .I0(ff_line_buf_draw_x[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_0_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_6_s0 (
    .F(w_line_buf_draw_data[6]),
    .I0(w_line_buf_rdata_odd[6]),
    .I1(w_line_buf_rdata_even[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_5_s0 (
    .F(w_line_buf_draw_data[5]),
    .I0(w_line_buf_rdata_odd[5]),
    .I1(w_line_buf_rdata_even[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_4_s0 (
    .F(w_line_buf_draw_data[4]),
    .I0(w_line_buf_rdata_odd[4]),
    .I1(w_line_buf_rdata_even[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_4_s0.INIT=8'hCA;
  LUT4 w_ram_odd_we_s0 (
    .F(w_ram_odd_we),
    .I0(ff_line_buf_draw_we),
    .I1(ff_line_buf_disp_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_odd_we_s0.INIT=16'hCA00;
  LUT2 n1177_s15 (
    .F(w_read_color_address[9]),
    .I0(ff_attribute_base_address[2]),
    .I1(w_read_color_address_9_7) 
);
defparam n1177_s15.INIT=4'h6;
  LUT3 n1280_s0 (
    .F(n1280_3),
    .I0(w_listup_y[4]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1280_s0.INIT=8'hAC;
  LUT3 n1281_s0 (
    .F(n1281_3),
    .I0(w_listup_y[2]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1281_s0.INIT=8'hCA;
  LUT3 n1282_s0 (
    .F(n1282_3),
    .I0(w_listup_y[1]),
    .I1(w_listup_y[2]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1282_s0.INIT=8'hCA;
  LUT3 n1283_s0 (
    .F(n1283_3),
    .I0(w_listup_y[0]),
    .I1(w_listup_y[1]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1283_s0.INIT=8'hCA;
  LUT3 n1693_s0 (
    .F(n1693_3),
    .I0(w_info_rdata[21]),
    .I1(ff_draw_pattern[14]),
    .I2(n1693_4) 
);
defparam n1693_s0.INIT=8'hAC;
  LUT3 n1694_s0 (
    .F(n1694_3),
    .I0(w_info_rdata[20]),
    .I1(ff_draw_pattern[13]),
    .I2(n1693_4) 
);
defparam n1694_s0.INIT=8'hAC;
  LUT3 n1695_s0 (
    .F(n1695_3),
    .I0(w_info_rdata[19]),
    .I1(ff_draw_pattern[12]),
    .I2(n1693_4) 
);
defparam n1695_s0.INIT=8'hAC;
  LUT3 n1696_s0 (
    .F(n1696_3),
    .I0(w_info_rdata[18]),
    .I1(ff_draw_pattern[11]),
    .I2(n1693_4) 
);
defparam n1696_s0.INIT=8'hAC;
  LUT3 n1697_s0 (
    .F(n1697_3),
    .I0(w_info_rdata[17]),
    .I1(ff_draw_pattern[10]),
    .I2(n1693_4) 
);
defparam n1697_s0.INIT=8'hAC;
  LUT3 n1698_s0 (
    .F(n1698_3),
    .I0(w_info_rdata[16]),
    .I1(ff_draw_pattern[9]),
    .I2(n1693_4) 
);
defparam n1698_s0.INIT=8'hAC;
  LUT3 n1699_s0 (
    .F(n1699_3),
    .I0(w_info_rdata[15]),
    .I1(ff_draw_pattern[8]),
    .I2(n1693_4) 
);
defparam n1699_s0.INIT=8'hAC;
  LUT3 n1700_s0 (
    .F(n1700_3),
    .I0(w_info_rdata[14]),
    .I1(ff_draw_pattern[7]),
    .I2(n1693_4) 
);
defparam n1700_s0.INIT=8'hAC;
  LUT3 n1701_s0 (
    .F(n1701_3),
    .I0(w_info_rdata[13]),
    .I1(ff_draw_pattern[6]),
    .I2(n1693_4) 
);
defparam n1701_s0.INIT=8'hAC;
  LUT3 n1702_s0 (
    .F(n1702_3),
    .I0(w_info_rdata[12]),
    .I1(ff_draw_pattern[5]),
    .I2(n1693_4) 
);
defparam n1702_s0.INIT=8'hAC;
  LUT3 n1703_s0 (
    .F(n1703_3),
    .I0(w_info_rdata[11]),
    .I1(ff_draw_pattern[4]),
    .I2(n1693_4) 
);
defparam n1703_s0.INIT=8'hAC;
  LUT3 n1704_s0 (
    .F(n1704_3),
    .I0(w_info_rdata[10]),
    .I1(ff_draw_pattern[3]),
    .I2(n1693_4) 
);
defparam n1704_s0.INIT=8'hAC;
  LUT3 n1705_s0 (
    .F(n1705_3),
    .I0(w_info_rdata[9]),
    .I1(ff_draw_pattern[2]),
    .I2(n1693_4) 
);
defparam n1705_s0.INIT=8'hAC;
  LUT3 n1706_s0 (
    .F(n1706_3),
    .I0(w_info_rdata[8]),
    .I1(ff_draw_pattern[1]),
    .I2(n1693_4) 
);
defparam n1706_s0.INIT=8'hAC;
  LUT3 n1707_s0 (
    .F(n1707_3),
    .I0(w_info_rdata[7]),
    .I1(ff_draw_pattern[0]),
    .I2(n1693_4) 
);
defparam n1707_s0.INIT=8'hAC;
  LUT4 n1735_s0 (
    .F(n1735_3),
    .I0(w_info_rdata[30]),
    .I1(n1735_4),
    .I2(ff_draw_x[8]),
    .I3(n1693_4) 
);
defparam n1735_s0.INIT=16'hAA3C;
  LUT4 n1736_s0 (
    .F(n1736_3),
    .I0(w_info_rdata[29]),
    .I1(ff_draw_x[7]),
    .I2(n1736_4),
    .I3(n1693_4) 
);
defparam n1736_s0.INIT=16'hAA3C;
  LUT4 n1737_s0 (
    .F(n1737_3),
    .I0(w_info_rdata[28]),
    .I1(n1737_4),
    .I2(ff_draw_x[6]),
    .I3(n1693_4) 
);
defparam n1737_s0.INIT=16'hAA3C;
  LUT4 n1738_s0 (
    .F(n1738_3),
    .I0(w_info_rdata[27]),
    .I1(n1738_4),
    .I2(ff_draw_x[5]),
    .I3(n1693_4) 
);
defparam n1738_s0.INIT=16'hAA3C;
  LUT4 n1739_s0 (
    .F(n1739_3),
    .I0(w_info_rdata[26]),
    .I1(ff_draw_x[4]),
    .I2(n1739_4),
    .I3(n1693_4) 
);
defparam n1739_s0.INIT=16'hAA3C;
  LUT4 n1740_s0 (
    .F(n1740_3),
    .I0(w_info_rdata[25]),
    .I1(n1740_4),
    .I2(ff_draw_x[3]),
    .I3(n1693_4) 
);
defparam n1740_s0.INIT=16'hAA3C;
  LUT4 n1741_s0 (
    .F(n1741_3),
    .I0(w_info_rdata[24]),
    .I1(n1741_4),
    .I2(ff_draw_x[2]),
    .I3(n1693_4) 
);
defparam n1741_s0.INIT=16'hAA3C;
  LUT4 n1742_s0 (
    .F(n1742_3),
    .I0(w_info_rdata[23]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(n1693_4) 
);
defparam n1742_s0.INIT=16'hAA3C;
  LUT3 n1743_s0 (
    .F(n1743_3),
    .I0(w_info_rdata[22]),
    .I1(ff_draw_x[0]),
    .I2(n1693_4) 
);
defparam n1743_s0.INIT=8'hA3;
  LUT3 n1745_s0 (
    .F(n1745_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_info_rdata[1]) 
);
defparam n1745_s0.INIT=8'hAC;
  LUT3 n1746_s0 (
    .F(n1746_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(w_info_rdata[1]) 
);
defparam n1746_s0.INIT=8'hAC;
  LUT3 n1747_s0 (
    .F(n1747_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(w_info_rdata[1]) 
);
defparam n1747_s0.INIT=8'hAC;
  LUT3 n1816_s0 (
    .F(n1816_3),
    .I0(n1745_3),
    .I1(w_line_buf_draw_data[6]),
    .I2(n1816_4) 
);
defparam n1816_s0.INIT=8'hAC;
  LUT3 n1817_s0 (
    .F(n1817_3),
    .I0(n1746_3),
    .I1(w_line_buf_draw_data[5]),
    .I2(n1816_4) 
);
defparam n1817_s0.INIT=8'hAC;
  LUT3 n1818_s0 (
    .F(n1818_3),
    .I0(n1747_3),
    .I1(w_line_buf_draw_data[4]),
    .I2(n1816_4) 
);
defparam n1818_s0.INIT=8'hAC;
  LUT4 n1819_s1 (
    .F(n1819_4),
    .I0(ff_draw_color[3]),
    .I1(n1819_5),
    .I2(n1819_6),
    .I3(n1816_4) 
);
defparam n1819_s1.INIT=16'h22F2;
  LUT4 n1820_s1 (
    .F(n1820_4),
    .I0(ff_draw_color[2]),
    .I1(n1819_5),
    .I2(n1820_5),
    .I3(n1816_4) 
);
defparam n1820_s1.INIT=16'h22F2;
  LUT4 n1821_s1 (
    .F(n1821_4),
    .I0(ff_draw_color[1]),
    .I1(n1819_5),
    .I2(n1821_5),
    .I3(n1816_4) 
);
defparam n1821_s1.INIT=16'h22F2;
  LUT4 n1822_s1 (
    .F(n1822_4),
    .I0(ff_draw_color[0]),
    .I1(n1819_5),
    .I2(n1822_5),
    .I3(n1816_4) 
);
defparam n1822_s1.INIT=16'h22F2;
  LUT4 n2432_s1 (
    .F(n2432_4),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(n100_6),
    .I3(n2432_5) 
);
defparam n2432_s1.INIT=16'h4000;
  LUT4 n2447_s0 (
    .F(n2447_3),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(n2447_4),
    .I3(n2432_4) 
);
defparam n2447_s0.INIT=16'hAA3C;
  LUT4 n2448_s0 (
    .F(n2448_3),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]),
    .I3(n2432_4) 
);
defparam n2448_s0.INIT=16'hAA3C;
  LUT3 n2449_s1 (
    .F(n2449_4),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(n2432_4) 
);
defparam n2449_s1.INIT=8'hA3;
  LUT4 n3147_s0 (
    .F(n3147_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_4),
    .I3(n3147_9) 
);
defparam n3147_s0.INIT=16'h1000;
  LUT4 n3159_s0 (
    .F(n3159_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_4),
    .I3(n3147_9) 
);
defparam n3159_s0.INIT=16'h4000;
  LUT4 n3167_s0 (
    .F(n3167_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3147_4),
    .I3(n3147_9) 
);
defparam n3167_s0.INIT=16'h4000;
  LUT3 n3177_s0 (
    .F(n3177_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n3177_4),
    .I2(n594_7) 
);
defparam n3177_s0.INIT=8'h40;
  LUT4 n3187_s0 (
    .F(n3187_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_9),
    .I3(n3187_4) 
);
defparam n3187_s0.INIT=16'h1000;
  LUT4 n3197_s0 (
    .F(n3197_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_9),
    .I3(n3187_4) 
);
defparam n3197_s0.INIT=16'h4000;
  LUT4 n3207_s0 (
    .F(n3207_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3147_9),
    .I3(n3187_4) 
);
defparam n3207_s0.INIT=16'h4000;
  LUT3 n3217_s0 (
    .F(n3217_3),
    .I0(n1011_7),
    .I1(n3177_4),
    .I2(n3217_4) 
);
defparam n3217_s0.INIT=8'h40;
  LUT3 n1170_s9 (
    .F(n1170_13),
    .I0(ff_attribute_base_address[9]),
    .I1(ff_pattern_gen_base_address[5]),
    .I2(n1170_15) 
);
defparam n1170_s9.INIT=8'hAC;
  LUT3 n1170_s10 (
    .F(n1170_15),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n1170_s10.INIT=8'hD3;
  LUT3 n1172_s9 (
    .F(n1172_13),
    .I0(ff_attribute_base_address[7]),
    .I1(ff_pattern_gen_base_address[3]),
    .I2(n1170_15) 
);
defparam n1172_s9.INIT=8'hAC;
  LUT3 n1173_s9 (
    .F(n1173_13),
    .I0(ff_attribute_base_address[6]),
    .I1(ff_pattern_gen_base_address[2]),
    .I2(n1170_15) 
);
defparam n1173_s9.INIT=8'hAC;
  LUT3 n1174_s9 (
    .F(n1174_13),
    .I0(ff_attribute_base_address[5]),
    .I1(ff_pattern_gen_base_address[1]),
    .I2(n1170_15) 
);
defparam n1174_s9.INIT=8'hAC;
  LUT3 n1175_s9 (
    .F(n1175_13),
    .I0(ff_attribute_base_address[4]),
    .I1(ff_pattern_gen_base_address[0]),
    .I2(n1170_15) 
);
defparam n1175_s9.INIT=8'hAC;
  LUT3 n1176_s9 (
    .F(n1176_13),
    .I0(ff_attribute_base_address[3]),
    .I1(ff_prepare_pattern_num[7]),
    .I2(n1170_15) 
);
defparam n1176_s9.INIT=8'hAC;
  LUT3 n1178_s11 (
    .F(n1178_15),
    .I0(ff_prepare_pattern_num[5]),
    .I1(n1178_20),
    .I2(n1170_15) 
);
defparam n1178_s11.INIT=8'hCA;
  LUT3 n1179_s11 (
    .F(n1179_15),
    .I0(ff_prepare_pattern_num[4]),
    .I1(n1179_18),
    .I2(n1170_15) 
);
defparam n1179_s11.INIT=8'hCA;
  LUT3 n1180_s11 (
    .F(n1180_15),
    .I0(ff_prepare_pattern_num[3]),
    .I1(n1180_18),
    .I2(n1170_15) 
);
defparam n1180_s11.INIT=8'hCA;
  LUT3 n1181_s11 (
    .F(n1181_15),
    .I0(ff_prepare_pattern_num[2]),
    .I1(n1181_18),
    .I2(n1170_15) 
);
defparam n1181_s11.INIT=8'hCA;
  LUT3 n1182_s11 (
    .F(n1182_15),
    .I0(n1182_19),
    .I1(n1182_17),
    .I2(n1170_15) 
);
defparam n1182_s11.INIT=8'h5C;
  LUT4 n1184_s11 (
    .F(n1184_15),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_line_num[2]),
    .I2(n1178_17),
    .I3(n1170_15) 
);
defparam n1184_s11.INIT=16'hCACC;
  LUT4 n1185_s13 (
    .F(n1185_23),
    .I0(w_read_color_address_9_7),
    .I1(w_eight_dot_state[0]),
    .I2(n1185_24),
    .I3(w_eight_dot_state[2]) 
);
defparam n1185_s13.INIT=16'h4FF0;
  LUT4 n1186_s13 (
    .F(n1186_23),
    .I0(w_read_color_address_9_7),
    .I1(n1186_24),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1186_s13.INIT=16'h73C0;
  LUT4 n1370_s10 (
    .F(n1370_14),
    .I0(w_vram_data_Z[7]),
    .I1(ff_info_x[7]),
    .I2(n1370_15),
    .I3(w_eight_dot_state[2]) 
);
defparam n1370_s10.INIT=16'h3CAA;
  LUT4 n1371_s10 (
    .F(n1371_14),
    .I0(w_vram_data_Z[6]),
    .I1(ff_info_x[5]),
    .I2(ff_info_x[6]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1371_s10.INIT=16'hC3AA;
  LUT4 n1590_s1 (
    .F(n1590_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1551_8) 
);
defparam n1590_s1.INIT=16'h1000;
  LUT2 n354_s1 (
    .F(n354_4),
    .I0(n2917_7),
    .I1(w_read_color_address_9_7) 
);
defparam n354_s1.INIT=4'h8;
  LUT2 n1293_s2 (
    .F(n1293_5),
    .I0(w_read_color_address_9_7),
    .I1(n1551_10) 
);
defparam n1293_s2.INIT=4'h4;
  LUT3 n1920_s1 (
    .F(n1920_4),
    .I0(slot_reset_n_d),
    .I1(n1011_7),
    .I2(n2092_6) 
);
defparam n1920_s1.INIT=8'h80;
  LUT2 w_line_buf_wdata_even_7_s2 (
    .F(w_line_buf_wdata_even_7_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(w_vdp_enable) 
);
defparam w_line_buf_wdata_even_7_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_7_s1 (
    .F(w_line_buf_wdata_odd_7_4),
    .I0(w_vdp_enable),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_wdata_odd_7_s1.INIT=4'h8;
  LUT4 sp_vram_accessing_s2 (
    .F(sp_vram_accessing_4),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(sp_vram_accessing_5) 
);
defparam sp_vram_accessing_s2.INIT=16'h4F00;
  LUT4 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(ff_y_test_en_7),
    .I1(n1551_5),
    .I2(n1011_7),
    .I3(n1017_7) 
);
defparam ff_y_test_en_s2.INIT=16'hF400;
  LUT3 ff_preread_address_16_s2 (
    .F(ff_preread_address_16_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(n520_4) 
);
defparam ff_preread_address_16_s2.INIT=8'h70;
  LUT4 ff_info_x_8_s2 (
    .F(ff_info_x_8_6),
    .I0(ff_info_x_8_9),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1551_8) 
);
defparam ff_info_x_8_s2.INIT=16'h1000;
  LUT2 ff_info_pattern_15_s2 (
    .F(ff_info_pattern_15_6),
    .I0(w_eight_dot_state[0]),
    .I1(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_15_s2.INIT=4'h4;
  LUT3 ff_info_pattern_7_s2 (
    .F(ff_info_pattern_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_7_s2.INIT=8'h60;
  LUT4 ff_line_buf_draw_we_s2 (
    .F(ff_line_buf_draw_we_6),
    .I0(n1819_5),
    .I1(ff_line_buf_draw_we_7),
    .I2(w_dot_state[0]),
    .I3(ff_line_buf_draw_we_12) 
);
defparam ff_line_buf_draw_we_s2.INIT=16'h4F00;
  LUT4 ff_sp_predraw_end_s2 (
    .F(ff_sp_predraw_end_6),
    .I0(ff_sp_predraw_end_7),
    .I1(n100_6),
    .I2(n2092_6),
    .I3(ff_sp_predraw_end_10) 
);
defparam ff_sp_predraw_end_s2.INIT=16'hE000;
  LUT3 ff_draw_pattern_15_s2 (
    .F(ff_draw_pattern_15_6),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_pre_dot_counter_x_0),
    .I2(n2132_7) 
);
defparam ff_draw_pattern_15_s2.INIT=8'hD0;
  LUT4 ff_line_buf_draw_color_7_s2 (
    .F(ff_line_buf_draw_color_3_5),
    .I0(n1819_5),
    .I1(ff_line_buf_draw_color_7_9),
    .I2(n2092_6),
    .I3(ff_line_buf_draw_we_7) 
);
defparam ff_line_buf_draw_color_7_s2.INIT=16'hD000;
  LUT4 ff_predraw_local_plane_num_2_s2 (
    .F(ff_predraw_local_plane_num_2_6),
    .I0(w_pre_dot_counter_x_4),
    .I1(slot_reset_n_d),
    .I2(ff_sp_predraw_end_10),
    .I3(n2092_6) 
);
defparam ff_predraw_local_plane_num_2_s2.INIT=16'h4000;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_6),
    .I0(n2432_4),
    .I1(ff_window_x_7),
    .I2(n1018_6) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 ff_line_buf_disp_we_s2 (
    .F(ff_line_buf_disp_we_6),
    .I0(w_dot_state[0]),
    .I1(ff_window_x),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_disp_we_s2.INIT=16'hD000;
  LUT2 n1653_s3 (
    .F(n1653_7),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]) 
);
defparam n1653_s3.INIT=4'h6;
  LUT3 n1652_s2 (
    .F(n1652_5),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_prepare_local_plane_num[2]) 
);
defparam n1652_s2.INIT=8'h78;
  LUT2 n285_s3 (
    .F(n285_8),
    .I0(n1170_2),
    .I1(n1171_2) 
);
defparam n285_s3.INIT=4'h6;
  LUT3 n284_s3 (
    .F(n284_8),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2) 
);
defparam n284_s3.INIT=8'h78;
  LUT4 n283_s3 (
    .F(n283_8),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2),
    .I3(n1168_2) 
);
defparam n283_s3.INIT=16'h7F80;
  LUT2 n282_s3 (
    .F(n282_8),
    .I0(n1167_2),
    .I1(n282_9) 
);
defparam n282_s3.INIT=4'h6;
  LUT3 n281_s3 (
    .F(n281_8),
    .I0(n1167_2),
    .I1(n282_9),
    .I2(n1166_2) 
);
defparam n281_s3.INIT=8'h78;
  LUT4 n280_s3 (
    .F(n280_8),
    .I0(n1167_2),
    .I1(n1166_2),
    .I2(n282_9),
    .I3(n1165_2) 
);
defparam n280_s3.INIT=16'h7F80;
  LUT2 n279_s2 (
    .F(n279_6),
    .I0(n279_7),
    .I1(n1164_2) 
);
defparam n279_s2.INIT=4'h6;
  LUT2 n1708_s1 (
    .F(n1708_6),
    .I0(w_info_rdata[6]),
    .I1(n1693_4) 
);
defparam n1708_s1.INIT=4'h8;
  LUT3 n595_s2 (
    .F(n595_7),
    .I0(n1011_7),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n595_s2.INIT=8'h14;
  LUT4 n594_s2 (
    .F(n594_7),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1011_7),
    .I3(ff_y_test_listup_addr[2]) 
);
defparam n594_s2.INIT=16'h0708;
  LUT3 n593_s2 (
    .F(n593_7),
    .I0(n1011_7),
    .I1(ff_y_test_listup_addr[3]),
    .I2(n3217_4) 
);
defparam n593_s2.INIT=8'h14;
  LUT3 n544_s2 (
    .F(n544_7),
    .I0(n1011_7),
    .I1(ff_y_test_sp_num[0]),
    .I2(ff_y_test_sp_num[1]) 
);
defparam n544_s2.INIT=8'h14;
  LUT4 n543_s2 (
    .F(n543_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(n1011_7),
    .I3(ff_y_test_sp_num[2]) 
);
defparam n543_s2.INIT=16'h0708;
  LUT3 n542_s2 (
    .F(n542_7),
    .I0(n1011_7),
    .I1(n542_8),
    .I2(ff_y_test_sp_num[3]) 
);
defparam n542_s2.INIT=8'h14;
  LUT3 n541_s2 (
    .F(n541_7),
    .I0(n1011_7),
    .I1(ff_y_test_sp_num[4]),
    .I2(n541_8) 
);
defparam n541_s2.INIT=8'h14;
  LUT4 n1369_s12 (
    .F(n1369_18),
    .I0(ff_info_x[7]),
    .I1(n1370_15),
    .I2(ff_info_x[8]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1369_s12.INIT=16'hB400;
  LUT3 n420_s6 (
    .F(n420_12),
    .I0(n420_13),
    .I1(reg_r8_sp_off_Z),
    .I2(ff_main_state[1]) 
);
defparam n420_s6.INIT=8'h02;
  LUT4 n2525_s1 (
    .F(n2525_6),
    .I0(w_line_buf_rdata_even[0]),
    .I1(w_line_buf_rdata_odd[0]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2525_s1.INIT=16'hCA00;
  LUT4 n2524_s1 (
    .F(n2524_6),
    .I0(w_line_buf_rdata_even[1]),
    .I1(w_line_buf_rdata_odd[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2524_s1.INIT=16'hCA00;
  LUT4 n2523_s1 (
    .F(n2523_6),
    .I0(w_line_buf_rdata_even[2]),
    .I1(w_line_buf_rdata_odd[2]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2523_s1.INIT=16'hCA00;
  LUT4 n2522_s1 (
    .F(n2522_6),
    .I0(w_line_buf_rdata_even[3]),
    .I1(w_line_buf_rdata_odd[3]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2522_s1.INIT=16'hCA00;
  LUT4 n2521_s1 (
    .F(n2521_6),
    .I0(w_line_buf_rdata_even[7]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2521_s1.INIT=16'hCA00;
  LUT4 n2446_s2 (
    .F(n2446_7),
    .I0(ff_line_buf_disp_x[2]),
    .I1(n2447_4),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[3]) 
);
defparam n2446_s2.INIT=16'h0708;
  LUT3 n2445_s2 (
    .F(n2445_7),
    .I0(n2432_4),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2445_10) 
);
defparam n2445_s2.INIT=8'h14;
  LUT4 n2444_s2 (
    .F(n2444_7),
    .I0(ff_line_buf_disp_x[4]),
    .I1(n2445_10),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[5]) 
);
defparam n2444_s2.INIT=16'h0708;
  LUT3 n2443_s2 (
    .F(n2443_7),
    .I0(n2432_4),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n2443_8) 
);
defparam n2443_s2.INIT=8'h14;
  LUT4 n2442_s2 (
    .F(n2442_7),
    .I0(ff_line_buf_disp_x[6]),
    .I1(n2443_8),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[7]) 
);
defparam n2442_s2.INIT=16'h0708;
  LUT3 n1927_s2 (
    .F(n1927_7),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n1011_7) 
);
defparam n1927_s2.INIT=8'h0B;
  LUT2 n1362_s5 (
    .F(n1362_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1362_s5.INIT=4'h4;
  LUT3 n1815_s1 (
    .F(n1815_6),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(n1815_7),
    .I2(w_info_rdata[1]) 
);
defparam n1815_s1.INIT=8'hBF;
  LUT4 ff_info_ram_we_s3 (
    .F(ff_info_ram_we_7),
    .I0(w_dot_state[1]),
    .I1(n1551_5),
    .I2(n1362_11),
    .I3(ff_info_ram_we_8) 
);
defparam ff_info_ram_we_s3.INIT=16'hEF00;
  LUT2 n1178_s12 (
    .F(n1178_17),
    .I0(w_eight_dot_state[2]),
    .I1(w_read_color_address_9_7) 
);
defparam n1178_s12.INIT=4'h8;
  LUT3 n1177_s14 (
    .F(n1177_16),
    .I0(ff_prepare_pattern_num[6]),
    .I1(ff_attribute_base_address[2]),
    .I2(n1170_15) 
);
defparam n1177_s14.INIT=8'hCA;
  LUT2 n1177_s13 (
    .F(n1177_18),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1177_s13.INIT=4'h8;
  LUT2 n1903_s0 (
    .F(n1903_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]) 
);
defparam n1903_s0.INIT=4'h6;
  LUT3 n1902_s0 (
    .F(n1902_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(ff_predraw_local_plane_num[2]) 
);
defparam n1902_s0.INIT=8'h78;
  LUT4 n1693_s1 (
    .F(n1693_4),
    .I0(w_pre_dot_counter_x_1),
    .I1(w_pre_dot_counter_x_2),
    .I2(n1693_5),
    .I3(w_pre_dot_counter_x_0) 
);
defparam n1693_s1.INIT=16'h1000;
  LUT2 n1735_s1 (
    .F(n1735_4),
    .I0(ff_draw_x[7]),
    .I1(n1736_4) 
);
defparam n1735_s1.INIT=4'h8;
  LUT4 n1736_s1 (
    .F(n1736_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(ff_draw_x[6]),
    .I3(n1739_4) 
);
defparam n1736_s1.INIT=16'h8000;
  LUT3 n1737_s1 (
    .F(n1737_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(n1739_4) 
);
defparam n1737_s1.INIT=8'h80;
  LUT2 n1738_s1 (
    .F(n1738_4),
    .I0(ff_draw_x[4]),
    .I1(n1739_4) 
);
defparam n1738_s1.INIT=4'h8;
  LUT4 n1739_s1 (
    .F(n1739_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]),
    .I3(ff_draw_x[3]) 
);
defparam n1739_s1.INIT=16'h8000;
  LUT3 n1740_s1 (
    .F(n1740_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]) 
);
defparam n1740_s1.INIT=8'h80;
  LUT2 n1741_s1 (
    .F(n1741_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]) 
);
defparam n1741_s1.INIT=4'h8;
  LUT3 n1816_s1 (
    .F(n1816_4),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n1815_7) 
);
defparam n1816_s1.INIT=8'hB0;
  LUT4 n1819_s2 (
    .F(n1819_5),
    .I0(n1761_3),
    .I1(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I2(w_info_rdata[1]),
    .I3(n1815_7) 
);
defparam n1819_s2.INIT=16'h30AF;
  LUT3 n1819_s3 (
    .F(n1819_6),
    .I0(w_line_buf_rdata_odd[3]),
    .I1(w_line_buf_rdata_even[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1819_s3.INIT=8'hCA;
  LUT3 n1820_s2 (
    .F(n1820_5),
    .I0(w_line_buf_rdata_odd[2]),
    .I1(w_line_buf_rdata_even[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1820_s2.INIT=8'hCA;
  LUT3 n1821_s2 (
    .F(n1821_5),
    .I0(w_line_buf_rdata_odd[1]),
    .I1(w_line_buf_rdata_even[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1821_s2.INIT=8'hCA;
  LUT3 n1822_s2 (
    .F(n1822_5),
    .I0(w_line_buf_rdata_odd[0]),
    .I1(w_line_buf_rdata_even[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1822_s2.INIT=8'hCA;
  LUT2 n2432_s2 (
    .F(n2432_5),
    .I0(w_pre_dot_counter_x_0),
    .I1(w_pre_dot_counter_x_1) 
);
defparam n2432_s2.INIT=4'h1;
  LUT2 n2447_s1 (
    .F(n2447_4),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_disp_x[0]) 
);
defparam n2447_s1.INIT=4'h8;
  LUT4 n3147_s1 (
    .F(n3147_4),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n1011_7),
    .I2(w_vdp_enable),
    .I3(n3147_6) 
);
defparam n3147_s1.INIT=16'h1000;
  LUT3 n3177_s1 (
    .F(n3177_4),
    .I0(n1017_7),
    .I1(n3147_6),
    .I2(n1551_5) 
);
defparam n3177_s1.INIT=8'h80;
  LUT4 n3187_s1 (
    .F(n3187_4),
    .I0(n1011_7),
    .I1(ff_y_test_listup_addr[2]),
    .I2(w_vdp_enable),
    .I3(n3147_6) 
);
defparam n3187_s1.INIT=16'h4000;
  LUT3 n3217_s1 (
    .F(n3217_4),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n3217_s1.INIT=8'h80;
  LUT3 n1182_s13 (
    .F(n1182_17),
    .I0(ff_prepare_pattern_num[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1182_s13.INIT=8'h3A;
  LUT4 n1185_s14 (
    .F(n1185_24),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(ff_prepare_line_num[1]) 
);
defparam n1185_s14.INIT=16'h30DC;
  LUT3 n1186_s14 (
    .F(n1186_24),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(ff_prepare_line_num[0]) 
);
defparam n1186_s14.INIT=8'h3D;
  LUT2 n1370_s11 (
    .F(n1370_15),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]) 
);
defparam n1370_s11.INIT=4'h1;
  LUT3 n1551_s2 (
    .F(n1551_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1551_s2.INIT=8'h40;
  LUT3 n1561_s2 (
    .F(n1561_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]) 
);
defparam n1561_s2.INIT=8'h10;
  LUT3 sp_vram_accessing_s3 (
    .F(sp_vram_accessing_5),
    .I0(sp_vram_accessing_6),
    .I1(ff_main_state[1]),
    .I2(n1018_6) 
);
defparam sp_vram_accessing_s3.INIT=8'hE0;
  LUT4 ff_y_test_en_s3 (
    .F(ff_y_test_en_7),
    .I0(n541_8),
    .I1(ff_y_test_sp_num[4]),
    .I2(ff_y_test_en_8),
    .I3(ff_y_test_en_9) 
);
defparam ff_y_test_en_s3.INIT=16'h0007;
  LUT4 ff_y_test_sp_num_4_s3 (
    .F(ff_y_test_sp_num_4_7),
    .I0(n541_8),
    .I1(ff_y_test_sp_num[4]),
    .I2(n1551_5),
    .I3(ff_y_test_en) 
);
defparam ff_y_test_sp_num_4_s3.INIT=16'h7000;
  LUT3 ff_prepare_local_plane_num_2_s3 (
    .F(ff_prepare_local_plane_num_2_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_prepare_local_plane_num_2_s3.INIT=8'h80;
  LUT4 ff_prepare_end_s3 (
    .F(ff_prepare_end_7),
    .I0(w_read_color_address_9_7),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_prepare_end_10),
    .I3(w_eight_dot_state[1]) 
);
defparam ff_prepare_end_s3.INIT=16'hD000;
  LUT4 ff_info_pattern_15_s3 (
    .F(ff_info_pattern_15_7),
    .I0(w_eight_dot_state[1]),
    .I1(ff_info_pattern_15_11),
    .I2(w_eight_dot_state[2]),
    .I3(n1551_8) 
);
defparam ff_info_pattern_15_s3.INIT=16'hD000;
  LUT4 ff_line_buf_draw_we_s3 (
    .F(ff_line_buf_draw_we_7),
    .I0(ff_draw_x[8]),
    .I1(ff_sp_predraw_end),
    .I2(ff_line_buf_draw_we_9),
    .I3(ff_draw_pattern[15]) 
);
defparam ff_line_buf_draw_we_s3.INIT=16'h0100;
  LUT4 ff_sp_predraw_end_s3 (
    .F(ff_sp_predraw_end_7),
    .I0(w_read_color_address_9_7),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_pre_dot_counter_x_4),
    .I3(n1902_4) 
);
defparam ff_sp_predraw_end_s3.INIT=16'h010C;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_7),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n2443_8) 
);
defparam ff_window_x_s3.INIT=8'h80;
  LUT4 n282_s4 (
    .F(n282_9),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2),
    .I3(n1168_2) 
);
defparam n282_s4.INIT=16'h8000;
  LUT4 n279_s3 (
    .F(n279_7),
    .I0(n1167_2),
    .I1(n1166_2),
    .I2(n1165_2),
    .I3(n282_9) 
);
defparam n279_s3.INIT=16'h8000;
  LUT3 n542_s3 (
    .F(n542_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(ff_y_test_sp_num[2]) 
);
defparam n542_s3.INIT=8'h80;
  LUT4 n541_s3 (
    .F(n541_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(ff_y_test_sp_num[2]),
    .I3(ff_y_test_sp_num[3]) 
);
defparam n541_s3.INIT=16'h8000;
  LUT3 n420_s7 (
    .F(n420_13),
    .I0(ff_sp_en),
    .I1(ff_bwindow_y),
    .I2(ff_main_state[0]) 
);
defparam n420_s7.INIT=8'hAC;
  LUT3 n2443_s3 (
    .F(n2443_8),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2445_10) 
);
defparam n2443_s3.INIT=8'h80;
  LUT3 n1815_s2 (
    .F(n1815_7),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1815_s2.INIT=8'h35;
  LUT2 ff_info_ram_we_s4 (
    .F(ff_info_ram_we_8),
    .I0(w_vdp_enable),
    .I1(w_dot_state[0]) 
);
defparam ff_info_ram_we_s4.INIT=4'h8;
  LUT2 n1693_s2 (
    .F(n1693_5),
    .I0(w_pre_dot_counter_x_3),
    .I1(w_pre_dot_counter_x_4) 
);
defparam n1693_s2.INIT=4'h1;
  LUT4 n3147_s3 (
    .F(n3147_6),
    .I0(ff_y_test_listup_addr[3]),
    .I1(ff_y_test_en_8),
    .I2(ff_y_test_en),
    .I3(n3147_7) 
);
defparam n3147_s3.INIT=16'h1000;
  LUT4 sp_vram_accessing_s4 (
    .F(sp_vram_accessing_6),
    .I0(sp_vram_accessing_7),
    .I1(w_pre_dot_counter_x_2),
    .I2(n100_8),
    .I3(n2432_5) 
);
defparam sp_vram_accessing_s4.INIT=16'h1000;
  LUT4 ff_y_test_en_s4 (
    .F(ff_y_test_en_8),
    .I0(ff_rdata[0]),
    .I1(w_read_color_address_9_7),
    .I2(w_vram_data_Z[3]),
    .I3(ff_y_test_en_10) 
);
defparam ff_y_test_en_s4.INIT=16'h4100;
  LUT4 ff_y_test_en_s5 (
    .F(ff_y_test_en_9),
    .I0(w_read_color_address_9_7),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]),
    .I3(ff_y_test_en_11) 
);
defparam ff_y_test_en_s5.INIT=16'hF400;
  LUT4 ff_line_buf_draw_we_s5 (
    .F(ff_line_buf_draw_we_9),
    .I0(reg_r8_col0_on_Z),
    .I1(ff_draw_color[0]),
    .I2(ff_draw_color[1]),
    .I3(ff_line_buf_draw_we_10) 
);
defparam ff_line_buf_draw_we_s5.INIT=16'h0100;
  LUT3 n3147_s4 (
    .F(n3147_7),
    .I0(w_read_color_address_9_7),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_en_11) 
);
defparam n3147_s4.INIT=8'hB0;
  LUT3 sp_vram_accessing_s5 (
    .F(sp_vram_accessing_7),
    .I0(w_pre_dot_counter_x_3),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_main_state[0]) 
);
defparam sp_vram_accessing_s5.INIT=8'h7E;
  LUT4 ff_y_test_en_s6 (
    .F(ff_y_test_en_10),
    .I0(ff_rdata[1]),
    .I1(ff_rdata[2]),
    .I2(ff_y_test_en_12),
    .I3(w_vram_data_Z[7]) 
);
defparam ff_y_test_en_s6.INIT=16'h1000;
  LUT4 ff_y_test_en_s7 (
    .F(ff_y_test_en_11),
    .I0(w_listup_y[5]),
    .I1(w_listup_y[6]),
    .I2(w_listup_y[7]),
    .I3(ff_y_test_en_13) 
);
defparam ff_y_test_en_s7.INIT=16'h0100;
  LUT2 ff_line_buf_draw_we_s6 (
    .F(ff_line_buf_draw_we_10),
    .I0(ff_draw_color[2]),
    .I1(ff_draw_color[3]) 
);
defparam ff_line_buf_draw_we_s6.INIT=4'h1;
  LUT3 ff_y_test_en_s8 (
    .F(ff_y_test_en_12),
    .I0(ff_rdata[5]),
    .I1(ff_rdata[4]),
    .I2(ff_rdata[6]) 
);
defparam ff_y_test_en_s8.INIT=8'h40;
  LUT4 ff_y_test_en_s9 (
    .F(ff_y_test_en_13),
    .I0(w_listup_y[3]),
    .I1(w_listup_y[4]),
    .I2(reg_r1_sp_size_Z),
    .I3(reg_r1_sp_zoom_Z) 
);
defparam ff_y_test_en_s9.INIT=16'hF331;
  LUT4 ff_prepare_end_s5 (
    .F(ff_prepare_end_10),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam ff_prepare_end_s5.INIT=16'h8000;
  LUT4 n1924_s3 (
    .F(n1924_9),
    .I0(n1011_7),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I2(ff_predraw_local_plane_num[2]),
    .I3(w_info_rdata[1]) 
);
defparam n1924_s3.INIT=16'h4450;
  LUT4 n1925_s3 (
    .F(n1925_9),
    .I0(n1011_7),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I2(ff_predraw_local_plane_num[1]),
    .I3(w_info_rdata[1]) 
);
defparam n1925_s3.INIT=16'h4450;
  LUT4 n1926_s3 (
    .F(n1926_9),
    .I0(n1011_7),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(w_info_rdata[1]) 
);
defparam n1926_s3.INIT=16'h4450;
  LUT4 n2445_s4 (
    .F(n2445_10),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(ff_line_buf_disp_x[1]),
    .I3(ff_line_buf_disp_x[0]) 
);
defparam n2445_s4.INIT=16'h8000;
  LUT4 ff_line_buf_draw_color_7_s4 (
    .F(ff_line_buf_draw_color_7_9),
    .I0(w_info_rdata_Z[0]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_line_buf_rdata_even[7]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam ff_line_buf_draw_color_7_s4.INIT=16'h5044;
  LUT3 n1551_s4 (
    .F(n1551_8),
    .I0(n3320_9),
    .I1(slot_reset_n_d),
    .I2(w_vdp_enable) 
);
defparam n1551_s4.INIT=8'h80;
  LUT4 ff_sp_predraw_end_s5 (
    .F(ff_sp_predraw_end_10),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(w_pre_dot_counter_x_0),
    .I3(w_pre_dot_counter_x_1) 
);
defparam ff_sp_predraw_end_s5.INIT=16'h0001;
  LUT3 n3147_s5 (
    .F(n3147_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n1551_5) 
);
defparam n3147_s5.INIT=8'h40;
  LUT4 n1551_s5 (
    .F(n1551_10),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n1551_8) 
);
defparam n1551_s5.INIT=16'h4000;
  LUT4 n1359_s5 (
    .F(n1359_12),
    .I0(n1362_11),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(ff_prepare_local_plane_num[2]) 
);
defparam n1359_s5.INIT=16'h2A80;
  LUT3 n1385_s11 (
    .F(n1385_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[0]) 
);
defparam n1385_s11.INIT=8'h10;
  LUT3 n1384_s11 (
    .F(n1384_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[1]) 
);
defparam n1384_s11.INIT=8'h10;
  LUT3 n1383_s11 (
    .F(n1383_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[2]) 
);
defparam n1383_s11.INIT=8'h10;
  LUT3 n1381_s11 (
    .F(n1381_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[4]) 
);
defparam n1381_s11.INIT=8'h10;
  LUT3 n1382_s11 (
    .F(n1382_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[3]) 
);
defparam n1382_s11.INIT=8'h10;
  LUT4 n1561_s3 (
    .F(n1561_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(n1551_8) 
);
defparam n1561_s3.INIT=16'h1000;
  LUT3 n1380_s11 (
    .F(n1380_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[5]) 
);
defparam n1380_s11.INIT=8'h10;
  LUT4 n1372_s11 (
    .F(n1372_16),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[5]),
    .I2(ff_info_x[5]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1372_s11.INIT=16'h0F44;
  LUT3 n1294_s1 (
    .F(n1294_5),
    .I0(w_read_color_address_9_7),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[5]) 
);
defparam n1294_s1.INIT=8'h20;
  LUT3 n1379_s11 (
    .F(n1379_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[6]) 
);
defparam n1379_s11.INIT=8'h10;
  LUT4 w_read_color_address_9_s3 (
    .F(w_read_color_address_9_7),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam w_read_color_address_9_s3.INIT=16'h000E;
  LUT3 ff_info_x_8_s4 (
    .F(ff_info_x_8_9),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[7]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_info_x_8_s4.INIT=8'hB0;
  LUT3 n1378_s11 (
    .F(n1378_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[7]) 
);
defparam n1378_s11.INIT=8'h10;
  LUT4 n1582_s2 (
    .F(n1582_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(n1551_8) 
);
defparam n1582_s2.INIT=16'h4000;
  LUT4 n1360_s6 (
    .F(n1360_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[0]) 
);
defparam n1360_s6.INIT=16'h0440;
  LUT4 n3320_s4 (
    .F(n3320_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n3320_s4.INIT=16'h0400;
  LUT3 n1361_s6 (
    .F(n1361_13),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1361_s6.INIT=8'h10;
  LUT4 ff_prepare_end_s6 (
    .F(ff_prepare_end_12),
    .I0(ff_prepare_end_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n1017_7) 
);
defparam ff_prepare_end_s6.INIT=16'hEF00;
  LUT4 ff_prepare_plane_num_4_s2 (
    .F(ff_prepare_plane_num_4_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num_2_7),
    .I3(n1017_7) 
);
defparam ff_prepare_plane_num_4_s2.INIT=16'hFB00;
  LUT4 n1664_s1 (
    .F(n1664_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1659_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1664_s1.INIT=16'hACAA;
  LUT4 n1663_s1 (
    .F(n1663_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1658_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1663_s1.INIT=16'hACAA;
  LUT4 n1662_s1 (
    .F(n1662_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1657_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1662_s1.INIT=16'hACAA;
  LUT4 n1661_s1 (
    .F(n1661_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1656_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1661_s1.INIT=16'hACAA;
  LUT4 n1660_s1 (
    .F(n1660_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1655_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1660_s1.INIT=16'hACAA;
  LUT4 w_info_address_0_s2 (
    .F(w_info_address[0]),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_0_s2.INIT=16'hACAA;
  LUT4 w_info_address_1_s2 (
    .F(w_info_address[1]),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_1_s2.INIT=16'hACAA;
  LUT4 w_info_address_2_s2 (
    .F(w_info_address[2]),
    .I0(ff_predraw_local_plane_num[2]),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_2_s2.INIT=16'hACAA;
  LUT4 ff_line_buf_draw_we_s7 (
    .F(ff_line_buf_draw_we_12),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam ff_line_buf_draw_we_s7.INIT=16'h0800;
  LUT3 n2132_s3 (
    .F(n2132_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n2132_s3.INIT=8'h40;
  LUT3 n2128_s3 (
    .F(n2128_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n1017_7) 
);
defparam n2128_s3.INIT=8'h40;
  LUT3 n2092_s2 (
    .F(n2092_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n520_4) 
);
defparam n2092_s2.INIT=8'h40;
  LUT4 n251_s13 (
    .F(n251_24),
    .I0(ff_prepare_end),
    .I1(sp_vram_accessing_5),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n251_s13.INIT=16'h37C0;
  LUT2 n251_s14 (
    .F(n251_26),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n251_s14.INIT=4'h4;
  LUT3 n252_s13 (
    .F(n252_24),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(sp_vram_accessing_5) 
);
defparam n252_s13.INIT=8'h1C;
  LUT3 n286_s6 (
    .F(n286_13),
    .I0(ff_cur_y[0]),
    .I1(n1171_2),
    .I2(n2917_7) 
);
defparam n286_s6.INIT=8'h3A;
  LUT3 n545_s5 (
    .F(n545_11),
    .I0(ff_y_test_sp_num[0]),
    .I1(n545_15),
    .I2(ff_y_test_sp_num_4_9) 
);
defparam n545_s5.INIT=8'hCA;
  LUT3 ff_y_test_sp_num_4_s4 (
    .F(ff_y_test_sp_num_4_9),
    .I0(ff_y_test_sp_num_4_7),
    .I1(n1011_7),
    .I2(n1017_7) 
);
defparam ff_y_test_sp_num_4_s4.INIT=8'hE0;
  LUT4 n596_s5 (
    .F(n596_11),
    .I0(n1017_7),
    .I1(n1011_7),
    .I2(n3177_4),
    .I3(ff_y_test_listup_addr[0]) 
);
defparam n596_s5.INIT=16'h0730;
  LUT4 ff_info_pattern_15_s5 (
    .F(ff_info_pattern_15_11),
    .I0(ff_prepare_local_plane_num[2]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n1327_14),
    .I3(ff_y_test_listup_addr[3]) 
);
defparam ff_info_pattern_15_s5.INIT=16'h00B2;
  LUT4 n1386_s12 (
    .F(n1386_19),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[7]) 
);
defparam n1386_s12.INIT=16'h0200;
  LUT4 n1387_s11 (
    .F(n1387_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[6]) 
);
defparam n1387_s11.INIT=16'h0200;
  LUT4 n1388_s11 (
    .F(n1388_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[5]) 
);
defparam n1388_s11.INIT=16'h0200;
  LUT4 n1389_s11 (
    .F(n1389_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[4]) 
);
defparam n1389_s11.INIT=16'h0200;
  LUT4 n1390_s11 (
    .F(n1390_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[3]) 
);
defparam n1390_s11.INIT=16'h0200;
  LUT4 n1391_s11 (
    .F(n1391_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[2]) 
);
defparam n1391_s11.INIT=16'h0200;
  LUT4 n1392_s11 (
    .F(n1392_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[1]) 
);
defparam n1392_s11.INIT=16'h0200;
  LUT4 n1393_s11 (
    .F(n1393_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[0]) 
);
defparam n1393_s11.INIT=16'h0200;
  LUT4 ff_y_test_listup_addr_3_s4 (
    .F(ff_y_test_listup_addr_3_10),
    .I0(n2917_7),
    .I1(n1017_7),
    .I2(n3147_6),
    .I3(n1551_5) 
);
defparam ff_y_test_listup_addr_3_s4.INIT=16'hEAAA;
  LUT4 n1182_s14 (
    .F(n1182_19),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_plane_num[2]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1182_s14.INIT=16'h5333;
  LUT4 n1181_s13 (
    .F(n1181_18),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_plane_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1181_s13.INIT=16'hACCC;
  LUT4 n1180_s13 (
    .F(n1180_18),
    .I0(ff_prepare_plane_num[2]),
    .I1(ff_prepare_plane_num[4]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1180_s13.INIT=16'hACCC;
  LUT4 n1179_s13 (
    .F(n1179_18),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_attribute_base_address[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1179_s13.INIT=16'hACCC;
  LUT4 n1178_s14 (
    .F(n1178_20),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_attribute_base_address[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1178_s14.INIT=16'hACCC;
  LUT4 n1183_s14 (
    .F(n1183_17),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_line_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1183_s14.INIT=16'hCAAA;
  LUT4 n2249_s3 (
    .F(n2249_7),
    .I0(slot_reset_n_d),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n2249_s3.INIT=16'h2000;
  LUT4 n545_s7 (
    .F(n545_15),
    .I0(w_pre_dot_counter_x_8),
    .I1(n100_8),
    .I2(ff_sp_predraw_end_10),
    .I3(ff_y_test_sp_num[0]) 
);
defparam n545_s7.INIT=16'h00BF;
  LUT4 n2917_s2 (
    .F(n2917_7),
    .I0(w_pre_dot_counter_x_8),
    .I1(n100_8),
    .I2(ff_sp_predraw_end_10),
    .I3(n1017_7) 
);
defparam n2917_s2.INIT=16'h4000;
  LUT4 n509_s2 (
    .F(n509_8),
    .I0(ff_sp_en),
    .I1(w_pre_dot_counter_x_8),
    .I2(n100_8),
    .I3(ff_sp_predraw_end_10) 
);
defparam n509_s2.INIT=16'h2000;
  LUT4 n1919_s3 (
    .F(n1919_9),
    .I0(reg_r8_sp_off_Z),
    .I1(w_pre_dot_counter_x_8),
    .I2(n100_8),
    .I3(ff_sp_predraw_end_10) 
);
defparam n1919_s3.INIT=16'hEFFF;
  DFFE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n279_6),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n280_8),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n281_8),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n282_8),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n283_8),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n284_8),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n285_8),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_pattern_gen_base_address_5_s0 (
    .Q(ff_pattern_gen_base_address[5]),
    .D(reg_r6_sp_gen_addr_Z_5),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_pattern_gen_base_address_3_s0 (
    .Q(ff_pattern_gen_base_address[3]),
    .D(reg_r6_sp_gen_addr_Z_3),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_pattern_gen_base_address_2_s0 (
    .Q(ff_pattern_gen_base_address[2]),
    .D(reg_r6_sp_gen_addr_Z_2),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_pattern_gen_base_address_1_s0 (
    .Q(ff_pattern_gen_base_address[1]),
    .D(reg_r6_sp_gen_addr_Z_1),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_pattern_gen_base_address_0_s0 (
    .Q(ff_pattern_gen_base_address[0]),
    .D(reg_r6_sp_gen_addr_Z_0),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_attribute_base_address_9_s0 (
    .Q(ff_attribute_base_address[9]),
    .D(reg_r11r5_sp_atr_addr_Z_9),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_attribute_base_address_7_s0 (
    .Q(ff_attribute_base_address[7]),
    .D(reg_r11r5_sp_atr_addr_Z_7),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_attribute_base_address_6_s0 (
    .Q(ff_attribute_base_address[6]),
    .D(reg_r11r5_sp_atr_addr_Z_6),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_attribute_base_address_5_s0 (
    .Q(ff_attribute_base_address[5]),
    .D(reg_r11r5_sp_atr_addr_Z_5),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_attribute_base_address_4_s0 (
    .Q(ff_attribute_base_address[4]),
    .D(reg_r11r5_sp_atr_addr_Z_4),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_attribute_base_address_3_s0 (
    .Q(ff_attribute_base_address[3]),
    .D(reg_r11r5_sp_atr_addr_Z_3),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFE ff_attribute_base_address_2_s0 (
    .Q(ff_attribute_base_address[2]),
    .D(reg_r11r5_sp_atr_addr_Z_2),
    .CLK(w_video_clk),
    .CE(n2917_7) 
);
  DFFRE ff_attribute_base_address_1_s0 (
    .Q(ff_attribute_base_address[1]),
    .D(reg_r11r5_sp_atr_addr_Z_1),
    .CLK(w_video_clk),
    .CE(n2917_7),
    .RESET(n354_4) 
);
  DFFRE ff_attribute_base_address_0_s0 (
    .Q(ff_attribute_base_address[0]),
    .D(reg_r11r5_sp_atr_addr_Z_0),
    .CLK(w_video_clk),
    .CE(n2917_7),
    .RESET(n354_4) 
);
  DFFRE sp_vram_accessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n420_12),
    .CLK(w_video_clk),
    .CE(sp_vram_accessing_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n509_8),
    .CLK(w_video_clk),
    .CE(ff_y_test_en_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n541_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_9),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n542_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_9),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n543_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_9),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n544_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_9),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_3_s0 (
    .Q(ff_y_test_listup_addr[3]),
    .D(n593_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n594_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n595_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_10),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_4_s0  (
    .Q(\ff_render_planes[4] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_3_s0  (
    .Q(\ff_render_planes[4] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_2_s0  (
    .Q(\ff_render_planes[4] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_1_s0  (
    .Q(\ff_render_planes[4] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_0_s0  (
    .Q(\ff_render_planes[4] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_4_s0  (
    .Q(\ff_render_planes[5] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_3_s0  (
    .Q(\ff_render_planes[5] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_2_s0  (
    .Q(\ff_render_planes[5] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_1_s0  (
    .Q(\ff_render_planes[5] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_0_s0  (
    .Q(\ff_render_planes[5] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_4_s0  (
    .Q(\ff_render_planes[6] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_3_s0  (
    .Q(\ff_render_planes[6] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_2_s0  (
    .Q(\ff_render_planes[6] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_1_s0  (
    .Q(\ff_render_planes[6] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_0_s0  (
    .Q(\ff_render_planes[6] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_4_s0  (
    .Q(\ff_render_planes[7] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_3_s0  (
    .Q(\ff_render_planes[7] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_2_s0  (
    .Q(\ff_render_planes[7] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_1_s0  (
    .Q(\ff_render_planes[7] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_0_s0  (
    .Q(\ff_render_planes[7] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_16_s0 (
    .Q(ff_y_test_address_16),
    .D(ff_attribute_base_address[9]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_14_s0 (
    .Q(ff_y_test_address_14),
    .D(ff_attribute_base_address[7]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_13_s0 (
    .Q(ff_y_test_address_13),
    .D(ff_attribute_base_address[6]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_12_s0 (
    .Q(ff_y_test_address_12),
    .D(ff_attribute_base_address[5]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_11_s0 (
    .Q(ff_y_test_address_11),
    .D(ff_attribute_base_address[4]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_10_s0 (
    .Q(ff_y_test_address_10),
    .D(ff_attribute_base_address[3]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_9_s0 (
    .Q(ff_y_test_address_9),
    .D(ff_attribute_base_address[2]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_8_s0 (
    .Q(ff_y_test_address_8),
    .D(ff_attribute_base_address[1]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_7_s0 (
    .Q(ff_y_test_address_7),
    .D(ff_attribute_base_address[0]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address_6),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address_5),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address_4),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address_3),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address_2),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_16_s0 (
    .Q(ff_preread_address_16),
    .D(n1170_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_14_s0 (
    .Q(ff_preread_address_14),
    .D(n1172_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_13_s0 (
    .Q(ff_preread_address_13),
    .D(n1173_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_12_s0 (
    .Q(ff_preread_address_12),
    .D(n1174_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_11_s0 (
    .Q(ff_preread_address_11),
    .D(n1175_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address_10),
    .D(n1176_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address_9),
    .D(n1177_14),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address_8),
    .D(n1178_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address_7),
    .D(n1179_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address_6),
    .D(n1180_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address_5),
    .D(n1181_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address_4),
    .D(n1182_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address_3),
    .D(n1183_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address_2),
    .D(n1184_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address_1),
    .D(n1185_23),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address_0),
    .D(n1186_23),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFE ff_info_ram_we_s0 (
    .Q(ff_info_ram_we),
    .D(n3320_9),
    .CLK(w_video_clk),
    .CE(ff_info_ram_we_7) 
);
  DFFRE ff_prepare_local_plane_num_2_s0 (
    .Q(ff_prepare_local_plane_num[2]),
    .D(n1359_12),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1360_14),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1361_13),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1362_11),
    .CLK(w_video_clk),
    .CE(ff_prepare_end_12),
    .RESET(n36_6) 
);
  DFFRE ff_info_color_3_s0 (
    .Q(ff_info_color[3]),
    .D(ff_rdata[3]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(w_vram_data_3_8) 
);
  DFFRE ff_info_color_2_s0 (
    .Q(ff_info_color[2]),
    .D(ff_rdata[2]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(w_vram_data_3_8) 
);
  DFFRE ff_info_color_1_s0 (
    .Q(ff_info_color[1]),
    .D(ff_rdata[1]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(w_vram_data_3_8) 
);
  DFFRE ff_info_color_0_s0 (
    .Q(ff_info_color[0]),
    .D(ff_rdata[0]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(w_vram_data_3_8) 
);
  DFFRE ff_info_cc_s0 (
    .Q(ff_info_cc),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(n1293_5) 
);
  DFFE ff_info_ic_s0 (
    .Q(ff_info_ic),
    .D(n1294_5),
    .CLK(w_video_clk),
    .CE(n1551_10) 
);
  DFFE ff_info_x_8_s0 (
    .Q(ff_info_x[8]),
    .D(n1369_18),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_7_s0 (
    .Q(ff_info_x[7]),
    .D(n1370_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_6_s0 (
    .Q(ff_info_x[6]),
    .D(n1371_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_5_s0 (
    .Q(ff_info_x[5]),
    .D(n1372_16),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFRE ff_info_x_4_s0 (
    .Q(ff_info_x[4]),
    .D(ff_rdata[4]),
    .CLK(w_video_clk),
    .CE(n1561_7),
    .RESET(w_vram_data_4_7) 
);
  DFFRE ff_info_x_3_s0 (
    .Q(ff_info_x[3]),
    .D(ff_rdata[3]),
    .CLK(w_video_clk),
    .CE(n1561_7),
    .RESET(w_vram_data_4_7) 
);
  DFFRE ff_info_x_2_s0 (
    .Q(ff_info_x[2]),
    .D(ff_rdata[2]),
    .CLK(w_video_clk),
    .CE(n1561_7),
    .RESET(w_vram_data_4_7) 
);
  DFFRE ff_info_x_1_s0 (
    .Q(ff_info_x[1]),
    .D(ff_rdata[1]),
    .CLK(w_video_clk),
    .CE(n1561_7),
    .RESET(w_vram_data_4_7) 
);
  DFFRE ff_info_x_0_s0 (
    .Q(ff_info_x[0]),
    .D(ff_rdata[0]),
    .CLK(w_video_clk),
    .CE(n1561_7),
    .RESET(w_vram_data_4_7) 
);
  DFFE ff_info_pattern_15_s0 (
    .Q(ff_info_pattern[15]),
    .D(n1378_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_14_s0 (
    .Q(ff_info_pattern[14]),
    .D(n1379_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_13_s0 (
    .Q(ff_info_pattern[13]),
    .D(n1380_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_12_s0 (
    .Q(ff_info_pattern[12]),
    .D(n1381_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_11_s0 (
    .Q(ff_info_pattern[11]),
    .D(n1382_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_10_s0 (
    .Q(ff_info_pattern[10]),
    .D(n1383_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_9_s0 (
    .Q(ff_info_pattern[9]),
    .D(n1384_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_8_s0 (
    .Q(ff_info_pattern[8]),
    .D(n1385_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_7_s0 (
    .Q(ff_info_pattern[7]),
    .D(n1386_19),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_6_s0 (
    .Q(ff_info_pattern[6]),
    .D(n1387_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_5_s0 (
    .Q(ff_info_pattern[5]),
    .D(n1388_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_4_s0 (
    .Q(ff_info_pattern[4]),
    .D(n1389_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_3_s0 (
    .Q(ff_info_pattern[3]),
    .D(n1390_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_2_s0 (
    .Q(ff_info_pattern[2]),
    .D(n1391_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_1_s0 (
    .Q(ff_info_pattern[1]),
    .D(n1392_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_0_s0 (
    .Q(ff_info_pattern[0]),
    .D(n1393_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFRE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(ff_rdata[7]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(ff_rdata[6]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(ff_rdata[5]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(ff_rdata[4]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(ff_rdata[3]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(ff_rdata[2]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(ff_rdata[1]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(ff_rdata[0]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFE ff_prepare_line_num_3_s0 (
    .Q(ff_prepare_line_num[3]),
    .D(n1280_3),
    .CLK(w_video_clk),
    .CE(n1590_4) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(n1281_3),
    .CLK(w_video_clk),
    .CE(n1590_4) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(n1282_3),
    .CLK(w_video_clk),
    .CE(n1590_4) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(n1283_3),
    .CLK(w_video_clk),
    .CE(n1590_4) 
);
  DFFE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1660_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1661_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1662_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1663_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1664_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFRE ff_line_buf_draw_we_s0 (
    .Q(ff_line_buf_draw_we),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_we_6),
    .RESET(n36_6) 
);
  DFFRE ff_sp_predraw_end_s0 (
    .Q(ff_sp_predraw_end),
    .D(n1919_9),
    .CLK(w_video_clk),
    .CE(ff_sp_predraw_end_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_15_s0 (
    .Q(ff_draw_pattern[15]),
    .D(n1693_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_14_s0 (
    .Q(ff_draw_pattern[14]),
    .D(n1694_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_13_s0 (
    .Q(ff_draw_pattern[13]),
    .D(n1695_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_12_s0 (
    .Q(ff_draw_pattern[12]),
    .D(n1696_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_11_s0 (
    .Q(ff_draw_pattern[11]),
    .D(n1697_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_10_s0 (
    .Q(ff_draw_pattern[10]),
    .D(n1698_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_9_s0 (
    .Q(ff_draw_pattern[9]),
    .D(n1699_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_8_s0 (
    .Q(ff_draw_pattern[8]),
    .D(n1700_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_7_s0 (
    .Q(ff_draw_pattern[7]),
    .D(n1701_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_6_s0 (
    .Q(ff_draw_pattern[6]),
    .D(n1702_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_5_s0 (
    .Q(ff_draw_pattern[5]),
    .D(n1703_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_4_s0 (
    .Q(ff_draw_pattern[4]),
    .D(n1704_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_3_s0 (
    .Q(ff_draw_pattern[3]),
    .D(n1705_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_2_s0 (
    .Q(ff_draw_pattern[2]),
    .D(n1706_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_1_s0 (
    .Q(ff_draw_pattern[1]),
    .D(n1707_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_0_s0 (
    .Q(ff_draw_pattern[0]),
    .D(n1708_6),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_7_s0 (
    .Q(ff_line_buf_draw_color[7]),
    .D(n1815_6),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_6_s0 (
    .Q(ff_line_buf_draw_color[6]),
    .D(n1816_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_5_s0 (
    .Q(ff_line_buf_draw_color[5]),
    .D(n1817_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_4_s0 (
    .Q(ff_line_buf_draw_color[4]),
    .D(n1818_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_3_s0 (
    .Q(ff_line_buf_draw_color[3]),
    .D(n1819_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_2_s0 (
    .Q(ff_line_buf_draw_color[2]),
    .D(n1820_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_1_s0 (
    .Q(ff_line_buf_draw_color[1]),
    .D(n1821_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_0_s0 (
    .Q(ff_line_buf_draw_color[0]),
    .D(n1822_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_7_s0 (
    .Q(ff_line_buf_draw_x[7]),
    .D(n1736_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_6_s0 (
    .Q(ff_line_buf_draw_x[6]),
    .D(n1737_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_5_s0 (
    .Q(ff_line_buf_draw_x[5]),
    .D(n1738_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_4_s0 (
    .Q(ff_line_buf_draw_x[4]),
    .D(n1739_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_3_s0 (
    .Q(ff_line_buf_draw_x[3]),
    .D(n1740_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_2_s0 (
    .Q(ff_line_buf_draw_x[2]),
    .D(n1741_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_1_s0 (
    .Q(ff_line_buf_draw_x[1]),
    .D(n1742_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_0_s0 (
    .Q(ff_line_buf_draw_x[0]),
    .D(n1743_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_3_s0 (
    .Q(ff_draw_color[3]),
    .D(w_info_rdata[5]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_2_s0 (
    .Q(ff_draw_color[2]),
    .D(w_info_rdata[4]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_1_s0 (
    .Q(ff_draw_color[1]),
    .D(w_info_rdata[3]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_0_s0 (
    .Q(ff_draw_color[0]),
    .D(w_info_rdata[2]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_cc0_found_s0  (
    .Q(\u_drawing_to_line_buffer.ff_cc0_found ),
    .D(n1927_7),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_2_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .D(n1924_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_1_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .D(n1925_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .D(n1926_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE ff_predraw_local_plane_num_2_s0 (
    .Q(ff_predraw_local_plane_num[2]),
    .D(n1902_4),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFRE ff_predraw_local_plane_num_1_s0 (
    .Q(ff_predraw_local_plane_num[1]),
    .D(n1903_4),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFRE ff_predraw_local_plane_num_0_s0 (
    .Q(ff_predraw_local_plane_num[0]),
    .D(n1904_6),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFE ff_draw_x_8_s0 (
    .Q(ff_draw_x[8]),
    .D(n1735_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_7_s0 (
    .Q(ff_draw_x[7]),
    .D(n1736_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_6_s0 (
    .Q(ff_draw_x[6]),
    .D(n1737_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_5_s0 (
    .Q(ff_draw_x[5]),
    .D(n1738_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_4_s0 (
    .Q(ff_draw_x[4]),
    .D(n1739_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_3_s0 (
    .Q(ff_draw_x[3]),
    .D(n1740_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_2_s0 (
    .Q(ff_draw_x[2]),
    .D(n1741_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_1_s0 (
    .Q(ff_draw_x[1]),
    .D(n1742_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_0_s0 (
    .Q(ff_draw_x[0]),
    .D(n1743_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFRE ff_line_buf_disp_x_7_s0 (
    .Q(ff_line_buf_disp_x[7]),
    .D(n2442_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_6_s0 (
    .Q(ff_line_buf_disp_x[6]),
    .D(n2443_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_5_s0 (
    .Q(ff_line_buf_disp_x[5]),
    .D(n2444_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_4_s0 (
    .Q(ff_line_buf_disp_x[4]),
    .D(n2445_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_3_s0 (
    .Q(ff_line_buf_disp_x[3]),
    .D(n2446_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_2_s0 (
    .Q(ff_line_buf_disp_x[2]),
    .D(n2447_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_1_s0 (
    .Q(ff_line_buf_disp_x[1]),
    .D(n2448_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_0_s0 (
    .Q(ff_line_buf_disp_x[0]),
    .D(n2449_4),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_window_x_s0 (
    .Q(ff_window_x),
    .D(n2432_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_we_s0 (
    .Q(ff_line_buf_disp_we),
    .D(n494_25),
    .CLK(w_video_clk),
    .CE(ff_line_buf_disp_we_6),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_en_s0 (
    .Q(w_sp_color_code_en),
    .D(n2521_6),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_3_s0 (
    .Q(w_sp_color_code[3]),
    .D(n2522_6),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_2_s0 (
    .Q(w_sp_color_code[2]),
    .D(n2523_6),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_1_s0 (
    .Q(w_sp_color_code[1]),
    .D(n2524_6),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_0_s0 (
    .Q(w_sp_color_code[0]),
    .D(n2525_6),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(w_video_clk),
    .CE(n2917_7),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s5 (
    .Q(ff_main_state[1]),
    .D(n251_24),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_main_state_1_s5.INIT=1'b0;
  DFFR ff_main_state_0_s3 (
    .Q(ff_main_state[0]),
    .D(n252_24),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_main_state_0_s3.INIT=1'b0;
  DFF ff_cur_y_0_s1 (
    .Q(ff_cur_y[0]),
    .D(n286_13),
    .CLK(w_video_clk) 
);
defparam ff_cur_y_0_s1.INIT=1'b0;
  DFFR ff_y_test_sp_num_0_s2 (
    .Q(ff_y_test_sp_num[0]),
    .D(n545_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_y_test_sp_num_0_s2.INIT=1'b0;
  DFFR ff_y_test_listup_addr_0_s2 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n596_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_y_test_listup_addr_0_s2.INIT=1'b0;
  ALU n1327_s8 (
    .SUM(n1327_9_SUM),
    .COUT(n1327_12),
    .I0(VCC),
    .I1(ff_y_test_listup_addr[0]),
    .I3(GND),
    .CIN(ff_prepare_local_plane_num[0]) 
);
defparam n1327_s8.ALU_MODE=1;
  ALU n1327_s9 (
    .SUM(n1327_10_SUM),
    .COUT(n1327_14),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_y_test_listup_addr[1]),
    .I3(GND),
    .CIN(n1327_12) 
);
defparam n1327_s9.ALU_MODE=1;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(w_vram_data_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(w_vram_data_Z[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(w_vram_data_Z[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(w_vram_data_Z[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(w_vram_data_Z[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(w_vram_data_Z[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(w_vram_data_Z[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(w_vram_data_Z[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  ALU n1759_s0 (
    .SUM(n1759_1_SUM),
    .COUT(n1759_3),
    .I0(w_line_buf_draw_data[4]),
    .I1(n1747_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n1759_s0.ALU_MODE=3;
  ALU n1760_s0 (
    .SUM(n1760_1_SUM),
    .COUT(n1760_3),
    .I0(w_line_buf_draw_data[5]),
    .I1(n1746_3),
    .I3(GND),
    .CIN(n1759_3) 
);
defparam n1760_s0.ALU_MODE=3;
  ALU n1761_s0 (
    .SUM(n1761_1_SUM),
    .COUT(n1761_3),
    .I0(w_line_buf_draw_data[6]),
    .I1(n1745_3),
    .I3(GND),
    .CIN(n1760_3) 
);
defparam n1761_s0.ALU_MODE=3;
  MUX2_LUT5 n1183_s11 (
    .O(n1183_15),
    .I0(w_read_pattern_address_3_2),
    .I1(n1183_17),
    .S0(n1170_15) 
);
  MUX2_LUT5 n1655_s14 (
    .O(n1655_15),
    .I0(n1655_10),
    .I1(n1655_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1655_s15 (
    .O(n1655_17),
    .I0(n1655_12),
    .I1(n1655_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s14 (
    .O(n1656_15),
    .I0(n1656_10),
    .I1(n1656_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s15 (
    .O(n1656_17),
    .I0(n1656_12),
    .I1(n1656_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s14 (
    .O(n1657_15),
    .I0(n1657_10),
    .I1(n1657_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s15 (
    .O(n1657_17),
    .I0(n1657_12),
    .I1(n1657_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s14 (
    .O(n1658_15),
    .I0(n1658_10),
    .I1(n1658_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s15 (
    .O(n1658_17),
    .I0(n1658_12),
    .I1(n1658_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s14 (
    .O(n1659_15),
    .I0(n1659_10),
    .I1(n1659_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s15 (
    .O(n1659_17),
    .I0(n1659_12),
    .I1(n1659_13),
    .S0(n1653_7) 
);
  MUX2_LUT6 n1655_s13 (
    .O(n1655_19),
    .I0(n1655_15),
    .I1(n1655_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1656_s13 (
    .O(n1656_19),
    .I0(n1656_15),
    .I1(n1656_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1657_s13 (
    .O(n1657_19),
    .I0(n1657_15),
    .I1(n1657_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1658_s13 (
    .O(n1658_19),
    .I0(n1658_15),
    .I1(n1658_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1659_s13 (
    .O(n1659_19),
    .I0(n1659_15),
    .I1(n1659_17),
    .S0(n1652_5) 
);
  MUX2_LUT5 n1177_s11 (
    .O(n1177_14),
    .I0(n1177_16),
    .I1(w_read_color_address[9]),
    .S0(n1177_18) 
);
  INV n1904_s2 (
    .O(n1904_6),
    .I(ff_predraw_local_plane_num[0]) 
);
  vdp_spinforam u_sprite_info_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .ff_info_ic(ff_info_ic),
    .ff_info_cc(ff_info_cc),
    .ff_info_ram_we(ff_info_ram_we),
    .w_info_address(w_info_address[2:0]),
    .ff_info_color(ff_info_color[3:0]),
    .ff_info_pattern(ff_info_pattern[15:0]),
    .ff_info_x(ff_info_x[8:0]),
    .w_info_rdata_Z(w_info_rdata_Z[0]),
    .w_info_rdata(w_info_rdata[30:1])
);
  vdp_ram_256byte_0 u_even_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_even_we(w_ram_even_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_even_7_5(w_line_buf_wdata_even_7_5),
    .w_line_buf_address_even(w_line_buf_address_even[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_even(w_line_buf_rdata_even[7:0])
);
  vdp_ram_256byte_1 u_odd_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_odd_we(w_ram_odd_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_odd_7_4(w_line_buf_wdata_odd_7_4),
    .w_line_buf_address_odd(w_line_buf_address_odd[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_odd(w_line_buf_rdata_odd[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_ram_palette (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_palette_we,
  w_palette_wdata_r,
  w_palette_wdata_g,
  w_palette_wdata_b,
  w_palette_wr_address,
  w_palette_rd_address,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_palette_we;
input [4:2] w_palette_wdata_r;
input [4:2] w_palette_wdata_g;
input [4:2] w_palette_wdata_b;
input [3:0] w_palette_wr_address;
input [3:0] w_palette_rd_address;
output [4:0] w_palette_rdata_r;
output [4:0] w_palette_rdata_g;
output [4:0] w_palette_rdata_b;
wire n29_21;
wire n30_21;
wire n31_21;
wire n32_21;
wire n33_21;
wire n34_21;
wire n35_21;
wire n36_21;
wire n37_21;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire ff_q_r_4_6;
wire n166_6;
wire n109_6;
wire n105_4;
wire n106_4;
wire n107_4;
wire n108_4;
wire n11_8;
wire ff_address_3_15;
wire n113_14;
wire n114_14;
wire n118_14;
wire n119_14;
wire n123_14;
wire n124_14;
wire ff_enable1;
wire ff_enable2;
wire ff_enable3;
wire ff_we;
wire n180_2;
wire n181_2;
wire n182_2;
wire n183_3;
wire n171_3;
wire n172_3;
wire n173_4;
wire n179_3;
wire n177_3;
wire n178_3;
wire n169_4;
wire n170_3;
wire n174_4;
wire n175_3;
wire n176_3;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_2;
wire n7_1;
wire n7_0_COUT;
wire n129_5;
wire ff_palette_initial_state_3_9;
wire [4:0] ff_palette_initial_state;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [4:0] ff_delay_state;
wire [4:0] ff_q_r;
wire [4:0] ff_q_g;
wire [4:0] ff_q_b;
wire [3:0] ff_address;
wire [4:0] ff_d_r;
wire [4:0] ff_d_g;
wire [4:0] ff_d_b;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT4 n29_s16 (
    .F(n29_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n29_s16.INIT=16'hEF40;
  LUT4 n30_s16 (
    .F(n30_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n30_s16.INIT=16'hAFA8;
  LUT4 n31_s16 (
    .F(n31_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n31_s16.INIT=16'hD35C;
  LUT4 n32_s16 (
    .F(n32_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n32_s16.INIT=16'hDC8C;
  LUT4 n33_s16 (
    .F(n33_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n33_s16.INIT=16'hAEAC;
  LUT4 n34_s16 (
    .F(n34_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n34_s16.INIT=16'hC378;
  LUT4 n35_s16 (
    .F(n35_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n35_s16.INIT=16'hE8B0;
  LUT4 n36_s16 (
    .F(n36_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n36_s16.INIT=16'h82B8;
  LUT4 n37_s16 (
    .F(n37_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n37_s16.INIT=16'hF7FC;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(ff_delay_state[3]),
    .I1(n105_4),
    .I2(ff_delay_state[4]) 
);
defparam n105_s0.INIT=8'hCA;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(ff_delay_state[2]),
    .I1(n106_4),
    .I2(ff_delay_state[4]) 
);
defparam n106_s0.INIT=8'hCA;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(ff_delay_state[1]),
    .I1(n107_4),
    .I2(ff_delay_state[4]) 
);
defparam n107_s0.INIT=8'hCA;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_delay_state[0]),
    .I1(n108_4),
    .I2(ff_delay_state[4]) 
);
defparam n108_s0.INIT=8'hCA;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(ff_palette_r[2]),
    .I1(w_palette_wdata_r[4]),
    .I2(ff_delay_state[4]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(ff_palette_r[1]),
    .I1(w_palette_wdata_r[3]),
    .I2(ff_delay_state[4]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(ff_palette_r[0]),
    .I1(w_palette_wdata_r[2]),
    .I2(ff_delay_state[4]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(ff_palette_g[2]),
    .I1(w_palette_wdata_g[4]),
    .I2(ff_delay_state[4]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(ff_palette_g[1]),
    .I1(w_palette_wdata_g[3]),
    .I2(ff_delay_state[4]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(ff_palette_g[0]),
    .I1(w_palette_wdata_g[2]),
    .I2(ff_delay_state[4]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(ff_palette_b[2]),
    .I1(w_palette_wdata_b[4]),
    .I2(ff_delay_state[4]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(ff_palette_b[1]),
    .I1(w_palette_wdata_b[3]),
    .I2(ff_delay_state[4]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(ff_palette_b[0]),
    .I1(w_palette_wdata_b[2]),
    .I2(ff_delay_state[4]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT2 ff_q_r_4_s2 (
    .F(ff_q_r_4_6),
    .I0(ff_we),
    .I1(ff_enable1) 
);
defparam ff_q_r_4_s2.INIT=4'h4;
  LUT2 n166_s1 (
    .F(n166_6),
    .I0(ff_enable1),
    .I1(ff_we) 
);
defparam n166_s1.INIT=4'h8;
  LUT2 n109_s1 (
    .F(n109_6),
    .I0(w_vdp_enable),
    .I1(w_palette_we) 
);
defparam n109_s1.INIT=4'h8;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(w_palette_wr_address[3]),
    .I1(w_palette_rd_address[3]),
    .I2(w_palette_we) 
);
defparam n105_s1.INIT=8'hAC;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(w_palette_rd_address[2]),
    .I1(w_palette_wr_address[2]),
    .I2(w_palette_we) 
);
defparam n106_s1.INIT=8'hCA;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(w_palette_rd_address[1]),
    .I1(w_palette_wr_address[1]),
    .I2(w_palette_we) 
);
defparam n107_s1.INIT=8'hCA;
  LUT3 n108_s1 (
    .F(n108_4),
    .I0(w_palette_rd_address[0]),
    .I1(w_palette_wr_address[0]),
    .I2(w_palette_we) 
);
defparam n108_s1.INIT=8'hCA;
  LUT2 n11_s3 (
    .F(n11_8),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[4]) 
);
defparam n11_s3.INIT=4'h9;
  LUT2 ff_address_3_s4 (
    .F(ff_address_3_15),
    .I0(w_vdp_enable),
    .I1(ff_delay_state[4]) 
);
defparam ff_address_3_s4.INIT=4'hB;
  LUT4 n113_s6 (
    .F(n113_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[2]) 
);
defparam n113_s6.INIT=16'h4F44;
  LUT4 n114_s6 (
    .F(n114_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[1]) 
);
defparam n114_s6.INIT=16'h4F44;
  LUT4 n118_s6 (
    .F(n118_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[2]) 
);
defparam n118_s6.INIT=16'h4F44;
  LUT4 n119_s6 (
    .F(n119_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[1]) 
);
defparam n119_s6.INIT=16'h4F44;
  LUT4 n123_s6 (
    .F(n123_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[2]) 
);
defparam n123_s6.INIT=16'h4F44;
  LUT4 n124_s6 (
    .F(n124_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[1]) 
);
defparam n124_s6.INIT=16'h4F44;
  DFFRE ff_palette_initial_state_3_s0 (
    .Q(ff_palette_initial_state[3]),
    .D(n8_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_2_s0 (
    .Q(ff_palette_initial_state[2]),
    .D(n9_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_1_s0 (
    .Q(ff_palette_initial_state[1]),
    .D(n10_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n29_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n30_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n31_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n32_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n33_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n34_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n35_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n36_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n37_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_4_s0 (
    .Q(ff_delay_state[4]),
    .D(ff_palette_initial_state[4]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_3_s0 (
    .Q(ff_delay_state[3]),
    .D(ff_palette_initial_state[3]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_2_s0 (
    .Q(ff_delay_state[2]),
    .D(ff_palette_initial_state[2]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_1_s0 (
    .Q(ff_delay_state[1]),
    .D(ff_palette_initial_state[1]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_0_s0 (
    .Q(ff_delay_state[0]),
    .D(ff_palette_initial_state[0]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable1_s0 (
    .Q(ff_enable1),
    .D(ff_address_3_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable2_s0 (
    .Q(ff_enable2),
    .D(ff_enable1),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable3_s0 (
    .Q(ff_enable3),
    .D(ff_enable2),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFS ff_we_s0 (
    .Q(ff_we),
    .D(n109_6),
    .CLK(w_video_clk),
    .SET(n129_5) 
);
  DFFE ff_q_r_4_s0 (
    .Q(ff_q_r[4]),
    .D(n169_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_3_s0 (
    .Q(ff_q_r[3]),
    .D(n170_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_2_s0 (
    .Q(ff_q_r[2]),
    .D(n171_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_1_s0 (
    .Q(ff_q_r[1]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_0_s0 (
    .Q(ff_q_r[0]),
    .D(n173_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_4_s0 (
    .Q(ff_q_g[4]),
    .D(n174_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_3_s0 (
    .Q(ff_q_g[3]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_2_s0 (
    .Q(ff_q_g[2]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_1_s0 (
    .Q(ff_q_g[1]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_0_s0 (
    .Q(ff_q_g[0]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_4_s0 (
    .Q(ff_q_b[4]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_3_s0 (
    .Q(ff_q_b[3]),
    .D(n180_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_2_s0 (
    .Q(ff_q_b[2]),
    .D(n181_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_1_s0 (
    .Q(ff_q_b[1]),
    .D(n182_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_0_s0 (
    .Q(ff_q_b[0]),
    .D(n183_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_out_4_s0 (
    .Q(w_palette_rdata_r[4]),
    .D(ff_q_r[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_3_s0 (
    .Q(w_palette_rdata_r[3]),
    .D(ff_q_r[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_2_s0 (
    .Q(w_palette_rdata_r[2]),
    .D(ff_q_r[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_1_s0 (
    .Q(w_palette_rdata_r[1]),
    .D(ff_q_r[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_0_s0 (
    .Q(w_palette_rdata_r[0]),
    .D(ff_q_r[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_4_s0 (
    .Q(w_palette_rdata_g[4]),
    .D(ff_q_g[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_3_s0 (
    .Q(w_palette_rdata_g[3]),
    .D(ff_q_g[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_2_s0 (
    .Q(w_palette_rdata_g[2]),
    .D(ff_q_g[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_1_s0 (
    .Q(w_palette_rdata_g[1]),
    .D(ff_q_g[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_0_s0 (
    .Q(w_palette_rdata_g[0]),
    .D(ff_q_g[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_4_s0 (
    .Q(w_palette_rdata_b[4]),
    .D(ff_q_b[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_3_s0 (
    .Q(w_palette_rdata_b[3]),
    .D(ff_q_b[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_2_s0 (
    .Q(w_palette_rdata_b[2]),
    .D(ff_q_b[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_1_s0 (
    .Q(w_palette_rdata_b[1]),
    .D(ff_q_b[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_0_s0 (
    .Q(w_palette_rdata_b[0]),
    .D(ff_q_b[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_address_3_s1 (
    .Q(ff_address[3]),
    .D(n105_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_3_s1.INIT=1'b0;
  DFFE ff_address_2_s1 (
    .Q(ff_address[2]),
    .D(n106_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_2_s1.INIT=1'b0;
  DFFE ff_address_1_s1 (
    .Q(ff_address[1]),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_1_s1.INIT=1'b0;
  DFFE ff_address_0_s1 (
    .Q(ff_address[0]),
    .D(n108_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_0_s1.INIT=1'b0;
  DFFE ff_d_r_4_s1 (
    .Q(ff_d_r[4]),
    .D(n110_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_4_s1.INIT=1'b0;
  DFFE ff_d_r_3_s1 (
    .Q(ff_d_r[3]),
    .D(n111_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_3_s1.INIT=1'b0;
  DFFE ff_d_r_2_s1 (
    .Q(ff_d_r[2]),
    .D(n112_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_2_s1.INIT=1'b0;
  DFFE ff_d_g_4_s1 (
    .Q(ff_d_g[4]),
    .D(n115_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_4_s1.INIT=1'b0;
  DFFE ff_d_g_3_s1 (
    .Q(ff_d_g[3]),
    .D(n116_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_3_s1.INIT=1'b0;
  DFFE ff_d_g_2_s1 (
    .Q(ff_d_g[2]),
    .D(n117_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_2_s1.INIT=1'b0;
  DFFE ff_d_b_4_s1 (
    .Q(ff_d_b[4]),
    .D(n120_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_4_s1.INIT=1'b0;
  DFFE ff_d_b_3_s1 (
    .Q(ff_d_b[3]),
    .D(n121_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_3_s1.INIT=1'b0;
  DFFE ff_d_b_2_s1 (
    .Q(ff_d_b[2]),
    .D(n122_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_2_s1.INIT=1'b0;
  DFFRE ff_palette_initial_state_4_s1 (
    .Q(ff_palette_initial_state[4]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(n7_1),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_4_s1.INIT=1'b0;
  DFFR ff_palette_initial_state_0_s2 (
    .Q(ff_palette_initial_state[0]),
    .D(n11_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_0_s2.INIT=1'b0;
  DFF ff_d_r_1_s3 (
    .Q(ff_d_r[1]),
    .D(n113_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_1_s3.INIT=1'b0;
  DFF ff_d_r_0_s3 (
    .Q(ff_d_r[0]),
    .D(n114_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_0_s3.INIT=1'b0;
  DFF ff_d_g_1_s3 (
    .Q(ff_d_g[1]),
    .D(n118_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_1_s3.INIT=1'b0;
  DFF ff_d_g_0_s3 (
    .Q(ff_d_g[0]),
    .D(n119_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_0_s3.INIT=1'b0;
  DFF ff_d_b_1_s3 (
    .Q(ff_d_b[1]),
    .D(n123_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_1_s3.INIT=1'b0;
  DFF ff_d_b_0_s3 (
    .Q(ff_d_b[0]),
    .D(n124_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_0_s3.INIT=1'b0;
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_0_s (
    .DO({n180_2,n181_2,n182_2,n183_3}),
    .DI(ff_d_b[3:0]),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_1_s (
    .DO({n171_3,n172_3,n173_4,n179_3}),
    .DI({ff_d_r[2:0],ff_d_b[4]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_2_s (
    .DO({n177_3,n178_3,n169_4,n170_3}),
    .DI({ff_d_g[1:0],ff_d_r[4:3]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_3_s (
    .DO({DO[3],n174_4,n175_3,n176_3}),
    .DI({GND,ff_d_g[4:2]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(ff_palette_initial_state[1]),
    .I1(ff_palette_initial_state[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(ff_palette_initial_state[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_2),
    .I0(ff_palette_initial_state[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  ALU n7_s (
    .SUM(n7_1),
    .COUT(n7_0_COUT),
    .I0(ff_palette_initial_state[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n8_2) 
);
defparam n7_s.ALU_MODE=0;
  INV n129_s2 (
    .O(n129_5),
    .I(ff_delay_state[4]) 
);
  INV ff_palette_initial_state_3_s4 (
    .O(ff_palette_initial_state_3_9),
    .I(ff_palette_initial_state[4]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_palette */
module vdp_register (
  w_video_clk,
  n1607_5,
  n36_6,
  w_vdp_enable,
  w_write,
  w_read,
  n915_12,
  slot_reset_n_d,
  w_bus_write,
  w_write_4,
  n914_15,
  n1370_7,
  w_vram_write_ack,
  n3500_5,
  w_vdpcmd_tr_clr_ack,
  w_vdpcmd_reg_write_ack,
  w_bus_wdata,
  w_bus_address,
  w_dot_state,
  w_bus_vdp_rdata_en,
  reg_r1_disp_on_Z,
  w_palette_we,
  w_vram_write_req,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  reg_r1_bl_clks_Z,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  reg_r25_cmd_Z,
  reg_r25_yae_Z,
  reg_r25_yjk_Z,
  reg_r25_msk_Z,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_tr_clr_req,
  w_vram_rd_req,
  w_vdp_mode_is_highres,
  n1208_4,
  n1211_4,
  w_vram_addr_set_req,
  n1234_8,
  n1167_7,
  n1371_11,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r26_h_scroll_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_vram_address_cpu,
  w_vram_wdata_cpu,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r12_blink_mode_Z,
  reg_r13_blink_period_Z,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r7_frame_col_Z,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  reg_r27_h_scroll_Z,
  w_vdpcmd_reg_num,
  w_vdpcmd_reg_data,
  w_palette_wdata_r,
  w_palette_wdata_b,
  w_palette_wdata_g,
  w_palette_wr_address
)
;
input w_video_clk;
input n1607_5;
input n36_6;
input w_vdp_enable;
input w_write;
input w_read;
input n915_12;
input slot_reset_n_d;
input w_bus_write;
input w_write_4;
input n914_15;
input n1370_7;
input w_vram_write_ack;
input n3500_5;
input w_vdpcmd_tr_clr_ack;
input w_vdpcmd_reg_write_ack;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [1:0] w_dot_state;
output w_bus_vdp_rdata_en;
output reg_r1_disp_on_Z;
output w_palette_we;
output w_vram_write_req;
output reg_r1_sp_size_Z;
output reg_r1_sp_zoom_Z;
output reg_r1_bl_clks_Z;
output reg_r8_sp_off_Z;
output reg_r8_col0_on_Z;
output reg_r9_pal_mode_Z;
output reg_r9_interlace_mode_Z;
output reg_r9_y_dots_Z;
output reg_r25_cmd_Z;
output reg_r25_yae_Z;
output reg_r25_yjk_Z;
output reg_r25_msk_Z;
output w_vdpcmd_reg_write_req;
output w_vdpcmd_tr_clr_req;
output w_vram_rd_req;
output w_vdp_mode_is_highres;
output n1208_4;
output n1211_4;
output w_vram_addr_set_req;
output n1234_8;
output n1167_7;
output n1371_11;
output [3:1] reg_r0_disp_mode;
output [1:0] reg_r1_disp_mode;
output [7:3] reg_r26_h_scroll_Z;
output reg_r2_pattern_name_Z_0;
output reg_r2_pattern_name_Z_1;
output reg_r2_pattern_name_Z_2;
output reg_r2_pattern_name_Z_3;
output reg_r2_pattern_name_Z_6;
output [16:0] w_vram_address_cpu;
output [7:0] w_vram_wdata_cpu;
output reg_r4_pattern_generator_Z_0;
output reg_r4_pattern_generator_Z_1;
output reg_r4_pattern_generator_Z_2;
output reg_r4_pattern_generator_Z_5;
output [7:0] reg_r12_blink_mode_Z;
output [7:0] reg_r13_blink_period_Z;
output reg_r6_sp_gen_addr_Z_0;
output reg_r6_sp_gen_addr_Z_1;
output reg_r6_sp_gen_addr_Z_2;
output reg_r6_sp_gen_addr_Z_3;
output reg_r6_sp_gen_addr_Z_5;
output [7:0] reg_r7_frame_col_Z;
output reg_r10r3_color_Z_0;
output reg_r10r3_color_Z_1;
output reg_r10r3_color_Z_2;
output reg_r10r3_color_Z_3;
output reg_r10r3_color_Z_4;
output reg_r10r3_color_Z_5;
output reg_r10r3_color_Z_6;
output reg_r10r3_color_Z_7;
output reg_r10r3_color_Z_10;
output reg_r11r5_sp_atr_addr_Z_0;
output reg_r11r5_sp_atr_addr_Z_1;
output reg_r11r5_sp_atr_addr_Z_2;
output reg_r11r5_sp_atr_addr_Z_3;
output reg_r11r5_sp_atr_addr_Z_4;
output reg_r11r5_sp_atr_addr_Z_5;
output reg_r11r5_sp_atr_addr_Z_6;
output reg_r11r5_sp_atr_addr_Z_7;
output reg_r11r5_sp_atr_addr_Z_9;
output [7:0] reg_r18_adj;
output [7:0] reg_r23_vstart_line_Z;
output [2:0] reg_r27_h_scroll_Z;
output [3:0] w_vdpcmd_reg_num;
output [7:0] w_vdpcmd_reg_data;
output [4:2] w_palette_wdata_r;
output [4:2] w_palette_wdata_b;
output [4:2] w_palette_wdata_g;
output [3:0] w_palette_wr_address;
wire n2034_4;
wire n972_3;
wire n973_3;
wire n974_3;
wire n975_3;
wire n976_3;
wire n993_3;
wire n994_3;
wire n995_3;
wire n2563_3;
wire n2921_4;
wire n438_8;
wire n439_8;
wire n440_8;
wire n441_8;
wire n442_8;
wire n443_8;
wire n1235_4;
wire n1238_4;
wire n1244_4;
wire n1249_4;
wire n1265_4;
wire n1273_5;
wire n1274_4;
wire n1278_4;
wire n1286_4;
wire n1294_4;
wire n1296_4;
wire n1304_4;
wire n1307_4;
wire n1315_4;
wire n1319_4;
wire n1321_4;
wire n1329_4;
wire n1335_4;
wire n1341_4;
wire n1348_4;
wire n1355_4;
wire n1189_4;
wire n1196_4;
wire ff_rdata_en1_8;
wire ff_palette_we_5;
wire vdp_p1_data_7_6;
wire vdpregwrpulse_8;
wire vdp_vram_rd_req_5;
wire vdp_r16_pal_num_3_8;
wire vdp_r17_reg_num_5_8;
wire vdp_p2_is_1st_byte_10;
wire vdp_p1_is_1st_byte_8;
wire n174_7;
wire n972_4;
wire n975_4;
wire n993_4;
wire n994_4;
wire n2563_4;
wire n1235_5;
wire n1235_6;
wire n1238_5;
wire n1244_5;
wire n1249_5;
wire n1274_5;
wire n1296_5;
wire n1211_5;
wire vdpregwrpulse_9;
wire vdpregwrpulse_10;
wire vdp_r16_pal_num_3_9;
wire vdp_r17_reg_num_5_9;
wire vdpregwrpulse_11;
wire vdp_vram_rd_req_8;
wire n1164_10;
wire n974_6;
wire n973_6;
wire n70_6;
wire n984_13;
wire vdp_reg_ptr_5_8;
wire n1226_6;
wire n996_5;
wire n977_6;
wire n1203_8;
wire n2949_5;
wire vdp_p2_is_1st_byte;
wire vdpregwrpulse;
wire ff_r1_disp_on;
wire vdp_r17_inc_reg_num;
wire ff_palette_wr_req;
wire ff_rdata_en;
wire ff_rdata_en1;
wire vdp_p1_is_1st_byte;
wire ff_palette_wr_ack;
wire n1273_8;
wire n1234_11;
wire n1203_11;
wire n1371_12;
wire n1167_10;
wire [7:0] vdp_p1_data;
wire [5:0] vdp_reg_ptr;
wire [3:1] ff_r0_disp_mode;
wire [1:0] ff_r1_disp_mode;
wire [6:0] ff_r2_pt_nam_addr;
wire [3:0] vdp_r15_status_reg_num;
wire [3:0] vdp_r16_pal_num;
wire [5:0] vdp_r17_reg_num;
wire [7:3] ff_r26_h_scroll;
wire VCC;
wire GND;
  LUT4 w_vdp_mode_is_highres_s (
    .F(w_vdp_mode_is_highres),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam w_vdp_mode_is_highres_s.INIT=16'h0100;
  LUT2 n2034_s1 (
    .F(n2034_4),
    .I0(ff_rdata_en),
    .I1(slot_reset_n_d) 
);
defparam n2034_s1.INIT=4'hB;
  LUT4 n972_s0 (
    .F(n972_3),
    .I0(vdp_p1_data[5]),
    .I1(n972_4),
    .I2(vdp_r17_reg_num[5]),
    .I3(w_write) 
);
defparam n972_s0.INIT=16'h3CAA;
  LUT4 n973_s0 (
    .F(n973_3),
    .I0(vdp_p1_data[4]),
    .I1(n973_6),
    .I2(vdp_r17_reg_num[4]),
    .I3(w_write) 
);
defparam n973_s0.INIT=16'h3CAA;
  LUT4 n974_s0 (
    .F(n974_3),
    .I0(vdp_p1_data[3]),
    .I1(n974_6),
    .I2(vdp_r17_reg_num[3]),
    .I3(w_write) 
);
defparam n974_s0.INIT=16'h3CAA;
  LUT4 n975_s0 (
    .F(n975_3),
    .I0(vdp_p1_data[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(n975_4),
    .I3(w_write) 
);
defparam n975_s0.INIT=16'h3CAA;
  LUT4 n976_s0 (
    .F(n976_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]),
    .I3(w_write) 
);
defparam n976_s0.INIT=16'h3CAA;
  LUT4 n993_s0 (
    .F(n993_3),
    .I0(vdp_p1_data[3]),
    .I1(n993_4),
    .I2(vdp_r16_pal_num[3]),
    .I3(w_write) 
);
defparam n993_s0.INIT=16'h3CAA;
  LUT4 n994_s0 (
    .F(n994_3),
    .I0(vdp_p1_data[2]),
    .I1(n994_4),
    .I2(vdp_r16_pal_num[2]),
    .I3(w_write) 
);
defparam n994_s0.INIT=16'h3CAA;
  LUT4 n995_s0 (
    .F(n995_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r16_pal_num[0]),
    .I2(vdp_r16_pal_num[1]),
    .I3(w_write) 
);
defparam n995_s0.INIT=16'h3CAA;
  LUT4 n2563_s0 (
    .F(n2563_3),
    .I0(w_bus_write),
    .I1(n2563_4),
    .I2(vdp_r15_status_reg_num[0]),
    .I3(vdp_p1_is_1st_byte_8) 
);
defparam n2563_s0.INIT=16'h4000;
  LUT4 n2921_s1 (
    .F(n2921_4),
    .I0(vdp_reg_ptr[4]),
    .I1(w_write_4),
    .I2(vdpregwrpulse),
    .I3(vdp_reg_ptr[5]) 
);
defparam n2921_s1.INIT=16'h1000;
  LUT3 n438_s4 (
    .F(n438_8),
    .I0(w_bus_wdata[5]),
    .I1(vdp_r17_reg_num[5]),
    .I2(w_bus_address[1]) 
);
defparam n438_s4.INIT=8'hCA;
  LUT3 n439_s4 (
    .F(n439_8),
    .I0(w_bus_wdata[4]),
    .I1(vdp_r17_reg_num[4]),
    .I2(w_bus_address[1]) 
);
defparam n439_s4.INIT=8'hCA;
  LUT3 n440_s4 (
    .F(n440_8),
    .I0(w_bus_wdata[3]),
    .I1(vdp_r17_reg_num[3]),
    .I2(w_bus_address[1]) 
);
defparam n440_s4.INIT=8'hCA;
  LUT3 n441_s4 (
    .F(n441_8),
    .I0(w_bus_wdata[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(w_bus_address[1]) 
);
defparam n441_s4.INIT=8'hCA;
  LUT3 n442_s4 (
    .F(n442_8),
    .I0(w_bus_wdata[1]),
    .I1(vdp_r17_reg_num[1]),
    .I2(w_bus_address[1]) 
);
defparam n442_s4.INIT=8'hCA;
  LUT3 n443_s4 (
    .F(n443_8),
    .I0(w_bus_wdata[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_address[1]) 
);
defparam n443_s4.INIT=8'hCA;
  LUT3 n1235_s1 (
    .F(n1235_4),
    .I0(vdp_reg_ptr[4]),
    .I1(n1235_5),
    .I2(n1235_6) 
);
defparam n1235_s1.INIT=8'h80;
  LUT4 n1238_s1 (
    .F(n1238_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[4]),
    .I2(n1238_5),
    .I3(n1235_5) 
);
defparam n1238_s1.INIT=16'h4000;
  LUT4 n1244_s1 (
    .F(n1244_4),
    .I0(n1244_5),
    .I1(vdp_reg_ptr[4]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1235_5) 
);
defparam n1244_s1.INIT=16'h8000;
  LUT4 n1249_s1 (
    .F(n1249_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1249_5) 
);
defparam n1249_s1.INIT=16'h8000;
  LUT4 n1265_s1 (
    .F(n1265_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1249_5) 
);
defparam n1265_s1.INIT=16'h1000;
  LUT4 n1273_s2 (
    .F(n1273_5),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1249_5) 
);
defparam n1273_s2.INIT=16'h1000;
  LUT4 n1274_s1 (
    .F(n1274_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1274_s1.INIT=16'h8000;
  LUT4 n1208_s1 (
    .F(n1208_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1208_s1.INIT=16'h4000;
  LUT4 n1278_s1 (
    .F(n1278_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1278_s1.INIT=16'h4000;
  LUT4 n1286_s1 (
    .F(n1286_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1286_s1.INIT=16'h1000;
  LUT3 n1294_s1 (
    .F(n1294_4),
    .I0(vdp_reg_ptr[4]),
    .I1(n1235_5),
    .I2(n1235_6) 
);
defparam n1294_s1.INIT=8'h40;
  LUT4 n1296_s1 (
    .F(n1296_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1296_s1.INIT=16'h4000;
  LUT4 n1304_s1 (
    .F(n1304_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1274_5) 
);
defparam n1304_s1.INIT=16'h1000;
  LUT4 n1307_s1 (
    .F(n1307_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1307_s1.INIT=16'h4000;
  LUT4 n1315_s1 (
    .F(n1315_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1315_s1.INIT=16'h1000;
  LUT4 n1319_s1 (
    .F(n1319_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1319_s1.INIT=16'h0100;
  LUT4 n1321_s1 (
    .F(n1321_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1321_s1.INIT=16'h8000;
  LUT4 n1329_s1 (
    .F(n1329_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1329_s1.INIT=16'h4000;
  LUT4 n1335_s1 (
    .F(n1335_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1335_s1.INIT=16'h1000;
  LUT4 n1341_s1 (
    .F(n1341_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1296_5) 
);
defparam n1341_s1.INIT=16'h1000;
  LUT4 n1348_s1 (
    .F(n1348_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1348_s1.INIT=16'h1000;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1355_s1.INIT=16'h0100;
  LUT4 n1189_s1 (
    .F(n1189_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(vdp_p2_is_1st_byte),
    .I3(w_write) 
);
defparam n1189_s1.INIT=16'h4000;
  LUT4 n1196_s1 (
    .F(n1196_4),
    .I0(w_bus_address[0]),
    .I1(vdp_p2_is_1st_byte),
    .I2(w_bus_address[1]),
    .I3(w_write) 
);
defparam n1196_s1.INIT=16'h1000;
  LUT4 n1211_s1 (
    .F(n1211_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n1211_5),
    .I3(w_write) 
);
defparam n1211_s1.INIT=16'h4000;
  LUT2 ff_rdata_en1_s3 (
    .F(ff_rdata_en1_8),
    .I0(w_vdp_enable),
    .I1(ff_rdata_en) 
);
defparam ff_rdata_en1_s3.INIT=4'hE;
  LUT4 ff_palette_we_s2 (
    .F(ff_palette_we_5),
    .I0(n174_7),
    .I1(ff_palette_wr_req),
    .I2(ff_palette_wr_ack),
    .I3(w_vdp_enable) 
);
defparam ff_palette_we_s2.INIT=16'h7D00;
  LUT4 vdp_p1_data_7_s2 (
    .F(vdp_p1_data_7_6),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_write) 
);
defparam vdp_p1_data_7_s2.INIT=16'hE000;
  LUT4 vdpregwrpulse_s4 (
    .F(vdpregwrpulse_8),
    .I0(vdpregwrpulse_9),
    .I1(vdpregwrpulse_10),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam vdpregwrpulse_s4.INIT=16'h40FF;
  LUT3 vdp_vram_rd_req_s3 (
    .F(vdp_vram_rd_req_5),
    .I0(w_bus_wdata[6]),
    .I1(n1211_4),
    .I2(vdp_vram_rd_req_8) 
);
defparam vdp_vram_rd_req_s3.INIT=8'hF4;
  LUT2 vdp_r16_pal_num_3_s4 (
    .F(vdp_r16_pal_num_3_8),
    .I0(n1196_4),
    .I1(vdp_r16_pal_num_3_9) 
);
defparam vdp_r16_pal_num_3_s4.INIT=4'hE;
  LUT2 vdp_r17_reg_num_5_s4 (
    .F(vdp_r17_reg_num_5_8),
    .I0(vdp_r17_reg_num_5_9),
    .I1(n1273_5) 
);
defparam vdp_r17_reg_num_5_s4.INIT=4'hE;
  LUT4 vdp_p2_is_1st_byte_s5 (
    .F(vdp_p2_is_1st_byte_10),
    .I0(w_bus_address[0]),
    .I1(w_write),
    .I2(w_bus_address[1]),
    .I3(vdp_r16_pal_num_3_9) 
);
defparam vdp_p2_is_1st_byte_s5.INIT=16'hFF40;
  LUT3 vdp_p1_is_1st_byte_s3 (
    .F(vdp_p1_is_1st_byte_8),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_write_4) 
);
defparam vdp_p1_is_1st_byte_s3.INIT=8'h40;
  LUT2 n174_s2 (
    .F(n174_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n174_s2.INIT=4'h6;
  LUT4 n972_s1 (
    .F(n972_4),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[4]),
    .I3(n975_4) 
);
defparam n972_s1.INIT=16'h8000;
  LUT2 n975_s1 (
    .F(n975_4),
    .I0(vdp_r17_reg_num[0]),
    .I1(vdp_r17_reg_num[1]) 
);
defparam n975_s1.INIT=4'h8;
  LUT3 n993_s1 (
    .F(n993_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]),
    .I2(vdp_r16_pal_num[2]) 
);
defparam n993_s1.INIT=8'h80;
  LUT2 n994_s1 (
    .F(n994_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]) 
);
defparam n994_s1.INIT=4'h8;
  LUT3 n2563_s1 (
    .F(n2563_4),
    .I0(vdp_r15_status_reg_num[3]),
    .I1(vdp_r15_status_reg_num[2]),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n2563_s1.INIT=8'h40;
  LUT3 n1235_s2 (
    .F(n1235_5),
    .I0(vdp_reg_ptr[5]),
    .I1(w_write_4),
    .I2(vdpregwrpulse) 
);
defparam n1235_s2.INIT=8'h10;
  LUT4 n1235_s3 (
    .F(n1235_6),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(vdp_reg_ptr[3]) 
);
defparam n1235_s3.INIT=16'h4000;
  LUT3 n1238_s2 (
    .F(n1238_5),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[3]) 
);
defparam n1238_s2.INIT=8'h40;
  LUT3 n1244_s2 (
    .F(n1244_5),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[3]) 
);
defparam n1244_s2.INIT=8'h10;
  LUT3 n1249_s2 (
    .F(n1249_5),
    .I0(vdp_reg_ptr[3]),
    .I1(vdp_reg_ptr[4]),
    .I2(n1235_5) 
);
defparam n1249_s2.INIT=8'h40;
  LUT3 n1274_s2 (
    .F(n1274_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1235_5) 
);
defparam n1274_s2.INIT=8'h40;
  LUT3 n1296_s2 (
    .F(n1296_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1235_5) 
);
defparam n1296_s2.INIT=8'h10;
  LUT2 n1211_s2 (
    .F(n1211_5),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]) 
);
defparam n1211_s2.INIT=4'h1;
  LUT4 vdpregwrpulse_s5 (
    .F(vdpregwrpulse_9),
    .I0(vdp_r17_reg_num[1]),
    .I1(w_bus_address[1]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdpregwrpulse_11) 
);
defparam vdpregwrpulse_s5.INIT=16'h4000;
  LUT4 vdpregwrpulse_s6 (
    .F(vdpregwrpulse_10),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam vdpregwrpulse_s6.INIT=16'hF400;
  LUT4 vdp_r16_pal_num_3_s5 (
    .F(vdp_r16_pal_num_3_9),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1249_5) 
);
defparam vdp_r16_pal_num_3_s5.INIT=16'h0100;
  LUT4 vdp_r17_reg_num_5_s5 (
    .F(vdp_r17_reg_num_5_9),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(vdp_r17_inc_reg_num),
    .I3(w_write) 
);
defparam vdp_r17_reg_num_5_s5.INIT=16'h8000;
  LUT4 vdpregwrpulse_s7 (
    .F(vdpregwrpulse_11),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[5]),
    .I3(vdp_r17_reg_num[4]) 
);
defparam vdpregwrpulse_s7.INIT=16'h0100;
  LUT4 vdp_vram_rd_req_s5 (
    .F(vdp_vram_rd_req_8),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam vdp_vram_rd_req_s5.INIT=16'h0100;
  LUT3 n1164_s4 (
    .F(n1164_10),
    .I0(w_bus_write),
    .I1(w_write_4),
    .I2(vdp_p1_is_1st_byte) 
);
defparam n1164_s4.INIT=8'h4F;
  LUT3 n974_s2 (
    .F(n974_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]) 
);
defparam n974_s2.INIT=8'h80;
  LUT4 n973_s2 (
    .F(n973_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdp_r17_reg_num[1]) 
);
defparam n973_s2.INIT=16'h8000;
  LUT2 n70_s2 (
    .F(n70_6),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam n70_s2.INIT=4'h7;
  LUT3 n984_s7 (
    .F(n984_13),
    .I0(vdp_p2_is_1st_byte),
    .I1(w_bus_write),
    .I2(w_write_4) 
);
defparam n984_s7.INIT=8'h7F;
  LUT3 vdp_reg_ptr_5_s3 (
    .F(vdp_reg_ptr_5_8),
    .I0(w_bus_write),
    .I1(w_write_4),
    .I2(vdpregwrpulse_10) 
);
defparam vdp_reg_ptr_5_s3.INIT=8'h80;
  LUT4 n1226_s2 (
    .F(n1226_6),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n1226_s2.INIT=16'h1000;
  LUT4 n996_s1 (
    .F(n996_5),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_p1_data[0]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n996_s1.INIT=16'h5CCC;
  LUT4 n977_s2 (
    .F(n977_6),
    .I0(vdp_p1_data[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n977_s2.INIT=16'h3AAA;
  LUT2 n1234_s4 (
    .F(n1234_8),
    .I0(n1370_7),
    .I1(w_vram_write_ack) 
);
defparam n1234_s4.INIT=4'h6;
  LUT2 n1203_s4 (
    .F(n1203_8),
    .I0(n2949_5),
    .I1(ff_palette_wr_ack) 
);
defparam n1203_s4.INIT=4'h6;
  LUT4 n2949_s1 (
    .F(n2949_5),
    .I0(ff_palette_wr_ack),
    .I1(ff_palette_wr_req),
    .I2(w_vdp_enable),
    .I3(n174_7) 
);
defparam n2949_s1.INIT=16'h6000;
  LUT2 n1167_s3 (
    .F(n1167_7),
    .I0(n3500_5),
    .I1(w_vdpcmd_tr_clr_ack) 
);
defparam n1167_s3.INIT=4'h6;
  LUT4 n1371_s5 (
    .F(n1371_11),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1371_s5.INIT=16'h9F60;
  DFFR ff_rdata_en2_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(ff_rdata_en1),
    .CLK(w_video_clk),
    .RESET(n70_6) 
);
  DFFRE reg_r1_disp_on_s0 (
    .Q(reg_r1_disp_on_Z),
    .D(ff_r1_disp_on),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_3_s0 (
    .Q(reg_r0_disp_mode[3]),
    .D(ff_r0_disp_mode[3]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_2_s0 (
    .Q(reg_r0_disp_mode[2]),
    .D(ff_r0_disp_mode[2]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_1_s0 (
    .Q(reg_r0_disp_mode[1]),
    .D(ff_r0_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_1_s0 (
    .Q(reg_r1_disp_mode[1]),
    .D(ff_r1_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_0_s0 (
    .Q(reg_r1_disp_mode[0]),
    .D(ff_r1_disp_mode[0]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_7_s0 (
    .Q(reg_r26_h_scroll_Z[7]),
    .D(ff_r26_h_scroll[7]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_6_s0 (
    .Q(reg_r26_h_scroll_Z[6]),
    .D(ff_r26_h_scroll[6]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_5_s0 (
    .Q(reg_r26_h_scroll_Z[5]),
    .D(ff_r26_h_scroll[5]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_4_s0 (
    .Q(reg_r26_h_scroll_Z[4]),
    .D(ff_r26_h_scroll[4]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_3_s0 (
    .Q(reg_r26_h_scroll_Z[3]),
    .D(ff_r26_h_scroll[3]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_6_s0 (
    .Q(reg_r2_pattern_name_Z_6),
    .D(ff_r2_pt_nam_addr[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_3_s0 (
    .Q(reg_r2_pattern_name_Z_3),
    .D(ff_r2_pt_nam_addr[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_2_s0 (
    .Q(reg_r2_pattern_name_Z_2),
    .D(ff_r2_pt_nam_addr[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_1_s0 (
    .Q(reg_r2_pattern_name_Z_1),
    .D(ff_r2_pt_nam_addr[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_0_s0 (
    .Q(reg_r2_pattern_name_Z_0),
    .D(ff_r2_pt_nam_addr[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_palette_we_s0 (
    .Q(w_palette_we),
    .D(n174_7),
    .CLK(w_video_clk),
    .CE(ff_palette_we_5),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_7_s0 (
    .Q(vdp_p1_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_6_s0 (
    .Q(vdp_p1_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_5_s0 (
    .Q(vdp_p1_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_4_s0 (
    .Q(vdp_p1_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_3_s0 (
    .Q(vdp_p1_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_2_s0 (
    .Q(vdp_p1_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_1_s0 (
    .Q(vdp_p1_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_0_s0 (
    .Q(vdp_p1_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFSE vdp_p2_is_1st_byte_s0 (
    .Q(vdp_p2_is_1st_byte),
    .D(n984_13),
    .CLK(w_video_clk),
    .CE(vdp_p2_is_1st_byte_10),
    .SET(n36_6) 
);
  DFFRE vdpregwrpulse_s0 (
    .Q(vdpregwrpulse),
    .D(w_write),
    .CLK(w_video_clk),
    .CE(vdpregwrpulse_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_5_s0 (
    .Q(vdp_reg_ptr[5]),
    .D(n438_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_4_s0 (
    .Q(vdp_reg_ptr[4]),
    .D(n439_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_3_s0 (
    .Q(vdp_reg_ptr[3]),
    .D(n440_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_2_s0 (
    .Q(vdp_reg_ptr[2]),
    .D(n441_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_1_s0 (
    .Q(vdp_reg_ptr[1]),
    .D(n442_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_0_s0 (
    .Q(vdp_reg_ptr[0]),
    .D(n443_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wr_req_s0 (
    .Q(w_vram_write_req),
    .D(n1234_11),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_16_s0 (
    .Q(w_vram_address_cpu[16]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_15_s0 (
    .Q(w_vram_address_cpu[15]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_14_s0 (
    .Q(w_vram_address_cpu[14]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_13_s0 (
    .Q(w_vram_address_cpu[13]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_12_s0 (
    .Q(w_vram_address_cpu[12]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_11_s0 (
    .Q(w_vram_address_cpu[11]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_10_s0 (
    .Q(w_vram_address_cpu[10]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_9_s0 (
    .Q(w_vram_address_cpu[9]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_8_s0 (
    .Q(w_vram_address_cpu[8]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_7_s0 (
    .Q(w_vram_address_cpu[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_6_s0 (
    .Q(w_vram_address_cpu[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_5_s0 (
    .Q(w_vram_address_cpu[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_4_s0 (
    .Q(w_vram_address_cpu[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_3_s0 (
    .Q(w_vram_address_cpu[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_2_s0 (
    .Q(w_vram_address_cpu[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_1_s0 (
    .Q(w_vram_address_cpu[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_0_s0 (
    .Q(w_vram_address_cpu[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_7_s0 (
    .Q(w_vram_wdata_cpu[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_6_s0 (
    .Q(w_vram_wdata_cpu[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_5_s0 (
    .Q(w_vram_wdata_cpu[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_4_s0 (
    .Q(w_vram_wdata_cpu[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_3_s0 (
    .Q(w_vram_wdata_cpu[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_2_s0 (
    .Q(w_vram_wdata_cpu[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_1_s0 (
    .Q(w_vram_wdata_cpu[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_0_s0 (
    .Q(w_vram_wdata_cpu[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_3_s0 (
    .Q(ff_r0_disp_mode[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_2_s0 (
    .Q(ff_r0_disp_mode[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_1_s0 (
    .Q(ff_r0_disp_mode[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_1_s0 (
    .Q(ff_r1_disp_mode[1]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_0_s0 (
    .Q(ff_r1_disp_mode[0]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_size_s0 (
    .Q(reg_r1_sp_size_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_zoom_s0 (
    .Q(reg_r1_sp_zoom_Z),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_bl_clks_s0 (
    .Q(reg_r1_bl_clks_Z),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_on_s0 (
    .Q(ff_r1_disp_on),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_6_s0 (
    .Q(ff_r2_pt_nam_addr[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_3_s0 (
    .Q(ff_r2_pt_nam_addr[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_2_s0 (
    .Q(ff_r2_pt_nam_addr[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_1_s0 (
    .Q(ff_r2_pt_nam_addr[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_0_s0 (
    .Q(ff_r2_pt_nam_addr[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_5_s0 (
    .Q(reg_r4_pattern_generator_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_2_s0 (
    .Q(reg_r4_pattern_generator_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_1_s0 (
    .Q(reg_r4_pattern_generator_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_0_s0 (
    .Q(reg_r4_pattern_generator_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_7_s0 (
    .Q(reg_r12_blink_mode_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_6_s0 (
    .Q(reg_r12_blink_mode_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_5_s0 (
    .Q(reg_r12_blink_mode_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_4_s0 (
    .Q(reg_r12_blink_mode_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_3_s0 (
    .Q(reg_r12_blink_mode_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_2_s0 (
    .Q(reg_r12_blink_mode_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_1_s0 (
    .Q(reg_r12_blink_mode_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_0_s0 (
    .Q(reg_r12_blink_mode_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_7_s0 (
    .Q(reg_r13_blink_period_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_6_s0 (
    .Q(reg_r13_blink_period_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_5_s0 (
    .Q(reg_r13_blink_period_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_4_s0 (
    .Q(reg_r13_blink_period_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_3_s0 (
    .Q(reg_r13_blink_period_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_2_s0 (
    .Q(reg_r13_blink_period_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_1_s0 (
    .Q(reg_r13_blink_period_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_0_s0 (
    .Q(reg_r13_blink_period_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_5_s0 (
    .Q(reg_r6_sp_gen_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_3_s0 (
    .Q(reg_r6_sp_gen_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_2_s0 (
    .Q(reg_r6_sp_gen_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_1_s0 (
    .Q(reg_r6_sp_gen_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_0_s0 (
    .Q(reg_r6_sp_gen_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_7_s0 (
    .Q(reg_r7_frame_col_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_6_s0 (
    .Q(reg_r7_frame_col_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_5_s0 (
    .Q(reg_r7_frame_col_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_4_s0 (
    .Q(reg_r7_frame_col_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_3_s0 (
    .Q(reg_r7_frame_col_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_2_s0 (
    .Q(reg_r7_frame_col_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_1_s0 (
    .Q(reg_r7_frame_col_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_0_s0 (
    .Q(reg_r7_frame_col_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r8_sp_off_s0 (
    .Q(reg_r8_sp_off_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1319_4),
    .RESET(n36_6) 
);
  DFFRE reg_r8_col0_on_s0 (
    .Q(reg_r8_col0_on_Z),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1319_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_pal_mode_s0 (
    .Q(reg_r9_pal_mode_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_interlace_mode_s0 (
    .Q(reg_r9_interlace_mode_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_y_dots_s0 (
    .Q(reg_r9_y_dots_Z),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_10_s0 (
    .Q(reg_r10r3_color_Z_10),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1304_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_7_s0 (
    .Q(reg_r10r3_color_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_6_s0 (
    .Q(reg_r10r3_color_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_5_s0 (
    .Q(reg_r10r3_color_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_4_s0 (
    .Q(reg_r10r3_color_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_3_s0 (
    .Q(reg_r10r3_color_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_2_s0 (
    .Q(reg_r10r3_color_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_1_s0 (
    .Q(reg_r10r3_color_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_0_s0 (
    .Q(reg_r10r3_color_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_9_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_9),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1294_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_7_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_6_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_5_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_4_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_3_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_2_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_1_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_0_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_3_s0 (
    .Q(vdp_r15_status_reg_num[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_2_s0 (
    .Q(vdp_r15_status_reg_num[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_1_s0 (
    .Q(vdp_r15_status_reg_num[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_0_s0 (
    .Q(vdp_r15_status_reg_num[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_3_s0 (
    .Q(vdp_r16_pal_num[3]),
    .D(n993_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_2_s0 (
    .Q(vdp_r16_pal_num[2]),
    .D(n994_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_1_s0 (
    .Q(vdp_r16_pal_num[1]),
    .D(n995_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_0_s0 (
    .Q(vdp_r16_pal_num[0]),
    .D(n996_5),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_5_s0 (
    .Q(vdp_r17_reg_num[5]),
    .D(n972_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_4_s0 (
    .Q(vdp_r17_reg_num[4]),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_3_s0 (
    .Q(vdp_r17_reg_num[3]),
    .D(n974_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_2_s0 (
    .Q(vdp_r17_reg_num[2]),
    .D(n975_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_1_s0 (
    .Q(vdp_r17_reg_num[1]),
    .D(n976_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_0_s0 (
    .Q(vdp_r17_reg_num[0]),
    .D(n977_6),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_inc_reg_num_s0 (
    .Q(vdp_r17_inc_reg_num),
    .D(n1273_8),
    .CLK(w_video_clk),
    .CE(n1273_5),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_3_s0 (
    .Q(reg_r18_adj[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_2_s0 (
    .Q(reg_r18_adj[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_1_s0 (
    .Q(reg_r18_adj[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_0_s0 (
    .Q(reg_r18_adj[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_3_s0 (
    .Q(reg_r18_adj[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_2_s0 (
    .Q(reg_r18_adj[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_1_s0 (
    .Q(reg_r18_adj[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_0_s0 (
    .Q(reg_r18_adj[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_7_s0 (
    .Q(reg_r23_vstart_line_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_6_s0 (
    .Q(reg_r23_vstart_line_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_5_s0 (
    .Q(reg_r23_vstart_line_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_4_s0 (
    .Q(reg_r23_vstart_line_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_3_s0 (
    .Q(reg_r23_vstart_line_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_2_s0 (
    .Q(reg_r23_vstart_line_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_1_s0 (
    .Q(reg_r23_vstart_line_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_0_s0 (
    .Q(reg_r23_vstart_line_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_cmd_s0 (
    .Q(reg_r25_cmd_Z),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yae_s0 (
    .Q(reg_r25_yae_Z),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yjk_s0 (
    .Q(reg_r25_yjk_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_msk_s0 (
    .Q(reg_r25_msk_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_7_s0 (
    .Q(ff_r26_h_scroll[7]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_6_s0 (
    .Q(ff_r26_h_scroll[6]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_5_s0 (
    .Q(ff_r26_h_scroll[5]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_4_s0 (
    .Q(ff_r26_h_scroll[4]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_3_s0 (
    .Q(ff_r26_h_scroll[3]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_2_s0 (
    .Q(reg_r27_h_scroll_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_1_s0 (
    .Q(reg_r27_h_scroll_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_0_s0 (
    .Q(reg_r27_h_scroll_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_3_s0 (
    .Q(w_vdpcmd_reg_num[3]),
    .D(vdp_reg_ptr[3]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_2_s0 (
    .Q(w_vdpcmd_reg_num[2]),
    .D(vdp_reg_ptr[2]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_1_s0 (
    .Q(w_vdpcmd_reg_num[1]),
    .D(vdp_reg_ptr[1]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_0_s0 (
    .Q(w_vdpcmd_reg_num[0]),
    .D(vdp_reg_ptr[0]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_7_s0 (
    .Q(w_vdpcmd_reg_data[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_6_s0 (
    .Q(w_vdpcmd_reg_data[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_5_s0 (
    .Q(w_vdpcmd_reg_data[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_4_s0 (
    .Q(w_vdpcmd_reg_data[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_3_s0 (
    .Q(w_vdpcmd_reg_data[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_2_s0 (
    .Q(w_vdpcmd_reg_data[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_1_s0 (
    .Q(w_vdpcmd_reg_data[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_0_s0 (
    .Q(w_vdpcmd_reg_data[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_wr_req_s0 (
    .Q(w_vdpcmd_reg_write_req),
    .D(n1371_12),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_tr_clr_req_s0 (
    .Q(w_vdpcmd_tr_clr_req),
    .D(n1167_10),
    .CLK(w_video_clk),
    .CE(n2563_3),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_2_s0 (
    .Q(w_palette_wdata_r[4]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_1_s0 (
    .Q(w_palette_wdata_r[3]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_0_s0 (
    .Q(w_palette_wdata_r[2]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_2_s0 (
    .Q(w_palette_wdata_b[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_1_s0 (
    .Q(w_palette_wdata_b[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_0_s0 (
    .Q(w_palette_wdata_b[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_2_s0 (
    .Q(w_palette_wdata_g[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_1_s0 (
    .Q(w_palette_wdata_g[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_0_s0 (
    .Q(w_palette_wdata_g[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_wr_req_s0 (
    .Q(ff_palette_wr_req),
    .D(n1203_11),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_wr_address[3]),
    .D(vdp_r16_pal_num[3]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_wr_address[2]),
    .D(vdp_r16_pal_num[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_wr_address[1]),
    .D(vdp_r16_pal_num[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_wr_address[0]),
    .D(vdp_r16_pal_num[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_en_s0 (
    .Q(ff_rdata_en),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_read),
    .RESET(n2034_4) 
);
  DFFRE ff_rdata_en1_s1 (
    .Q(ff_rdata_en1),
    .D(ff_rdata_en),
    .CLK(w_video_clk),
    .CE(ff_rdata_en1_8),
    .RESET(n36_6) 
);
defparam ff_rdata_en1_s1.INIT=1'b0;
  DFFRE vdp_vram_rd_req_s1 (
    .Q(w_vram_rd_req),
    .D(n915_12),
    .CLK(w_video_clk),
    .CE(vdp_vram_rd_req_5),
    .RESET(n36_6) 
);
defparam vdp_vram_rd_req_s1.INIT=1'b0;
  DFFSE vdp_p1_is_1st_byte_s1 (
    .Q(vdp_p1_is_1st_byte),
    .D(n1164_10),
    .CLK(w_video_clk),
    .CE(vdp_p1_is_1st_byte_8),
    .SET(n36_6) 
);
  DFFR vdp_vram_addr_set_req_s5 (
    .Q(w_vram_addr_set_req),
    .D(n914_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam vdp_vram_addr_set_req_s5.INIT=1'b0;
  DFFR ff_palette_wr_ack_s2 (
    .Q(ff_palette_wr_ack),
    .D(n1203_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_wr_ack_s2.INIT=1'b0;
  INV n1273_s4 (
    .O(n1273_8),
    .I(vdp_p1_data[7]) 
);
  INV n1234_s6 (
    .O(n1234_11),
    .I(w_vram_write_ack) 
);
  INV n1203_s6 (
    .O(n1203_11),
    .I(ff_palette_wr_ack) 
);
  INV n1371_s6 (
    .O(n1371_12),
    .I(w_vdpcmd_reg_write_ack) 
);
  INV n1167_s5 (
    .O(n1167_10),
    .I(w_vdpcmd_tr_clr_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_register */
module vdp_command (
  w_video_clk,
  n36_6,
  n918_10,
  w_vdp_enable,
  w_vdp_mode_is_highres,
  n228_7,
  slot_reset_n_d,
  reg_r25_cmd_Z,
  n575_15,
  w_vdpcmd_tr_clr_req,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_vram_read_ack,
  n1413_8,
  n1371_11,
  n1167_7,
  n1411_5,
  w_vdpcmd_vram_write_ack,
  w_vdpcmd_reg_data,
  w_vdpcmd_vram_rdata,
  w_vdpcmd_reg_num,
  ff_pre_x_cnt_start1,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  ff_vram_wr_req,
  n313_5,
  ff_state_0_13,
  n1786_7,
  n1976_9,
  w_vdpcmd_reg_write_ack,
  w_vdpcmd_tr_clr_ack,
  n2386_8,
  n3500_5,
  w_vdpcmd_vram_wdata,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  w_current_vdp_command_c
)
;
input w_video_clk;
input n36_6;
input n918_10;
input w_vdp_enable;
input w_vdp_mode_is_highres;
input n228_7;
input slot_reset_n_d;
input reg_r25_cmd_Z;
input n575_15;
input w_vdpcmd_tr_clr_req;
input w_vdpcmd_reg_write_req;
input w_vdpcmd_vram_read_ack;
input n1413_8;
input n1371_11;
input n1167_7;
input n1411_5;
input w_vdpcmd_vram_write_ack;
input [7:0] w_vdpcmd_reg_data;
input [7:0] w_vdpcmd_vram_rdata;
input [3:0] w_vdpcmd_reg_num;
input [5:5] ff_pre_x_cnt_start1;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output ff_vram_wr_req;
output n313_5;
output ff_state_0_13;
output n1786_7;
output n1976_9;
output w_vdpcmd_reg_write_ack;
output w_vdpcmd_tr_clr_ack;
output n2386_8;
output n3500_5;
output [7:0] w_vdpcmd_vram_wdata;
output w_vdpcmd_vram_address_0;
output w_vdpcmd_vram_address_1;
output w_vdpcmd_vram_address_2;
output w_vdpcmd_vram_address_3;
output w_vdpcmd_vram_address_4;
output w_vdpcmd_vram_address_5;
output w_vdpcmd_vram_address_6;
output w_vdpcmd_vram_address_7;
output w_vdpcmd_vram_address_8;
output w_vdpcmd_vram_address_9;
output w_vdpcmd_vram_address_10;
output w_vdpcmd_vram_address_11;
output w_vdpcmd_vram_address_12;
output w_vdpcmd_vram_address_13;
output w_vdpcmd_vram_address_14;
output w_vdpcmd_vram_address_16;
output [7:4] w_current_vdp_command_c;
wire n1331_21;
wire n305_6;
wire n305_7;
wire n306_6;
wire n306_7;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n190_3;
wire n215_3;
wire n216_3;
wire n217_3;
wire n218_3;
wire n246_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n1804_3;
wire n1805_3;
wire n1806_3;
wire n1807_3;
wire n1808_3;
wire n1809_3;
wire n1810_3;
wire n1811_3;
wire n1812_3;
wire n1967_3;
wire n1969_3;
wire n1970_3;
wire n1971_3;
wire n1972_3;
wire n1973_3;
wire n1974_3;
wire n1975_3;
wire n1976_3;
wire n1983_3;
wire n1527_33;
wire n1528_28;
wire n1529_28;
wire n1530_28;
wire n1531_28;
wire n1532_28;
wire n1533_28;
wire n1534_28;
wire n1535_32;
wire n1536_30;
wire n1537_30;
wire n1538_30;
wire n1539_30;
wire n1540_30;
wire n1541_30;
wire n1542_30;
wire n1543_32;
wire n1544_30;
wire n1545_30;
wire n1546_30;
wire n1547_30;
wire n1548_30;
wire n1549_30;
wire n1550_30;
wire n1551_30;
wire n1552_31;
wire n1553_40;
wire n1554_34;
wire n1555_30;
wire n1556_29;
wire n1557_29;
wire n1558_29;
wire n1559_29;
wire n1560_29;
wire n1561_29;
wire n1562_29;
wire n1563_30;
wire n1575_25;
wire n1576_25;
wire n1577_25;
wire n1578_25;
wire n1579_25;
wire n1580_25;
wire n1581_25;
wire n1582_25;
wire n1583_25;
wire n1584_23;
wire n1585_22;
wire n1586_22;
wire n1587_22;
wire n1588_22;
wire n1589_22;
wire n1590_22;
wire n1591_22;
wire n1592_22;
wire n1593_22;
wire n1594_22;
wire n1595_22;
wire n1596_22;
wire n1597_22;
wire n1598_22;
wire n1599_22;
wire n1600_22;
wire n1601_22;
wire n1602_22;
wire n2255_4;
wire n2298_4;
wire n2299_4;
wire n2317_4;
wire \vdp_command_processor.maxxmask_1_6 ;
wire ff_r34r35_sy_9_6;
wire ff_r34r35_sy_7_6;
wire ff_r42r43_ny_9_6;
wire ff_r42r43_ny_7_6;
wire ff_r46_cmr_7_5;
wire ff_vdpcmd_start_6;
wire ff_s2_ce_8;
wire ff_s2_tr_6;
wire ff_r38r39_dy_9_8;
wire ff_r38r39_dy_7_8;
wire ff_s8s9_sx_tmp_9_10;
wire ff_dx_tmp_9_10;
wire ff_nx_tmp_9_10;
wire ff_vram_wdata_7_8;
wire ff_state_3_10;
wire ff_state_0_12;
wire ff_state_2_12;
wire n1788_16;
wire n1574_29;
wire n1518_27;
wire n1790_12;
wire n1789_11;
wire n1787_11;
wire n1786_6;
wire n318_7;
wire n317_7;
wire n316_7;
wire n1646_8;
wire n225_6;
wire ff_r44_clr_7_10;
wire ff_r44_clr_3_10;
wire ff_r44_clr_1_10;
wire n3494_4;
wire n190_4;
wire n190_5;
wire n311_5;
wire n312_4;
wire n312_5;
wire n313_4;
wire n314_4;
wire n1804_4;
wire n1805_4;
wire n1808_4;
wire n1811_4;
wire n1967_4;
wire n1967_5;
wire n1969_4;
wire n1970_4;
wire n1971_4;
wire n1972_4;
wire n1973_4;
wire n1974_4;
wire n1975_4;
wire n1976_4;
wire n1976_5;
wire n1977_4;
wire n1977_5;
wire n1978_4;
wire n1978_5;
wire n1979_4;
wire n1979_5;
wire n1980_4;
wire n1980_5;
wire n1981_4;
wire n1981_5;
wire n1982_4;
wire n1982_5;
wire n1983_4;
wire n1983_5;
wire n1531_29;
wire n1535_33;
wire n1535_34;
wire n1535_35;
wire n1535_36;
wire n1536_31;
wire n1536_32;
wire n1536_33;
wire n1536_34;
wire n1537_31;
wire n1537_32;
wire n1537_33;
wire n1537_34;
wire n1538_31;
wire n1538_32;
wire n1538_33;
wire n1539_31;
wire n1539_32;
wire n1539_33;
wire n1539_34;
wire n1540_31;
wire n1540_32;
wire n1540_33;
wire n1541_31;
wire n1541_32;
wire n1542_32;
wire n1542_33;
wire n1543_33;
wire n1543_35;
wire n1543_36;
wire n1544_31;
wire n1544_32;
wire n1545_31;
wire n1545_32;
wire n1545_33;
wire n1546_31;
wire n1546_32;
wire n1547_31;
wire n1547_32;
wire n1547_33;
wire n1548_31;
wire n1548_32;
wire n1548_33;
wire n1549_31;
wire n1549_32;
wire n1550_31;
wire n1550_32;
wire n1551_31;
wire n1551_32;
wire n1552_32;
wire n1554_35;
wire n1555_32;
wire n1556_30;
wire n1556_31;
wire n1557_31;
wire n1557_32;
wire n1558_31;
wire n1559_30;
wire n1559_31;
wire n1560_30;
wire n1560_31;
wire n1561_31;
wire n1562_30;
wire n1562_31;
wire n1563_31;
wire n1563_32;
wire n1575_26;
wire n1576_26;
wire n1577_26;
wire n1578_26;
wire n1579_26;
wire n1580_26;
wire n1581_26;
wire n1582_26;
wire n1583_26;
wire n2255_5;
wire n2278_5;
wire n2280_5;
wire ff_vram_wr_req_7;
wire ff_vram_wr_req_8;
wire ff_r34r35_sy_9_7;
wire ff_r34r35_sy_9_8;
wire ff_r34r35_sy_7_7;
wire ff_r42r43_ny_9_8;
wire ff_r42r43_ny_9_9;
wire ff_r46_cmr_7_8;
wire ff_vram_rd_req_8;
wire \vdp_command_processor.ff_initializing_8 ;
wire ff_r38r39_dy_9_10;
wire ff_r38r39_dy_7_9;
wire ff_s8s9_sx_tmp_10_11;
wire ff_s8s9_sx_tmp_9_11;
wire ff_nx_tmp_9_11;
wire ff_vram_wdata_7_9;
wire ff_vram_wdata_7_10;
wire ff_vram_wdata_7_12;
wire ff_state_1_12;
wire ff_state_1_13;
wire n1788_17;
wire n1788_18;
wire n1574_30;
wire n1790_13;
wire n1790_14;
wire n1790_15;
wire n1789_12;
wire n1789_14;
wire n1787_12;
wire n1787_13;
wire n1787_14;
wire n315_8;
wire n1646_9;
wire ff_r44_clr_7_12;
wire ff_r44_clr_7_13;
wire ff_r44_clr_7_14;
wire n190_6;
wire n312_6;
wire n1806_5;
wire n1967_6;
wire n1976_7;
wire n1982_6;
wire n1527_36;
wire n1527_37;
wire n1535_37;
wire n1535_38;
wire n1535_39;
wire n1535_41;
wire n1535_42;
wire n1535_43;
wire n1535_45;
wire n1535_46;
wire n1535_47;
wire n1536_36;
wire n1536_37;
wire n1536_38;
wire n1536_39;
wire n1536_40;
wire n1536_41;
wire n1536_43;
wire n1536_44;
wire n1537_35;
wire n1537_36;
wire n1537_38;
wire n1537_39;
wire n1538_35;
wire n1538_36;
wire n1538_37;
wire n1538_38;
wire n1538_39;
wire n1539_36;
wire n1539_38;
wire n1539_39;
wire n1540_34;
wire n1541_33;
wire n1541_34;
wire n1542_34;
wire n1543_37;
wire n1543_38;
wire n1544_33;
wire n1545_35;
wire n1547_34;
wire n1547_35;
wire n1555_33;
wire n1555_34;
wire n1556_32;
wire n1556_33;
wire n1557_33;
wire n1557_34;
wire n1558_32;
wire n1558_33;
wire n1559_32;
wire n1559_33;
wire n1560_32;
wire n1560_33;
wire n1561_32;
wire n1561_33;
wire n1562_32;
wire n1562_33;
wire n1563_33;
wire ff_r34r35_sy_9_9;
wire ff_r34r35_sy_9_10;
wire ff_s2_tr_9;
wire ff_r38r39_dy_9_11;
wire ff_r38r39_dy_9_13;
wire ff_s8s9_sx_tmp_10_13;
wire ff_dx_tmp_9_12;
wire ff_dx_tmp_9_13;
wire ff_nx_tmp_9_12;
wire ff_vram_wdata_7_13;
wire ff_vram_wdata_7_14;
wire ff_vram_wdata_7_15;
wire ff_vram_wdata_7_16;
wire ff_vram_wdata_7_18;
wire ff_state_1_14;
wire n1788_19;
wire n1788_21;
wire n1574_31;
wire n1790_16;
wire n1790_17;
wire n1790_18;
wire n1789_15;
wire n1789_16;
wire n1789_17;
wire n1787_15;
wire n1787_16;
wire ff_r44_clr_7_15;
wire ff_r44_clr_7_17;
wire n1535_49;
wire n1535_50;
wire n1535_52;
wire n1535_53;
wire n1535_54;
wire n1535_55;
wire n1535_56;
wire n1535_57;
wire n1535_58;
wire n1536_45;
wire n1536_47;
wire n1536_48;
wire n1536_50;
wire n1536_51;
wire n1536_52;
wire n1536_53;
wire n1537_42;
wire n1537_43;
wire n1538_41;
wire n1540_35;
wire n1541_35;
wire n1542_35;
wire n1543_39;
wire n1543_40;
wire n1545_36;
wire ff_r34r35_sy_9_11;
wire ff_r34r35_sy_9_12;
wire ff_s2_tr_10;
wire ff_r38r39_dy_9_15;
wire ff_s8s9_sx_tmp_10_14;
wire ff_s8s9_sx_tmp_10_15;
wire ff_nx_tmp_9_13;
wire ff_vram_wdata_7_19;
wire ff_vram_wdata_7_20;
wire ff_vram_wdata_7_21;
wire ff_vram_wdata_7_22;
wire ff_vram_wdata_7_23;
wire ff_vram_wdata_7_24;
wire ff_vram_wdata_7_25;
wire ff_vram_wdata_7_26;
wire ff_vram_wdata_7_27;
wire ff_vram_wdata_7_28;
wire ff_vram_wdata_7_29;
wire ff_state_1_15;
wire n1788_22;
wire n1788_23;
wire n1790_19;
wire n1789_18;
wire n1789_19;
wire n1787_17;
wire n1535_59;
wire n1536_55;
wire n1536_56;
wire n1536_57;
wire n1536_58;
wire ff_r34r35_sy_9_13;
wire ff_r34r35_sy_9_14;
wire ff_vram_wdata_7_31;
wire ff_vram_wdata_7_32;
wire ff_vram_wdata_7_33;
wire ff_vram_wdata_7_34;
wire ff_vram_wdata_7_35;
wire ff_vram_wdata_7_36;
wire ff_vram_wdata_7_37;
wire ff_vram_wdata_7_38;
wire ff_vram_wdata_7_39;
wire n1789_20;
wire ff_state_0_16;
wire ff_r42r43_ny_7_9;
wire n1535_62;
wire n1545_38;
wire n1536_61;
wire n1535_64;
wire n2280_7;
wire n2278_7;
wire n2318_7;
wire n1538_43;
wire n1789_23;
wire ff_r44_clr_7_22;
wire n1789_25;
wire ff_vram_wdata_7_41;
wire ff_s2_tr_12;
wire ff_vram_wr_req_10;
wire n1810_6;
wire n1809_6;
wire n1807_6;
wire n1806_7;
wire ff_vram_wdata_7_43;
wire ff_vram_wdata_7_45;
wire ff_r38r39_dy_9_18;
wire ff_r42r43_ny_9_11;
wire n1536_63;
wire n1535_66;
wire n1538_45;
wire n1537_45;
wire n1536_65;
wire n1527_41;
wire n1788_25;
wire ff_r46_cmr_7_10;
wire ff_s8s9_sx_tmp_10_17;
wire ff_r38r39_dy_9_20;
wire ff_vdpcmd_start_9;
wire ff_vram_rd_req_10;
wire n1555_37;
wire n189_8;
wire n196_9;
wire n191_8;
wire n192_9;
wire n1542_37;
wire n1536_67;
wire n1533_31;
wire n1537_47;
wire n1535_68;
wire n311_7;
wire n315_10;
wire n1561_35;
wire n1558_35;
wire n1555_39;
wire n1543_42;
wire n2632_7;
wire n172_8;
wire n1539_41;
wire n1535_70;
wire n1982_8;
wire n1981_7;
wire n1980_7;
wire n1979_7;
wire n1978_7;
wire n1539_43;
wire n1977_7;
wire n1550_37;
wire n1557_38;
wire ff_state_2_15;
wire \vdp_command_processor.ff_current_y_9_9 ;
wire n1527_43;
wire ff_r44_clr_7_24;
wire ff_r44_clr_7_26;
wire ff_r38r39_dy_9_22;
wire ff_s2_tr_14;
wire ff_r46_cmr_7_12;
wire n2318_9;
wire n1778_8;
wire n1779_8;
wire n1780_8;
wire n1781_8;
wire n1782_8;
wire n1783_8;
wire n1784_8;
wire n1785_8;
wire n1852_5;
wire n1851_5;
wire n1850_5;
wire n1849_5;
wire n1848_5;
wire n1847_5;
wire n1846_5;
wire n1845_5;
wire n1844_5;
wire n1843_5;
wire n1833_6;
wire n1832_6;
wire n1831_6;
wire n1830_6;
wire n1829_6;
wire n1828_6;
wire n1827_6;
wire n1826_6;
wire n1825_6;
wire n1824_6;
wire n1813_6;
wire n650_10;
wire n3494_8;
wire ff_r38r39_dy_9_24;
wire n1536_69;
wire n1536_71;
wire n1537_49;
wire \vdp_command_processor.ff_initializing_14 ;
wire ff_dx_tmp_9_15;
wire ff_s8s9_sx_tmp_10_19;
wire n171_8;
wire ff_r45_mm;
wire ff_r45_eq;
wire ff_r45_dix;
wire ff_r45_diy;
wire ff_vdpcmd_start;
wire w_vdpcmd_vram_read_req;
wire ff_s2_tr;
wire ff_s2_ce;
wire \vdp_command_processor.ff_initializing ;
wire n725_1;
wire n725_2;
wire n724_1;
wire n724_2;
wire n723_1;
wire n723_2;
wire n722_1;
wire n722_2;
wire n721_1;
wire n721_2;
wire n720_1;
wire n720_2;
wire n719_1;
wire n719_2;
wire n718_1;
wire n718_2;
wire n717_1;
wire n717_2;
wire n716_1;
wire n716_2;
wire n715_1;
wire n715_0_COUT;
wire n966_1;
wire n966_2;
wire n965_1;
wire n965_2;
wire n964_1;
wire n964_2;
wire n963_1;
wire n963_2;
wire n962_1;
wire n962_2;
wire n961_1;
wire n961_2;
wire n960_1;
wire n960_2;
wire n959_1;
wire n959_2;
wire n958_1;
wire n958_2;
wire n957_1;
wire n957_0_COUT;
wire n977_1;
wire n977_2;
wire n976_1;
wire n976_2;
wire n975_1;
wire n975_2;
wire n974_1;
wire n974_2;
wire n973_1;
wire n973_2;
wire n972_1;
wire n972_2;
wire n971_1;
wire n971_2;
wire n970_1;
wire n970_2;
wire n969_1;
wire n969_2;
wire n968_1;
wire n968_0_COUT;
wire n1150_1;
wire n1150_2;
wire n1149_1;
wire n1149_2;
wire n1148_1;
wire n1148_2;
wire n1147_1;
wire n1147_2;
wire n1146_1;
wire n1146_2;
wire n1145_1;
wire n1145_2;
wire n1144_1;
wire n1144_2;
wire n1143_1;
wire n1143_2;
wire n1142_1;
wire n1142_2;
wire n1141_1;
wire n1141_0_COUT;
wire n1419_1;
wire n1419_2;
wire n1418_1;
wire n1418_2;
wire n1417_1;
wire n1417_2;
wire n1416_1;
wire n1416_2;
wire n1415_1;
wire n1415_2;
wire n1414_1;
wire n1414_2;
wire n1413_1;
wire n1413_2;
wire n1412_1;
wire n1412_2;
wire n1411_1;
wire n1411_2;
wire n1410_1;
wire n1410_0_COUT;
wire n954_2;
wire n954_3;
wire n953_2;
wire n953_3;
wire n952_2;
wire n952_3;
wire n951_2;
wire n951_3;
wire n950_2;
wire n950_3;
wire n949_2;
wire n949_3;
wire n948_2;
wire n948_3;
wire n947_2;
wire n947_3;
wire n946_2;
wire n946_3;
wire n945_2;
wire n945_3;
wire n944_2;
wire n944_0_COUT;
wire n702_1_SUM;
wire n702_3;
wire n703_1_SUM;
wire n703_3;
wire n704_1_SUM;
wire n704_3;
wire n705_1_SUM;
wire n705_3;
wire n706_1_SUM;
wire n706_3;
wire n707_1_SUM;
wire n707_3;
wire n708_1_SUM;
wire n708_3;
wire n709_1_SUM;
wire n709_3;
wire n1225_1_SUM;
wire n1225_3;
wire n1226_1_SUM;
wire n1226_3;
wire n1227_1_SUM;
wire n1227_3;
wire n1228_1_SUM;
wire n1228_3;
wire n1229_1_SUM;
wire n1229_3;
wire n1230_1_SUM;
wire n1230_3;
wire n1231_1_SUM;
wire n1231_3;
wire n1232_1_SUM;
wire n1232_3;
wire n1233_1_SUM;
wire n1233_3;
wire n1234_1_SUM;
wire n1234_3;
wire n305_9;
wire n306_9;
wire n2386_11;
wire [3:0] ff_state;
wire [8:0] ff_r32r33_sx;
wire [9:0] ff_r34r35_sy;
wire [8:0] ff_r36r37_dx;
wire [9:0] ff_r38r39_dy;
wire [9:0] ff_r40r41_nx;
wire [9:0] ff_r42r43_ny;
wire [7:0] ff_r44_clr;
wire [7:4] w_current_vdp_command;
wire [3:0] ff_r46_cmr;
wire [10:0] ff_s8s9_sx_tmp;
wire [9:0] ff_dx_tmp;
wire [9:0] ff_nx_tmp;
wire [9:0] \vdp_command_processor.ff_nx_count ;
wire [10:0] \vdp_command_processor.ff_x_count_delta ;
wire [9:9] \vdp_command_processor.ff_y_count_delta ;
wire [7:3] \vdp_command_processor.ff_col_mask ;
wire [1:0] \vdp_command_processor.ff_read_x_low ;
wire [9:0] \vdp_command_processor.ff_current_y ;
wire [8:0] \vdp_command_processor.ff_current_x ;
wire [1:0] \vdp_command_processor.maxxmask ;
wire VCC;
wire GND;
  LUT4 n1331_s16 (
    .F(n1331_21),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1331_s16.INIT=16'h040F;
  LUT3 n305_s6 (
    .F(n305_6),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s6.INIT=8'hCA;
  LUT3 n305_s7 (
    .F(n305_7),
    .I0(w_vdpcmd_vram_rdata[3]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s7.INIT=8'hCA;
  LUT3 n306_s6 (
    .F(n306_6),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s6.INIT=8'hCA;
  LUT3 n306_s7 (
    .F(n306_7),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s7.INIT=8'hCA;
  LUT4 n172_s0 (
    .F(n172_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[8]),
    .I2(ff_r40r41_nx[9]),
    .I3(n172_8) 
);
defparam n172_s0.INIT=16'hF888;
  LUT4 n173_s0 (
    .F(n173_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[7]),
    .I2(ff_r40r41_nx[8]),
    .I3(n172_8) 
);
defparam n173_s0.INIT=16'hF888;
  LUT4 n174_s0 (
    .F(n174_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[6]),
    .I2(ff_r40r41_nx[7]),
    .I3(n172_8) 
);
defparam n174_s0.INIT=16'hF888;
  LUT4 n175_s0 (
    .F(n175_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[6]),
    .I3(n172_8) 
);
defparam n175_s0.INIT=16'hF888;
  LUT4 n176_s0 (
    .F(n176_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[4]),
    .I2(ff_r40r41_nx[5]),
    .I3(n172_8) 
);
defparam n176_s0.INIT=16'hF888;
  LUT4 n177_s0 (
    .F(n177_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[3]),
    .I2(ff_r40r41_nx[4]),
    .I3(n172_8) 
);
defparam n177_s0.INIT=16'hF888;
  LUT4 n178_s0 (
    .F(n178_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[3]),
    .I3(n172_8) 
);
defparam n178_s0.INIT=16'hF888;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[2]),
    .I3(n172_8) 
);
defparam n179_s0.INIT=16'hF888;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[0]),
    .I2(ff_r40r41_nx[1]),
    .I3(n172_8) 
);
defparam n180_s0.INIT=16'hF888;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(n190_4),
    .I1(n228_7),
    .I2(ff_r45_dix),
    .I3(n190_5) 
);
defparam n190_s0.INIT=16'hBAF0;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(\vdp_command_processor.ff_x_count_delta [10]),
    .I1(ff_r45_dix),
    .I2(w_vdp_enable) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(\vdp_command_processor.ff_x_count_delta [2]),
    .I1(n189_8),
    .I2(w_vdp_enable) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n217_s0 (
    .F(n217_3),
    .I0(\vdp_command_processor.ff_x_count_delta [1]),
    .I1(n190_3),
    .I2(w_vdp_enable) 
);
defparam n217_s0.INIT=8'hCA;
  LUT3 n218_s0 (
    .F(n218_3),
    .I0(\vdp_command_processor.ff_x_count_delta [0]),
    .I1(n191_8),
    .I2(w_vdp_enable) 
);
defparam n218_s0.INIT=8'hCA;
  LUT3 n246_s0 (
    .F(n246_3),
    .I0(\vdp_command_processor.ff_y_count_delta [9]),
    .I1(ff_r45_diy),
    .I2(w_vdp_enable) 
);
defparam n246_s0.INIT=8'hCA;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(n311_7),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(n311_5) 
);
defparam n311_s0.INIT=8'hF4;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(n312_4),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(n312_5) 
);
defparam n312_s0.INIT=8'h8F;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(n312_4),
    .I3(n313_5) 
);
defparam n313_s0.INIT=16'hC5CC;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(n312_4),
    .I3(n313_5) 
);
defparam n314_s0.INIT=16'hCACC;
  LUT4 n1804_s0 (
    .F(n1804_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(n1804_4),
    .I2(ff_r42r43_ny[9]),
    .I3(n3494_4) 
);
defparam n1804_s0.INIT=16'h3CAA;
  LUT4 n1805_s0 (
    .F(n1805_3),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(n1805_4),
    .I2(ff_r42r43_ny[8]),
    .I3(n3494_4) 
);
defparam n1805_s0.INIT=16'h3CAA;
  LUT4 n1806_s0 (
    .F(n1806_3),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(ff_r42r43_ny[7]),
    .I2(n1806_7),
    .I3(n3494_4) 
);
defparam n1806_s0.INIT=16'h3CAA;
  LUT4 n1807_s0 (
    .F(n1807_3),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(n1807_6),
    .I2(ff_r42r43_ny[6]),
    .I3(n3494_4) 
);
defparam n1807_s0.INIT=16'h3CAA;
  LUT4 n1808_s0 (
    .F(n1808_3),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(n1808_4),
    .I2(ff_r42r43_ny[5]),
    .I3(n3494_4) 
);
defparam n1808_s0.INIT=16'h3CAA;
  LUT4 n1809_s0 (
    .F(n1809_3),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(n1809_6),
    .I2(ff_r42r43_ny[4]),
    .I3(n3494_4) 
);
defparam n1809_s0.INIT=16'h3CAA;
  LUT4 n1810_s0 (
    .F(n1810_3),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(n1810_6),
    .I2(ff_r42r43_ny[3]),
    .I3(n3494_4) 
);
defparam n1810_s0.INIT=16'h3CAA;
  LUT4 n1811_s0 (
    .F(n1811_3),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(ff_r42r43_ny[2]),
    .I2(n1811_4),
    .I3(n3494_4) 
);
defparam n1811_s0.INIT=16'h3CAA;
  LUT4 n1812_s0 (
    .F(n1812_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n3494_4) 
);
defparam n1812_s0.INIT=16'hC3AA;
  LUT4 n1967_s0 (
    .F(n1967_3),
    .I0(n1584_23),
    .I1(n1585_22),
    .I2(n1967_4),
    .I3(n1967_5) 
);
defparam n1967_s0.INIT=16'hCFA0;
  LUT4 n1969_s0 (
    .F(n1969_3),
    .I0(n1586_22),
    .I1(n1587_22),
    .I2(n1967_4),
    .I3(n1969_4) 
);
defparam n1969_s0.INIT=16'hCFA0;
  LUT4 n1970_s0 (
    .F(n1970_3),
    .I0(n1587_22),
    .I1(n1588_22),
    .I2(n1967_4),
    .I3(n1970_4) 
);
defparam n1970_s0.INIT=16'hCFA0;
  LUT4 n1971_s0 (
    .F(n1971_3),
    .I0(n1588_22),
    .I1(n1589_22),
    .I2(n1967_4),
    .I3(n1971_4) 
);
defparam n1971_s0.INIT=16'hCFA0;
  LUT4 n1972_s0 (
    .F(n1972_3),
    .I0(n1589_22),
    .I1(n1590_22),
    .I2(n1967_4),
    .I3(n1972_4) 
);
defparam n1972_s0.INIT=16'hCFA0;
  LUT4 n1973_s0 (
    .F(n1973_3),
    .I0(n1590_22),
    .I1(n1591_22),
    .I2(n1967_4),
    .I3(n1973_4) 
);
defparam n1973_s0.INIT=16'hCFA0;
  LUT4 n1974_s0 (
    .F(n1974_3),
    .I0(n1591_22),
    .I1(n1592_22),
    .I2(n1967_4),
    .I3(n1974_4) 
);
defparam n1974_s0.INIT=16'hCFA0;
  LUT4 n1975_s0 (
    .F(n1975_3),
    .I0(n1592_22),
    .I1(n1593_22),
    .I2(n1967_4),
    .I3(n1975_4) 
);
defparam n1975_s0.INIT=16'hCFA0;
  LUT3 n1976_s0 (
    .F(n1976_3),
    .I0(n1976_4),
    .I1(n1976_5),
    .I2(n1976_9) 
);
defparam n1976_s0.INIT=8'h5C;
  LUT4 n1983_s0 (
    .F(n1983_3),
    .I0(n1982_4),
    .I1(n228_7),
    .I2(n1983_4),
    .I3(n1983_5) 
);
defparam n1983_s0.INIT=16'hFFF4;
  LUT4 n1527_s29 (
    .F(n1527_33),
    .I0(n1527_43),
    .I1(n315_10),
    .I2(n1527_41),
    .I3(n1778_8) 
);
defparam n1527_s29.INIT=16'h8F88;
  LUT4 n1528_s24 (
    .F(n1528_28),
    .I0(n1527_43),
    .I1(n316_7),
    .I2(n1527_41),
    .I3(n1779_8) 
);
defparam n1528_s24.INIT=16'h8F88;
  LUT4 n1529_s24 (
    .F(n1529_28),
    .I0(n1527_43),
    .I1(n317_7),
    .I2(n1527_41),
    .I3(n1780_8) 
);
defparam n1529_s24.INIT=16'h8F88;
  LUT4 n1530_s24 (
    .F(n1530_28),
    .I0(n1527_43),
    .I1(n318_7),
    .I2(n1527_41),
    .I3(n1781_8) 
);
defparam n1530_s24.INIT=16'h8F88;
  LUT4 n1531_s24 (
    .F(n1531_28),
    .I0(n1531_29),
    .I1(n1782_8),
    .I2(n311_3),
    .I3(n1527_43) 
);
defparam n1531_s24.INIT=16'hF444;
  LUT4 n1532_s24 (
    .F(n1532_28),
    .I0(n1531_29),
    .I1(n1783_8),
    .I2(n312_3),
    .I3(n1527_43) 
);
defparam n1532_s24.INIT=16'hF444;
  LUT4 n1533_s24 (
    .F(n1533_28),
    .I0(n1533_31),
    .I1(n1784_8),
    .I2(n313_3),
    .I3(n1527_43) 
);
defparam n1533_s24.INIT=16'hF444;
  LUT4 n1534_s24 (
    .F(n1534_28),
    .I0(n1533_31),
    .I1(n1785_8),
    .I2(n314_3),
    .I3(n1527_43) 
);
defparam n1534_s24.INIT=16'hF444;
  LUT4 n1535_s28 (
    .F(n1535_32),
    .I0(n1535_33),
    .I1(n1535_34),
    .I2(n1535_35),
    .I3(n1535_36) 
);
defparam n1535_s28.INIT=16'h10FF;
  LUT4 n1536_s26 (
    .F(n1536_30),
    .I0(n1536_31),
    .I1(n1536_32),
    .I2(n1536_33),
    .I3(n1536_34) 
);
defparam n1536_s26.INIT=16'h10FF;
  LUT4 n1537_s26 (
    .F(n1537_30),
    .I0(n1537_31),
    .I1(n1537_32),
    .I2(n1537_33),
    .I3(n1537_34) 
);
defparam n1537_s26.INIT=16'h40FF;
  LUT4 n1538_s26 (
    .F(n1538_30),
    .I0(n1538_31),
    .I1(n1537_32),
    .I2(n1538_32),
    .I3(n1538_33) 
);
defparam n1538_s26.INIT=16'h40FF;
  LUT4 n1539_s26 (
    .F(n1539_30),
    .I0(n1539_31),
    .I1(n1539_32),
    .I2(n1539_33),
    .I3(n1539_34) 
);
defparam n1539_s26.INIT=16'hFF04;
  LUT4 n1540_s26 (
    .F(n1540_30),
    .I0(n311_7),
    .I1(n1540_31),
    .I2(n1540_32),
    .I3(n1540_33) 
);
defparam n1540_s26.INIT=16'h70FF;
  LUT4 n1541_s26 (
    .F(n1541_30),
    .I0(n1541_31),
    .I1(n1541_32),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1541_s26.INIT=16'h335C;
  LUT4 n1542_s26 (
    .F(n1542_30),
    .I0(n1542_37),
    .I1(n1542_32),
    .I2(ff_state[2]),
    .I3(n1542_33) 
);
defparam n1542_s26.INIT=16'hF100;
  LUT4 n1543_s26 (
    .F(n1543_32),
    .I0(n1543_33),
    .I1(n1543_42),
    .I2(n1543_35),
    .I3(n1543_36) 
);
defparam n1543_s26.INIT=16'h08FF;
  LUT4 n1544_s24 (
    .F(n1544_30),
    .I0(n1544_31),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1544_32) 
);
defparam n1544_s24.INIT=16'hEABE;
  LUT4 n1545_s24 (
    .F(n1545_30),
    .I0(n1545_31),
    .I1(ff_nx_tmp[7]),
    .I2(n1545_32),
    .I3(n1545_33) 
);
defparam n1545_s24.INIT=16'hAAC3;
  LUT4 n1546_s24 (
    .F(n1546_30),
    .I0(ff_state[3]),
    .I1(n1546_31),
    .I2(n1546_32),
    .I3(n1543_33) 
);
defparam n1546_s24.INIT=16'hCEF0;
  LUT4 n1547_s24 (
    .F(n1547_30),
    .I0(n1547_31),
    .I1(n1547_32),
    .I2(n1547_33),
    .I3(n1543_33) 
);
defparam n1547_s24.INIT=16'hEE0F;
  LUT4 n1548_s24 (
    .F(n1548_30),
    .I0(n1548_31),
    .I1(n1548_32),
    .I2(n1548_33),
    .I3(n1543_33) 
);
defparam n1548_s24.INIT=16'hEE0E;
  LUT4 n1549_s24 (
    .F(n1549_30),
    .I0(n1549_31),
    .I1(ff_nx_tmp[3]),
    .I2(n1549_32),
    .I3(n1545_33) 
);
defparam n1549_s24.INIT=16'hAAC3;
  LUT4 n1550_s24 (
    .F(n1550_30),
    .I0(n1545_33),
    .I1(n1550_31),
    .I2(n1550_32),
    .I3(n1550_37) 
);
defparam n1550_s24.INIT=16'h4F44;
  LUT4 n1551_s24 (
    .F(n1551_30),
    .I0(n1551_31),
    .I1(n1551_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1551_s24.INIT=16'hEBBA;
  LUT4 n1552_s25 (
    .F(n1552_31),
    .I0(n1545_33),
    .I1(ff_nx_tmp[0]),
    .I2(n1552_32),
    .I3(n1550_37) 
);
defparam n1552_s25.INIT=16'hF111;
  LUT4 n1553_s30 (
    .F(n1553_40),
    .I0(n944_2),
    .I1(n715_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1553_s30.INIT=16'h0AC0;
  LUT4 n1554_s28 (
    .F(n1554_34),
    .I0(n716_1),
    .I1(n1554_35),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1554_s28.INIT=16'h3AC0;
  LUT4 n1555_s26 (
    .F(n1555_30),
    .I0(n946_2),
    .I1(n1555_39),
    .I2(ff_state[2]),
    .I3(n1555_32) 
);
defparam n1555_s26.INIT=16'h0AF3;
  LUT4 n1556_s25 (
    .F(n1556_29),
    .I0(n947_2),
    .I1(n1556_30),
    .I2(ff_state[2]),
    .I3(n1556_31) 
);
defparam n1556_s25.INIT=16'h0AF3;
  LUT4 n1557_s25 (
    .F(n1557_29),
    .I0(n1557_38),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_31),
    .I3(n1557_32) 
);
defparam n1557_s25.INIT=16'h7D00;
  LUT4 n1558_s25 (
    .F(n1558_29),
    .I0(n949_2),
    .I1(n1558_35),
    .I2(ff_state[2]),
    .I3(n1558_31) 
);
defparam n1558_s25.INIT=16'h0AF3;
  LUT4 n1559_s25 (
    .F(n1559_29),
    .I0(n950_2),
    .I1(n1559_30),
    .I2(ff_state[2]),
    .I3(n1559_31) 
);
defparam n1559_s25.INIT=16'h0AF3;
  LUT4 n1560_s25 (
    .F(n1560_29),
    .I0(n1557_38),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_30),
    .I3(n1560_31) 
);
defparam n1560_s25.INIT=16'h7D00;
  LUT4 n1561_s25 (
    .F(n1561_29),
    .I0(n952_2),
    .I1(n1561_35),
    .I2(ff_state[2]),
    .I3(n1561_31) 
);
defparam n1561_s25.INIT=16'h0AF3;
  LUT4 n1562_s25 (
    .F(n1562_29),
    .I0(n953_2),
    .I1(n1562_30),
    .I2(ff_state[2]),
    .I3(n1562_31) 
);
defparam n1562_s25.INIT=16'h0AF3;
  LUT4 n1563_s26 (
    .F(n1563_30),
    .I0(n954_2),
    .I1(n1563_31),
    .I2(ff_state[2]),
    .I3(n1563_32) 
);
defparam n1563_s26.INIT=16'h0AF3;
  LUT3 n1575_s21 (
    .F(n1575_25),
    .I0(ff_r36r37_dx[8]),
    .I1(n1575_26),
    .I2(ff_state[3]) 
);
defparam n1575_s21.INIT=8'hCA;
  LUT3 n1576_s21 (
    .F(n1576_25),
    .I0(ff_r36r37_dx[7]),
    .I1(n1576_26),
    .I2(ff_state[3]) 
);
defparam n1576_s21.INIT=8'hCA;
  LUT3 n1577_s21 (
    .F(n1577_25),
    .I0(ff_r36r37_dx[6]),
    .I1(n1577_26),
    .I2(ff_state[3]) 
);
defparam n1577_s21.INIT=8'hCA;
  LUT3 n1578_s21 (
    .F(n1578_25),
    .I0(ff_r36r37_dx[5]),
    .I1(n1578_26),
    .I2(ff_state[3]) 
);
defparam n1578_s21.INIT=8'hCA;
  LUT3 n1579_s21 (
    .F(n1579_25),
    .I0(ff_r36r37_dx[4]),
    .I1(n1579_26),
    .I2(ff_state[3]) 
);
defparam n1579_s21.INIT=8'hCA;
  LUT3 n1580_s21 (
    .F(n1580_25),
    .I0(ff_r36r37_dx[3]),
    .I1(n1580_26),
    .I2(ff_state[3]) 
);
defparam n1580_s21.INIT=8'hCA;
  LUT3 n1581_s21 (
    .F(n1581_25),
    .I0(ff_r36r37_dx[2]),
    .I1(n1581_26),
    .I2(ff_state[3]) 
);
defparam n1581_s21.INIT=8'hCA;
  LUT3 n1582_s21 (
    .F(n1582_25),
    .I0(ff_r36r37_dx[1]),
    .I1(n1582_26),
    .I2(ff_state[3]) 
);
defparam n1582_s21.INIT=8'hCA;
  LUT3 n1583_s21 (
    .F(n1583_25),
    .I0(ff_r36r37_dx[0]),
    .I1(n1583_26),
    .I2(ff_state[3]) 
);
defparam n1583_s21.INIT=8'hCA;
  LUT3 n1584_s19 (
    .F(n1584_23),
    .I0(ff_r34r35_sy[9]),
    .I1(ff_r38r39_dy[9]),
    .I2(ff_state[3]) 
);
defparam n1584_s19.INIT=8'hCA;
  LUT3 n1585_s18 (
    .F(n1585_22),
    .I0(ff_r34r35_sy[8]),
    .I1(ff_r38r39_dy[8]),
    .I2(ff_state[3]) 
);
defparam n1585_s18.INIT=8'hCA;
  LUT3 n1586_s18 (
    .F(n1586_22),
    .I0(ff_r34r35_sy[7]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_state[3]) 
);
defparam n1586_s18.INIT=8'hCA;
  LUT3 n1587_s18 (
    .F(n1587_22),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r38r39_dy[6]),
    .I2(ff_state[3]) 
);
defparam n1587_s18.INIT=8'hCA;
  LUT3 n1588_s18 (
    .F(n1588_22),
    .I0(ff_r34r35_sy[5]),
    .I1(ff_r38r39_dy[5]),
    .I2(ff_state[3]) 
);
defparam n1588_s18.INIT=8'hCA;
  LUT3 n1589_s18 (
    .F(n1589_22),
    .I0(ff_r34r35_sy[4]),
    .I1(ff_r38r39_dy[4]),
    .I2(ff_state[3]) 
);
defparam n1589_s18.INIT=8'hCA;
  LUT3 n1590_s18 (
    .F(n1590_22),
    .I0(ff_r34r35_sy[3]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_state[3]) 
);
defparam n1590_s18.INIT=8'hCA;
  LUT3 n1591_s18 (
    .F(n1591_22),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r38r39_dy[2]),
    .I2(ff_state[3]) 
);
defparam n1591_s18.INIT=8'hCA;
  LUT3 n1592_s18 (
    .F(n1592_22),
    .I0(ff_r34r35_sy[1]),
    .I1(ff_r38r39_dy[1]),
    .I2(ff_state[3]) 
);
defparam n1592_s18.INIT=8'hCA;
  LUT3 n1593_s18 (
    .F(n1593_22),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r38r39_dy[0]),
    .I2(ff_state[3]) 
);
defparam n1593_s18.INIT=8'hCA;
  LUT3 n1594_s18 (
    .F(n1594_22),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_dx_tmp[8]),
    .I2(ff_state[3]) 
);
defparam n1594_s18.INIT=8'hCA;
  LUT3 n1595_s18 (
    .F(n1595_22),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_dx_tmp[7]),
    .I2(ff_state[3]) 
);
defparam n1595_s18.INIT=8'hCA;
  LUT3 n1596_s18 (
    .F(n1596_22),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_dx_tmp[6]),
    .I2(ff_state[3]) 
);
defparam n1596_s18.INIT=8'hCA;
  LUT3 n1597_s18 (
    .F(n1597_22),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_dx_tmp[5]),
    .I2(ff_state[3]) 
);
defparam n1597_s18.INIT=8'hCA;
  LUT3 n1598_s18 (
    .F(n1598_22),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_dx_tmp[4]),
    .I2(ff_state[3]) 
);
defparam n1598_s18.INIT=8'hCA;
  LUT3 n1599_s18 (
    .F(n1599_22),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_dx_tmp[3]),
    .I2(ff_state[3]) 
);
defparam n1599_s18.INIT=8'hCA;
  LUT3 n1600_s18 (
    .F(n1600_22),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_dx_tmp[2]),
    .I2(ff_state[3]) 
);
defparam n1600_s18.INIT=8'hCA;
  LUT3 n1601_s18 (
    .F(n1601_22),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_dx_tmp[1]),
    .I2(ff_state[3]) 
);
defparam n1601_s18.INIT=8'hCA;
  LUT3 n1602_s18 (
    .F(n1602_22),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_dx_tmp[0]),
    .I2(ff_state[3]) 
);
defparam n1602_s18.INIT=8'hCA;
  LUT3 n2255_s1 (
    .F(n2255_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2255_s1.INIT=8'h80;
  LUT3 n2298_s1 (
    .F(n2298_4),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(n2255_5) 
);
defparam n2298_s1.INIT=8'h40;
  LUT4 n2299_s1 (
    .F(n2299_4),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(n3494_8),
    .I3(n2280_5) 
);
defparam n2299_s1.INIT=16'h4000;
  LUT3 n2317_s1 (
    .F(n2317_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2317_s1.INIT=8'h10;
  LUT2 \vdp_command_processor.maxxmask_1_s2  (
    .F(\vdp_command_processor.maxxmask_1_6 ),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam \vdp_command_processor.maxxmask_1_s2 .INIT=4'h8;
  LUT3 ff_r34r35_sy_9_s2 (
    .F(ff_r34r35_sy_9_6),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_r34r35_sy_9_8),
    .I2(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s2.INIT=8'hE0;
  LUT4 ff_r34r35_sy_7_s2 (
    .F(ff_r34r35_sy_7_6),
    .I0(n2318_9),
    .I1(ff_r34r35_sy_7_7),
    .I2(ff_r34r35_sy_9_7),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_7_s2.INIT=16'hF800;
  LUT4 ff_r42r43_ny_9_s2 (
    .F(ff_r42r43_ny_9_6),
    .I0(ff_r42r43_ny_9_11),
    .I1(ff_r42r43_ny_9_8),
    .I2(ff_r42r43_ny_9_9),
    .I3(w_vdp_enable) 
);
defparam ff_r42r43_ny_9_s2.INIT=16'hF800;
  LUT4 ff_r42r43_ny_7_s2 (
    .F(ff_r42r43_ny_7_6),
    .I0(ff_r42r43_ny_9_11),
    .I1(ff_r42r43_ny_9_8),
    .I2(ff_r42r43_ny_7_9),
    .I3(w_vdp_enable) 
);
defparam ff_r42r43_ny_7_s2.INIT=16'hF800;
  LUT4 ff_r46_cmr_7_s3 (
    .F(ff_r46_cmr_7_5),
    .I0(ff_r46_cmr_7_12),
    .I1(ff_r46_cmr_7_10),
    .I2(ff_r46_cmr_7_8),
    .I3(w_vdp_enable) 
);
defparam ff_r46_cmr_7_s3.INIT=16'hF800;
  LUT3 ff_vdpcmd_start_s2 (
    .F(ff_vdpcmd_start_6),
    .I0(ff_r46_cmr_7_8),
    .I1(ff_vdpcmd_start_9),
    .I2(w_vdp_enable) 
);
defparam ff_vdpcmd_start_s2.INIT=8'hE0;
  LUT4 ff_s2_ce_s4 (
    .F(ff_s2_ce_8),
    .I0(n1545_33),
    .I1(ff_vram_rd_req_8),
    .I2(ff_r46_cmr_7_10),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_s2_ce_s4.INIT=16'hF800;
  LUT4 ff_s2_tr_s2 (
    .F(ff_s2_tr_6),
    .I0(ff_s2_tr_12),
    .I1(ff_s2_tr_14),
    .I2(n1646_8),
    .I3(w_vdp_enable) 
);
defparam ff_s2_tr_s2.INIT=16'h4F00;
  LUT4 ff_r38r39_dy_9_s3 (
    .F(ff_r38r39_dy_9_8),
    .I0(ff_r42r43_ny_9_8),
    .I1(ff_r38r39_dy_9_24),
    .I2(ff_s2_tr_14),
    .I3(ff_r38r39_dy_9_10) 
);
defparam ff_r38r39_dy_9_s3.INIT=16'h8F00;
  LUT4 ff_r38r39_dy_7_s3 (
    .F(ff_r38r39_dy_7_8),
    .I0(ff_r42r43_ny_9_8),
    .I1(ff_r38r39_dy_9_24),
    .I2(ff_s2_tr_14),
    .I3(ff_r38r39_dy_7_9) 
);
defparam ff_r38r39_dy_7_s3.INIT=16'h8F00;
  LUT4 ff_s8s9_sx_tmp_9_s5 (
    .F(ff_s8s9_sx_tmp_9_10),
    .I0(ff_r42r43_ny_9_8),
    .I1(n1545_33),
    .I2(ff_state[0]),
    .I3(ff_s8s9_sx_tmp_9_11) 
);
defparam ff_s8s9_sx_tmp_9_s5.INIT=16'hBF00;
  LUT4 ff_dx_tmp_9_s5 (
    .F(ff_dx_tmp_9_10),
    .I0(ff_r42r43_ny_9_8),
    .I1(ff_state[0]),
    .I2(\vdp_command_processor.ff_initializing_14 ),
    .I3(ff_dx_tmp_9_15) 
);
defparam ff_dx_tmp_9_s5.INIT=16'hFFB0;
  LUT4 ff_nx_tmp_9_s5 (
    .F(ff_nx_tmp_9_10),
    .I0(ff_r42r43_ny_9_8),
    .I1(n1545_33),
    .I2(ff_state[0]),
    .I3(ff_nx_tmp_9_11) 
);
defparam ff_nx_tmp_9_s5.INIT=16'hBF00;
  LUT4 ff_vram_wdata_7_s5 (
    .F(ff_vram_wdata_7_8),
    .I0(ff_vram_wdata_7_9),
    .I1(ff_vram_wdata_7_10),
    .I2(ff_vram_wdata_7_41),
    .I3(ff_vram_wdata_7_12) 
);
defparam ff_vram_wdata_7_s5.INIT=16'h4F00;
  LUT4 ff_state_1_s6 (
    .F(ff_state_3_10),
    .I0(ff_state[1]),
    .I1(n3494_4),
    .I2(ff_state_1_12),
    .I3(ff_state_1_13) 
);
defparam ff_state_1_s6.INIT=16'hFB00;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(n3494_4),
    .I1(ff_state_0_13),
    .I2(ff_state_0_16),
    .I3(ff_state_1_13) 
);
defparam ff_state_0_s7.INIT=16'hDF00;
  LUT4 ff_state_2_s8 (
    .F(ff_state_2_12),
    .I0(n3494_4),
    .I1(ff_state[1]),
    .I2(ff_state_2_15),
    .I3(ff_state_0_12) 
);
defparam ff_state_2_s8.INIT=16'hDF00;
  LUT4 n1788_s11 (
    .F(n1788_16),
    .I0(ff_state[0]),
    .I1(n1788_17),
    .I2(n1788_18),
    .I3(n3494_4) 
);
defparam n1788_s11.INIT=16'h8F00;
  LUT4 n1574_s23 (
    .F(n1574_29),
    .I0(n957_1),
    .I1(ff_dx_tmp[9]),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1574_s23.INIT=16'hCA00;
  LUT4 w_current_vdp_command_c_7_s0 (
    .F(w_current_vdp_command_c[7]),
    .I0(n1778_8),
    .I1(w_current_vdp_command[7]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_7_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_6_s0 (
    .F(w_current_vdp_command_c[6]),
    .I0(n1779_8),
    .I1(w_current_vdp_command[6]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_6_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_5_s0 (
    .F(w_current_vdp_command_c[5]),
    .I0(n1780_8),
    .I1(w_current_vdp_command[5]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_5_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_4_s0 (
    .F(w_current_vdp_command_c[4]),
    .I0(n1781_8),
    .I1(w_current_vdp_command[4]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_4_s0.INIT=16'hAC00;
  LUT2 n1518_s21 (
    .F(n1518_27),
    .I0(ff_state[3]),
    .I1(ff_vdpcmd_start) 
);
defparam n1518_s21.INIT=4'h4;
  LUT4 n1790_s7 (
    .F(n1790_12),
    .I0(n1790_13),
    .I1(n1790_14),
    .I2(n1790_15),
    .I3(n3494_4) 
);
defparam n1790_s7.INIT=16'hEF00;
  LUT4 n1789_s6 (
    .F(n1789_11),
    .I0(n1789_12),
    .I1(n1789_25),
    .I2(n1789_14),
    .I3(n3494_4) 
);
defparam n1789_s6.INIT=16'hFE00;
  LUT4 n1787_s6 (
    .F(n1787_11),
    .I0(n1787_12),
    .I1(n1787_13),
    .I2(n3494_4),
    .I3(n1787_14) 
);
defparam n1787_s6.INIT=16'h00D0;
  LUT4 n1786_s1 (
    .F(n1786_6),
    .I0(n1786_7),
    .I1(w_vdp_mode_is_highres),
    .I2(reg_r25_cmd_Z),
    .I3(n3494_4) 
);
defparam n1786_s1.INIT=16'h00FE;
  LUT2 n318_s2 (
    .F(n318_7),
    .I0(n575_15),
    .I1(w_vdpcmd_vram_rdata[4]) 
);
defparam n318_s2.INIT=4'h4;
  LUT2 n317_s2 (
    .F(n317_7),
    .I0(n575_15),
    .I1(w_vdpcmd_vram_rdata[5]) 
);
defparam n317_s2.INIT=4'h4;
  LUT2 n316_s2 (
    .F(n316_7),
    .I0(n575_15),
    .I1(w_vdpcmd_vram_rdata[6]) 
);
defparam n316_s2.INIT=4'h4;
  LUT4 n1646_s3 (
    .F(n1646_8),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdpcmd_tr_clr_req),
    .I3(n1646_9) 
);
defparam n1646_s3.INIT=16'h00D7;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]) 
);
defparam n225_s1.INIT=4'hE;
  LUT4 ff_r44_clr_7_s5 (
    .F(ff_r44_clr_7_10),
    .I0(ff_r44_clr_7_24),
    .I1(ff_r44_clr_7_12),
    .I2(ff_r44_clr_7_13),
    .I3(ff_r44_clr_7_14) 
);
defparam ff_r44_clr_7_s5.INIT=16'h0D00;
  LUT4 ff_r44_clr_3_s5 (
    .F(ff_r44_clr_3_10),
    .I0(ff_r44_clr_7_24),
    .I1(n196_9),
    .I2(ff_r44_clr_7_13),
    .I3(ff_r44_clr_7_14) 
);
defparam ff_r44_clr_3_s5.INIT=16'h0700;
  LUT3 ff_r44_clr_1_s5 (
    .F(ff_r44_clr_1_10),
    .I0(ff_r44_clr_7_24),
    .I1(ff_r44_clr_7_13),
    .I2(ff_r44_clr_7_14) 
);
defparam ff_r44_clr_1_s5.INIT=8'h10;
  LUT2 n3494_s1 (
    .F(n3494_4),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack) 
);
defparam n3494_s1.INIT=4'h9;
  LUT2 n190_s1 (
    .F(n190_4),
    .I0(reg_r0_disp_mode[1]),
    .I1(n190_6) 
);
defparam n190_s1.INIT=4'h8;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]) 
);
defparam n190_s2.INIT=4'h8;
  LUT4 n311_s2 (
    .F(n311_5),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n190_6) 
);
defparam n311_s2.INIT=16'h4000;
  LUT4 n312_s1 (
    .F(n312_4),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n312_s1.INIT=16'hFB8F;
  LUT4 n312_s2 (
    .F(n312_5),
    .I0(reg_r0_disp_mode[1]),
    .I1(n312_6),
    .I2(w_vdpcmd_vram_rdata[2]),
    .I3(n313_5) 
);
defparam n312_s2.INIT=16'h770F;
  LUT3 n313_s1 (
    .F(n313_4),
    .I0(n305_9),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n313_s1.INIT=8'h35;
  LUT2 n313_s2 (
    .F(n313_5),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]) 
);
defparam n313_s2.INIT=4'h1;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(n306_9),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n314_s1.INIT=8'hCA;
  LUT3 n1804_s1 (
    .F(n1804_4),
    .I0(ff_r42r43_ny[7]),
    .I1(ff_r42r43_ny[8]),
    .I2(n1806_7) 
);
defparam n1804_s1.INIT=8'h10;
  LUT2 n1805_s1 (
    .F(n1805_4),
    .I0(ff_r42r43_ny[7]),
    .I1(n1806_7) 
);
defparam n1805_s1.INIT=4'h4;
  LUT4 n1808_s1 (
    .F(n1808_4),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(n1811_4) 
);
defparam n1808_s1.INIT=16'h0100;
  LUT2 n1811_s1 (
    .F(n1811_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]) 
);
defparam n1811_s1.INIT=4'h1;
  LUT3 n1967_s1 (
    .F(n1967_4),
    .I0(n1967_6),
    .I1(ff_state[0]),
    .I2(ff_r46_cmr_7_12) 
);
defparam n1967_s1.INIT=8'h10;
  LUT4 n1967_s2 (
    .F(n1967_5),
    .I0(\vdp_command_processor.ff_current_y [8]),
    .I1(\vdp_command_processor.ff_current_y [9]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1967_s2.INIT=16'hFA0C;
  LUT4 n1969_s1 (
    .F(n1969_4),
    .I0(\vdp_command_processor.ff_current_y [6]),
    .I1(\vdp_command_processor.ff_current_y [7]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1969_s1.INIT=16'hFA0C;
  LUT4 n1970_s1 (
    .F(n1970_4),
    .I0(\vdp_command_processor.ff_current_y [5]),
    .I1(\vdp_command_processor.ff_current_y [6]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1970_s1.INIT=16'hFA0C;
  LUT4 n1971_s1 (
    .F(n1971_4),
    .I0(\vdp_command_processor.ff_current_y [4]),
    .I1(\vdp_command_processor.ff_current_y [5]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1971_s1.INIT=16'hFA0C;
  LUT4 n1972_s1 (
    .F(n1972_4),
    .I0(\vdp_command_processor.ff_current_y [3]),
    .I1(\vdp_command_processor.ff_current_y [4]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1972_s1.INIT=16'hFA0C;
  LUT4 n1973_s1 (
    .F(n1973_4),
    .I0(\vdp_command_processor.ff_current_y [2]),
    .I1(\vdp_command_processor.ff_current_y [3]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1973_s1.INIT=16'hFA0C;
  LUT4 n1974_s1 (
    .F(n1974_4),
    .I0(\vdp_command_processor.ff_current_y [1]),
    .I1(\vdp_command_processor.ff_current_y [2]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1974_s1.INIT=16'hFA0C;
  LUT4 n1975_s1 (
    .F(n1975_4),
    .I0(\vdp_command_processor.ff_current_y [0]),
    .I1(\vdp_command_processor.ff_current_y [1]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1975_s1.INIT=16'hFA0C;
  LUT3 n1976_s1 (
    .F(n1976_4),
    .I0(n1976_7),
    .I1(n1977_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1976_s1.INIT=8'hCA;
  LUT3 n1976_s2 (
    .F(n1976_5),
    .I0(n1593_22),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(n1967_4) 
);
defparam n1976_s2.INIT=8'hAC;
  LUT3 n1977_s1 (
    .F(n1977_4),
    .I0(n1594_22),
    .I1(\vdp_command_processor.ff_current_x [8]),
    .I2(n1967_4) 
);
defparam n1977_s1.INIT=8'h53;
  LUT4 n1977_s2 (
    .F(n1977_5),
    .I0(n1976_7),
    .I1(n190_4),
    .I2(n575_15),
    .I3(n1978_4) 
);
defparam n1977_s2.INIT=16'hBBB0;
  LUT3 n1978_s1 (
    .F(n1978_4),
    .I0(n1596_22),
    .I1(\vdp_command_processor.ff_current_x [6]),
    .I2(n1967_4) 
);
defparam n1978_s1.INIT=8'h53;
  LUT4 n1978_s2 (
    .F(n1978_5),
    .I0(n575_15),
    .I1(n1979_4),
    .I2(n228_7),
    .I3(n1976_7) 
);
defparam n1978_s2.INIT=16'hEE0E;
  LUT3 n1979_s1 (
    .F(n1979_4),
    .I0(n1597_22),
    .I1(\vdp_command_processor.ff_current_x [5]),
    .I2(n1967_4) 
);
defparam n1979_s1.INIT=8'h53;
  LUT4 n1979_s2 (
    .F(n1979_5),
    .I0(n575_15),
    .I1(n1980_4),
    .I2(n228_7),
    .I3(n1978_4) 
);
defparam n1979_s2.INIT=16'hEE0E;
  LUT3 n1980_s1 (
    .F(n1980_4),
    .I0(n1598_22),
    .I1(\vdp_command_processor.ff_current_x [4]),
    .I2(n1967_4) 
);
defparam n1980_s1.INIT=8'h53;
  LUT4 n1980_s2 (
    .F(n1980_5),
    .I0(n575_15),
    .I1(n1981_4),
    .I2(n228_7),
    .I3(n1979_4) 
);
defparam n1980_s2.INIT=16'hEE0E;
  LUT3 n1981_s1 (
    .F(n1981_4),
    .I0(n1599_22),
    .I1(\vdp_command_processor.ff_current_x [3]),
    .I2(n1967_4) 
);
defparam n1981_s1.INIT=8'h53;
  LUT4 n1981_s2 (
    .F(n1981_5),
    .I0(n575_15),
    .I1(n1982_4),
    .I2(n228_7),
    .I3(n1980_4) 
);
defparam n1981_s2.INIT=16'hEE0E;
  LUT3 n1982_s1 (
    .F(n1982_4),
    .I0(n1600_22),
    .I1(\vdp_command_processor.ff_current_x [2]),
    .I2(n1967_4) 
);
defparam n1982_s1.INIT=8'h53;
  LUT4 n1982_s2 (
    .F(n1982_5),
    .I0(n228_7),
    .I1(n1981_4),
    .I2(n1982_6),
    .I3(n575_15) 
);
defparam n1982_s2.INIT=16'hDD0D;
  LUT4 n1983_s1 (
    .F(n1983_4),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1967_4),
    .I3(n190_4) 
);
defparam n1983_s1.INIT=16'hAC00;
  LUT4 n1983_s2 (
    .F(n1983_5),
    .I0(n1602_22),
    .I1(\vdp_command_processor.ff_current_x [0]),
    .I2(n575_15),
    .I3(n1967_4) 
);
defparam n1983_s2.INIT=16'h0A0C;
  LUT4 n1531_s25 (
    .F(n1531_29),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(n196_9),
    .I2(w_vdp_enable),
    .I3(ff_s2_ce) 
);
defparam n1531_s25.INIT=16'h3500;
  LUT4 n1535_s29 (
    .F(n1535_33),
    .I0(n1535_37),
    .I1(n1535_38),
    .I2(n1535_39),
    .I3(n1535_70) 
);
defparam n1535_s29.INIT=16'h4F00;
  LUT4 n1535_s30 (
    .F(n1535_34),
    .I0(n1535_41),
    .I1(n1535_42),
    .I2(n1535_43),
    .I3(n1535_64) 
);
defparam n1535_s30.INIT=16'hFB00;
  LUT4 n1535_s31 (
    .F(n1535_35),
    .I0(n575_15),
    .I1(n1535_45),
    .I2(n1535_46),
    .I3(n1537_32) 
);
defparam n1535_s31.INIT=16'h0B00;
  LUT4 n1535_s32 (
    .F(n1535_36),
    .I0(n1535_47),
    .I1(ff_r44_clr[7]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1535_s32.INIT=16'h3AF3;
  LUT4 n1536_s27 (
    .F(n1536_31),
    .I0(n1536_71),
    .I1(n1536_36),
    .I2(n575_15),
    .I3(n1536_37) 
);
defparam n1536_s27.INIT=16'h0E00;
  LUT4 n1536_s28 (
    .F(n1536_32),
    .I0(n1536_38),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n190_4),
    .I3(n1536_39) 
);
defparam n1536_s28.INIT=16'h3010;
  LUT4 n1536_s29 (
    .F(n1536_33),
    .I0(n1536_40),
    .I1(n1536_41),
    .I2(n1536_61),
    .I3(n1536_43) 
);
defparam n1536_s29.INIT=16'h4F00;
  LUT4 n1536_s30 (
    .F(n1536_34),
    .I0(n1536_44),
    .I1(ff_r44_clr[6]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1536_s30.INIT=16'h3AF3;
  LUT4 n1537_s27 (
    .F(n1537_31),
    .I0(n575_15),
    .I1(n1536_36),
    .I2(n1537_35),
    .I3(n1537_36) 
);
defparam n1537_s27.INIT=16'h0100;
  LUT2 n1537_s28 (
    .F(n1537_32),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1537_s28.INIT=4'h4;
  LUT4 n1537_s29 (
    .F(n1537_33),
    .I0(n1535_41),
    .I1(n1535_43),
    .I2(n1537_49),
    .I3(n1537_38) 
);
defparam n1537_s29.INIT=16'h001F;
  LUT4 n1537_s30 (
    .F(n1537_34),
    .I0(n1537_39),
    .I1(ff_r44_clr[5]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1537_s30.INIT=16'h3AF3;
  LUT4 n1538_s27 (
    .F(n1538_31),
    .I0(ff_r46_cmr[2]),
    .I1(n1538_43),
    .I2(n1538_35),
    .I3(n1538_36) 
);
defparam n1538_s27.INIT=16'hF400;
  LUT4 n1538_s28 (
    .F(n1538_32),
    .I0(n1536_40),
    .I1(n1538_37),
    .I2(n1537_49),
    .I3(n1538_38) 
);
defparam n1538_s28.INIT=16'h001F;
  LUT4 n1538_s29 (
    .F(n1538_33),
    .I0(n1538_39),
    .I1(ff_r44_clr[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1538_s29.INIT=16'h3AF3;
  LUT4 n1539_s27 (
    .F(n1539_31),
    .I0(n1535_41),
    .I1(n1539_41),
    .I2(n1535_43),
    .I3(n1539_36) 
);
defparam n1539_s27.INIT=16'hFB00;
  LUT3 n1539_s28 (
    .F(n1539_32),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_r44_clr[3]) 
);
defparam n1539_s28.INIT=8'hD4;
  LUT4 n1539_s29 (
    .F(n1539_33),
    .I0(n1535_37),
    .I1(n1535_38),
    .I2(n1535_39),
    .I3(n1539_43) 
);
defparam n1539_s29.INIT=16'h4F00;
  LUT4 n1539_s30 (
    .F(n1539_34),
    .I0(n311_3),
    .I1(n1539_38),
    .I2(n1539_39),
    .I3(n1527_36) 
);
defparam n1539_s30.INIT=16'hA300;
  LUT4 n1540_s27 (
    .F(n1540_31),
    .I0(n1536_40),
    .I1(n1538_37),
    .I2(w_vdpcmd_vram_rdata[2]),
    .I3(n1539_41) 
);
defparam n1540_s27.INIT=16'hEE0F;
  LUT4 n1540_s28 (
    .F(n1540_32),
    .I0(n1536_39),
    .I1(n1536_38),
    .I2(n311_7),
    .I3(n1537_32) 
);
defparam n1540_s28.INIT=16'hF400;
  LUT4 n1540_s29 (
    .F(n1540_33),
    .I0(n1540_34),
    .I1(ff_r44_clr[2]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1540_s29.INIT=16'h3AF3;
  LUT4 n1541_s27 (
    .F(n1541_31),
    .I0(n1535_41),
    .I1(n1535_43),
    .I2(w_vdpcmd_vram_rdata[1]),
    .I3(n1541_33) 
);
defparam n1541_s27.INIT=16'h0FEE;
  LUT4 n1541_s28 (
    .F(n1541_32),
    .I0(ff_state[3]),
    .I1(n1541_34),
    .I2(ff_state[2]),
    .I3(ff_r44_clr[1]) 
);
defparam n1541_s28.INIT=16'h4DE0;
  LUT4 n1542_s28 (
    .F(n1542_32),
    .I0(n1538_37),
    .I1(n1536_40),
    .I2(n1541_33),
    .I3(ff_state[3]) 
);
defparam n1542_s28.INIT=16'h0E00;
  LUT4 n1542_s29 (
    .F(n1542_33),
    .I0(n1542_34),
    .I1(ff_r44_clr[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1542_s29.INIT=16'hCAFC;
  LUT2 n1543_s27 (
    .F(n1543_33),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1543_s27.INIT=4'h9;
  LUT3 n1543_s29 (
    .F(n1543_35),
    .I0(\vdp_command_processor.ff_nx_count [9]),
    .I1(n171_8),
    .I2(w_vdp_enable) 
);
defparam n1543_s29.INIT=8'h35;
  LUT4 n1543_s30 (
    .F(n1543_36),
    .I0(ff_state[3]),
    .I1(n1543_33),
    .I2(ff_nx_tmp[9]),
    .I3(n1543_38) 
);
defparam n1543_s30.INIT=16'hC77C;
  LUT4 n1544_s25 (
    .F(n1544_31),
    .I0(\vdp_command_processor.ff_nx_count [8]),
    .I1(n172_3),
    .I2(w_vdp_enable),
    .I3(n1550_37) 
);
defparam n1544_s25.INIT=16'hCA00;
  LUT4 n1544_s26 (
    .F(n1544_32),
    .I0(n1544_33),
    .I1(ff_nx_tmp[6]),
    .I2(n1543_33),
    .I3(ff_nx_tmp[8]) 
);
defparam n1544_s26.INIT=16'hB24D;
  LUT4 n1545_s25 (
    .F(n1545_31),
    .I0(\vdp_command_processor.ff_nx_count [7]),
    .I1(n173_3),
    .I2(n1543_37),
    .I3(w_vdp_enable) 
);
defparam n1545_s25.INIT=16'h0C0A;
  LUT4 n1545_s26 (
    .F(n1545_32),
    .I0(n1545_38),
    .I1(n1545_35),
    .I2(ff_nx_tmp[6]),
    .I3(n1543_33) 
);
defparam n1545_s26.INIT=16'h3FF5;
  LUT2 n1545_s27 (
    .F(n1545_33),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1545_s27.INIT=4'h1;
  LUT4 n1546_s25 (
    .F(n1546_31),
    .I0(\vdp_command_processor.ff_nx_count [6]),
    .I1(n174_3),
    .I2(w_vdp_enable),
    .I3(n1543_42) 
);
defparam n1546_s25.INIT=16'hCA00;
  LUT4 n1546_s26 (
    .F(n1546_32),
    .I0(n1545_38),
    .I1(n1545_35),
    .I2(n1543_33),
    .I3(ff_nx_tmp[6]) 
);
defparam n1546_s26.INIT=16'hC53A;
  LUT4 n1547_s25 (
    .F(n1547_31),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_34),
    .I2(ff_nx_tmp[5]),
    .I3(ff_state[2]) 
);
defparam n1547_s25.INIT=16'h7800;
  LUT4 n1547_s26 (
    .F(n1547_32),
    .I0(\vdp_command_processor.ff_nx_count [5]),
    .I1(n175_3),
    .I2(w_vdp_enable),
    .I3(n1543_42) 
);
defparam n1547_s26.INIT=16'hCA00;
  LUT3 n1547_s27 (
    .F(n1547_33),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_35),
    .I2(ff_nx_tmp[5]) 
);
defparam n1547_s27.INIT=8'h4B;
  LUT4 n1548_s25 (
    .F(n1548_31),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_34),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1548_s25.INIT=16'h6FF0;
  LUT4 n1548_s26 (
    .F(n1548_32),
    .I0(\vdp_command_processor.ff_nx_count [4]),
    .I1(n176_3),
    .I2(w_vdp_enable),
    .I3(n1543_42) 
);
defparam n1548_s26.INIT=16'hCA00;
  LUT2 n1548_s27 (
    .F(n1548_33),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_35) 
);
defparam n1548_s27.INIT=4'h9;
  LUT4 n1549_s25 (
    .F(n1549_31),
    .I0(\vdp_command_processor.ff_nx_count [3]),
    .I1(n177_3),
    .I2(n1543_37),
    .I3(w_vdp_enable) 
);
defparam n1549_s25.INIT=16'h0C0A;
  LUT4 n1549_s26 (
    .F(n1549_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(n1543_33) 
);
defparam n1549_s26.INIT=16'h7FFE;
  LUT4 n1550_s25 (
    .F(n1550_31),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(n1543_33),
    .I3(ff_nx_tmp[2]) 
);
defparam n1550_s25.INIT=16'h7E81;
  LUT3 n1550_s26 (
    .F(n1550_32),
    .I0(\vdp_command_processor.ff_nx_count [2]),
    .I1(n178_3),
    .I2(w_vdp_enable) 
);
defparam n1550_s26.INIT=8'h35;
  LUT4 n1551_s25 (
    .F(n1551_31),
    .I0(\vdp_command_processor.ff_nx_count [1]),
    .I1(n179_3),
    .I2(w_vdp_enable),
    .I3(n1550_37) 
);
defparam n1551_s25.INIT=16'hCA00;
  LUT2 n1551_s26 (
    .F(n1551_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]) 
);
defparam n1551_s26.INIT=4'h6;
  LUT3 n1552_s26 (
    .F(n1552_32),
    .I0(\vdp_command_processor.ff_nx_count [0]),
    .I1(n180_3),
    .I2(w_vdp_enable) 
);
defparam n1552_s26.INIT=8'hCA;
  LUT3 n1554_s29 (
    .F(n1554_35),
    .I0(n945_2),
    .I1(n1141_1),
    .I2(ff_state[2]) 
);
defparam n1554_s29.INIT=8'h3A;
  LUT4 n1555_s28 (
    .F(n1555_32),
    .I0(n1142_1),
    .I1(n717_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1555_s28.INIT=16'h5F30;
  LUT4 n1556_s26 (
    .F(n1556_30),
    .I0(n1556_32),
    .I1(n1556_33),
    .I2(ff_r40r41_nx[8]),
    .I3(n1543_37) 
);
defparam n1556_s26.INIT=16'hC3AA;
  LUT4 n1556_s27 (
    .F(n1556_31),
    .I0(n1143_1),
    .I1(n718_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1556_s27.INIT=16'h5F30;
  LUT4 n1557_s27 (
    .F(n1557_31),
    .I0(ff_r40r41_nx[6]),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[4]),
    .I3(n1560_30) 
);
defparam n1557_s27.INIT=16'h0100;
  LUT4 n1557_s28 (
    .F(n1557_32),
    .I0(ff_state[2]),
    .I1(n948_2),
    .I2(n1557_33),
    .I3(n1557_34) 
);
defparam n1557_s28.INIT=16'h004F;
  LUT4 n1558_s27 (
    .F(n1558_31),
    .I0(n1145_1),
    .I1(n720_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1558_s27.INIT=16'h5F30;
  LUT4 n1559_s26 (
    .F(n1559_30),
    .I0(n1559_32),
    .I1(n1559_33),
    .I2(ff_r40r41_nx[5]),
    .I3(n1543_37) 
);
defparam n1559_s26.INIT=16'hC3AA;
  LUT4 n1559_s27 (
    .F(n1559_31),
    .I0(n1146_1),
    .I1(n721_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1559_s27.INIT=16'h5F30;
  LUT4 n1560_s26 (
    .F(n1560_30),
    .I0(ff_r40r41_nx[3]),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[1]),
    .I3(ff_r40r41_nx[0]) 
);
defparam n1560_s26.INIT=16'h0001;
  LUT4 n1560_s27 (
    .F(n1560_31),
    .I0(ff_state[2]),
    .I1(n951_2),
    .I2(n1560_32),
    .I3(n1560_33) 
);
defparam n1560_s27.INIT=16'h004F;
  LUT4 n1561_s27 (
    .F(n1561_31),
    .I0(n1148_1),
    .I1(n723_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1561_s27.INIT=16'h5F30;
  LUT4 n1562_s26 (
    .F(n1562_30),
    .I0(n1562_32),
    .I1(n1562_33),
    .I2(ff_r40r41_nx[2]),
    .I3(n1543_37) 
);
defparam n1562_s26.INIT=16'hC3AA;
  LUT4 n1562_s27 (
    .F(n1562_31),
    .I0(n1149_1),
    .I1(n724_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1562_s27.INIT=16'h5F30;
  LUT4 n1563_s27 (
    .F(n1563_31),
    .I0(n1563_33),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(n1543_37) 
);
defparam n1563_s27.INIT=16'h3C55;
  LUT4 n1563_s28 (
    .F(n1563_32),
    .I0(n1150_1),
    .I1(n725_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1563_s28.INIT=16'h5F30;
  LUT3 n1575_s22 (
    .F(n1575_26),
    .I0(n958_1),
    .I1(ff_dx_tmp[8]),
    .I2(n1574_30) 
);
defparam n1575_s22.INIT=8'hCA;
  LUT3 n1576_s22 (
    .F(n1576_26),
    .I0(ff_dx_tmp[7]),
    .I1(n959_1),
    .I2(n1574_30) 
);
defparam n1576_s22.INIT=8'hAC;
  LUT3 n1577_s22 (
    .F(n1577_26),
    .I0(ff_dx_tmp[6]),
    .I1(n960_1),
    .I2(n1574_30) 
);
defparam n1577_s22.INIT=8'hAC;
  LUT3 n1578_s22 (
    .F(n1578_26),
    .I0(ff_dx_tmp[5]),
    .I1(n961_1),
    .I2(n1574_30) 
);
defparam n1578_s22.INIT=8'hAC;
  LUT3 n1579_s22 (
    .F(n1579_26),
    .I0(ff_dx_tmp[4]),
    .I1(n962_1),
    .I2(n1574_30) 
);
defparam n1579_s22.INIT=8'hAC;
  LUT3 n1580_s22 (
    .F(n1580_26),
    .I0(ff_dx_tmp[3]),
    .I1(n963_1),
    .I2(n1574_30) 
);
defparam n1580_s22.INIT=8'hAC;
  LUT3 n1581_s22 (
    .F(n1581_26),
    .I0(ff_dx_tmp[2]),
    .I1(n964_1),
    .I2(n1574_30) 
);
defparam n1581_s22.INIT=8'hAC;
  LUT3 n1582_s22 (
    .F(n1582_26),
    .I0(ff_dx_tmp[1]),
    .I1(n965_1),
    .I2(n1574_30) 
);
defparam n1582_s22.INIT=8'hAC;
  LUT3 n1583_s22 (
    .F(n1583_26),
    .I0(ff_dx_tmp[0]),
    .I1(n966_1),
    .I2(n1574_30) 
);
defparam n1583_s22.INIT=8'hAC;
  LUT3 n2255_s2 (
    .F(n2255_5),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(n3494_8) 
);
defparam n2255_s2.INIT=8'h40;
  LUT2 n2278_s2 (
    .F(n2278_5),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]) 
);
defparam n2278_s2.INIT=4'h4;
  LUT2 n2280_s2 (
    .F(n2280_5),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam n2280_s2.INIT=4'h1;
  LUT2 ff_vram_wr_req_s3 (
    .F(ff_vram_wr_req_7),
    .I0(w_vdp_enable),
    .I1(ff_r46_cmr_7_12) 
);
defparam ff_vram_wr_req_s3.INIT=4'h8;
  LUT2 ff_vram_wr_req_s4 (
    .F(ff_vram_wr_req_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_wr_req_s4.INIT=4'h4;
  LUT4 ff_r34r35_sy_9_s3 (
    .F(ff_r34r35_sy_9_7),
    .I0(ff_r34r35_sy_9_9),
    .I1(\vdp_command_processor.ff_initializing ),
    .I2(ff_r42r43_ny_9_11),
    .I3(ff_r34r35_sy_9_10) 
);
defparam ff_r34r35_sy_9_s3.INIT=16'h2000;
  LUT3 ff_r34r35_sy_9_s4 (
    .F(ff_r34r35_sy_9_8),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n2318_9) 
);
defparam ff_r34r35_sy_9_s4.INIT=8'h80;
  LUT2 ff_r34r35_sy_7_s3 (
    .F(ff_r34r35_sy_7_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam ff_r34r35_sy_7_s3.INIT=4'h4;
  LUT2 ff_r42r43_ny_9_s4 (
    .F(ff_r42r43_ny_9_8),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_r34r35_sy_9_10) 
);
defparam ff_r42r43_ny_9_s4.INIT=4'h4;
  LUT4 ff_r42r43_ny_9_s5 (
    .F(ff_r42r43_ny_9_9),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n3494_4),
    .I3(n2278_5) 
);
defparam ff_r42r43_ny_9_s5.INIT=16'h0800;
  LUT4 ff_r46_cmr_7_s6 (
    .F(ff_r46_cmr_7_8),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_4),
    .I3(ff_r34r35_sy_7_7) 
);
defparam ff_r46_cmr_7_s6.INIT=16'h0800;
  LUT2 ff_vram_rd_req_s5 (
    .F(ff_vram_rd_req_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_rd_req_s5.INIT=4'h1;
  LUT4 \vdp_command_processor.ff_initializing_s4  (
    .F(\vdp_command_processor.ff_initializing_8 ),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1545_33) 
);
defparam \vdp_command_processor.ff_initializing_s4 .INIT=16'h0E00;
  LUT4 ff_r38r39_dy_9_s5 (
    .F(ff_r38r39_dy_9_10),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(ff_r38r39_dy_9_13),
    .I2(ff_vram_wr_req_7),
    .I3(ff_r38r39_dy_9_22) 
);
defparam ff_r38r39_dy_9_s5.INIT=16'h00F8;
  LUT4 ff_r38r39_dy_7_s4 (
    .F(ff_r38r39_dy_7_9),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(ff_r38r39_dy_9_13),
    .I2(ff_vram_wr_req_7),
    .I3(ff_r38r39_dy_9_22) 
);
defparam ff_r38r39_dy_7_s4.INIT=16'h00F4;
  LUT2 ff_s8s9_sx_tmp_10_s6 (
    .F(ff_s8s9_sx_tmp_10_11),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_10_s6.INIT=4'h8;
  LUT4 ff_s8s9_sx_tmp_9_s6 (
    .F(ff_s8s9_sx_tmp_9_11),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_vram_rd_req_8),
    .I2(ff_s8s9_sx_tmp_10_11),
    .I3(ff_s8s9_sx_tmp_10_19) 
);
defparam ff_s8s9_sx_tmp_9_s6.INIT=16'h8F00;
  LUT4 ff_nx_tmp_9_s6 (
    .F(ff_nx_tmp_9_11),
    .I0(ff_nx_tmp_9_12),
    .I1(ff_state_2_15),
    .I2(ff_vram_wr_req_7),
    .I3(ff_s2_tr_9) 
);
defparam ff_nx_tmp_9_s6.INIT=16'h3010;
  LUT4 ff_vram_wdata_7_s6 (
    .F(ff_vram_wdata_7_9),
    .I0(ff_vram_wdata_7_13),
    .I1(ff_vram_wdata_7_14),
    .I2(ff_vram_wdata_7_15),
    .I3(ff_vram_wdata_7_16) 
);
defparam ff_vram_wdata_7_s6.INIT=16'h0E00;
  LUT2 ff_vram_wdata_7_s7 (
    .F(ff_vram_wdata_7_10),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_vram_wdata_7_s7.INIT=4'h4;
  LUT4 ff_vram_wdata_7_s9 (
    .F(ff_vram_wdata_7_12),
    .I0(ff_vram_wdata_7_45),
    .I1(ff_s8s9_sx_tmp_10_11),
    .I2(ff_vram_wr_req_7),
    .I3(ff_vram_wdata_7_18) 
);
defparam ff_vram_wdata_7_s9.INIT=16'hB000;
  LUT4 ff_state_1_s7 (
    .F(ff_state_1_12),
    .I0(ff_state_0_13),
    .I1(n1527_36),
    .I2(ff_state[0]),
    .I3(ff_state_2_15) 
);
defparam ff_state_1_s7.INIT=16'h00BF;
  LUT4 ff_state_1_s8 (
    .F(ff_state_1_13),
    .I0(ff_r46_cmr_7_8),
    .I1(ff_r46_cmr_7_12),
    .I2(ff_state_1_14),
    .I3(w_vdp_enable) 
);
defparam ff_state_1_s8.INIT=16'h0E00;
  LUT2 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req) 
);
defparam ff_state_0_s8.INIT=4'h9;
  LUT4 n1788_s12 (
    .F(n1788_17),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_9),
    .I2(n1788_19),
    .I3(n1545_33) 
);
defparam n1788_s12.INIT=16'hEF00;
  LUT2 n1788_s13 (
    .F(n1788_18),
    .I0(n1788_25),
    .I1(n1788_21) 
);
defparam n1788_s13.INIT=4'h4;
  LUT4 n1574_s24 (
    .F(n1574_30),
    .I0(w_current_vdp_command[5]),
    .I1(ff_r45_mm),
    .I2(ff_state[2]),
    .I3(n1574_31) 
);
defparam n1574_s24.INIT=16'h0D00;
  LUT4 n1790_s8 (
    .F(n1790_13),
    .I0(n1331_21),
    .I1(ff_vram_wdata_7_9),
    .I2(ff_state[0]),
    .I3(\vdp_command_processor.ff_initializing_8 ) 
);
defparam n1790_s8.INIT=16'hEF00;
  LUT4 n1790_s9 (
    .F(n1790_14),
    .I0(n1790_16),
    .I1(n1790_17),
    .I2(ff_state[1]),
    .I3(n1527_36) 
);
defparam n1790_s9.INIT=16'h5C00;
  LUT4 n1790_s10 (
    .F(n1790_15),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_state[1]),
    .I2(n1788_25),
    .I3(n1790_18) 
);
defparam n1790_s10.INIT=16'h004F;
  LUT4 n1789_s7 (
    .F(n1789_12),
    .I0(ff_vram_wdata_7_9),
    .I1(n1789_15),
    .I2(ff_vram_wdata_7_10),
    .I3(n1545_33) 
);
defparam n1789_s7.INIT=16'hB000;
  LUT3 n1789_s9 (
    .F(n1789_14),
    .I0(n1789_16),
    .I1(n1789_17),
    .I2(ff_state[3]) 
);
defparam n1789_s9.INIT=8'hC5;
  LUT2 n1787_s7 (
    .F(n1787_12),
    .I0(ff_state[1]),
    .I1(ff_state[3]) 
);
defparam n1787_s7.INIT=4'h8;
  LUT4 n1787_s8 (
    .F(n1787_13),
    .I0(ff_r34r35_sy_9_10),
    .I1(n1574_31),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1787_s8.INIT=16'h0ACF;
  LUT4 n1787_s9 (
    .F(n1787_14),
    .I0(n1787_15),
    .I1(ff_vram_wdata_7_9),
    .I2(ff_r38r39_dy_9_18),
    .I3(n1787_16) 
);
defparam n1787_s9.INIT=16'h1F00;
  LUT4 n1786_s2 (
    .F(n1786_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n1786_s2.INIT=16'h1000;
  LUT3 n315_s3 (
    .F(n315_8),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]) 
);
defparam n315_s3.INIT=8'hD3;
  LUT4 n1646_s4 (
    .F(n1646_9),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_4),
    .I3(n2280_5) 
);
defparam n1646_s4.INIT=16'h0800;
  LUT4 ff_r44_clr_7_s7 (
    .F(ff_r44_clr_7_12),
    .I0(n190_5),
    .I1(n315_8),
    .I2(w_vdp_enable),
    .I3(n313_5) 
);
defparam ff_r44_clr_7_s7.INIT=16'h1000;
  LUT4 ff_r44_clr_7_s8 (
    .F(ff_r44_clr_7_13),
    .I0(ff_vram_wdata_7_9),
    .I1(ff_vram_wdata_7_10),
    .I2(n1545_33),
    .I3(ff_r44_clr_7_15) 
);
defparam ff_r44_clr_7_s8.INIT=16'hBF00;
  LUT4 ff_r44_clr_7_s9 (
    .F(ff_r44_clr_7_14),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wr_req_8),
    .I2(ff_r44_clr_7_26),
    .I3(ff_r44_clr_7_17) 
);
defparam ff_r44_clr_7_s9.INIT=16'h4F00;
  LUT4 n190_s3 (
    .F(n190_6),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n190_s3.INIT=16'h0110;
  LUT4 n312_s3 (
    .F(n312_6),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(w_vdpcmd_vram_rdata[6]) 
);
defparam n312_s3.INIT=16'h1400;
  LUT4 n1806_s2 (
    .F(n1806_5),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(ff_r42r43_ny[5]) 
);
defparam n1806_s2.INIT=16'h0001;
  LUT3 n1967_s3 (
    .F(n1967_6),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1967_s3.INIT=8'hE3;
  LUT3 n1976_s4 (
    .F(n1976_7),
    .I0(n1595_22),
    .I1(\vdp_command_processor.ff_current_x [7]),
    .I2(n1967_4) 
);
defparam n1976_s4.INIT=8'h53;
  LUT3 n1982_s3 (
    .F(n1982_6),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1967_4) 
);
defparam n1982_s3.INIT=8'hAC;
  LUT2 n1527_s32 (
    .F(n1527_36),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam n1527_s32.INIT=4'h4;
  LUT2 n1527_s33 (
    .F(n1527_37),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]) 
);
defparam n1527_s33.INIT=4'h1;
  LUT4 n1535_s33 (
    .F(n1535_37),
    .I0(ff_r46_cmr[1]),
    .I1(n311_3),
    .I2(ff_r46_cmr[0]),
    .I3(n1535_62) 
);
defparam n1535_s33.INIT=16'h4F00;
  LUT4 n1535_s34 (
    .F(n1535_38),
    .I0(ff_r46_cmr[1]),
    .I1(n1535_49),
    .I2(ff_r46_cmr[2]),
    .I3(n1536_36) 
);
defparam n1535_s34.INIT=16'h0007;
  LUT4 n1535_s35 (
    .F(n1535_39),
    .I0(n1536_36),
    .I1(n1535_50),
    .I2(n311_3),
    .I3(n1535_68) 
);
defparam n1535_s35.INIT=16'hF431;
  LUT4 n1535_s37 (
    .F(n1535_41),
    .I0(n1535_52),
    .I1(n1536_36),
    .I2(n1535_53),
    .I3(n1535_54) 
);
defparam n1535_s37.INIT=16'h0100;
  LUT2 n1535_s38 (
    .F(n1535_42),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1535_s38.INIT=4'h1;
  LUT4 n1535_s39 (
    .F(n1535_43),
    .I0(n1535_50),
    .I1(n1536_36),
    .I2(n1535_55),
    .I3(n313_3) 
);
defparam n1535_s39.INIT=16'hA0FC;
  LUT4 n1535_s41 (
    .F(n1535_45),
    .I0(n1535_56),
    .I1(n1535_57),
    .I2(n1536_36),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s41.INIT=16'h030A;
  LUT4 n1535_s42 (
    .F(n1535_46),
    .I0(n575_15),
    .I1(n1536_36),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1535_s42.INIT=16'h0E04;
  LUT4 n1535_s43 (
    .F(n1535_47),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(n1535_58),
    .I2(w_vdpcmd_vram_wdata[7]),
    .I3(ff_r38r39_dy_9_11) 
);
defparam n1535_s43.INIT=16'h0777;
  LUT4 n1536_s32 (
    .F(n1536_36),
    .I0(n1536_65),
    .I1(ff_r44_clr_7_12),
    .I2(n1536_47),
    .I3(n1536_48) 
);
defparam n1536_s32.INIT=16'h0D00;
  LUT4 n1536_s33 (
    .F(n1536_37),
    .I0(n1536_36),
    .I1(n1536_69),
    .I2(ff_r46_cmr[1]),
    .I3(w_vdpcmd_vram_rdata[6]) 
);
defparam n1536_s33.INIT=16'h45BF;
  LUT4 n1536_s34 (
    .F(n1536_38),
    .I0(n312_3),
    .I1(n1536_36),
    .I2(n1536_50),
    .I3(n1535_50) 
);
defparam n1536_s34.INIT=16'hB8AB;
  LUT4 n1536_s35 (
    .F(n1536_39),
    .I0(n1536_36),
    .I1(ff_r46_cmr[1]),
    .I2(n1536_51),
    .I3(ff_r46_cmr[0]) 
);
defparam n1536_s35.INIT=16'h4100;
  LUT3 n1536_s36 (
    .F(n1536_40),
    .I0(n1536_52),
    .I1(ff_r46_cmr[2]),
    .I2(n1536_36) 
);
defparam n1536_s36.INIT=8'h02;
  LUT4 n1536_s37 (
    .F(n1536_41),
    .I0(n1536_36),
    .I1(n314_3),
    .I2(n1536_53),
    .I3(n1535_42) 
);
defparam n1536_s37.INIT=16'hC100;
  LUT4 n1536_s39 (
    .F(n1536_43),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(n190_4),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(n1537_32) 
);
defparam n1536_s39.INIT=16'hBF00;
  LUT4 n1536_s40 (
    .F(n1536_44),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(n1535_58),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(ff_r38r39_dy_9_11) 
);
defparam n1536_s40.INIT=16'h0777;
  LUT4 n1537_s31 (
    .F(n1537_35),
    .I0(n1537_45),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1537_47) 
);
defparam n1537_s31.INIT=16'hF400;
  LUT4 n1537_s32 (
    .F(n1537_36),
    .I0(ff_r46_cmr[1]),
    .I1(ff_r46_cmr[0]),
    .I2(n317_7),
    .I3(n1537_42) 
);
defparam n1537_s32.INIT=16'hC4BF;
  LUT4 n1537_s34 (
    .F(n1537_38),
    .I0(n575_15),
    .I1(n1536_36),
    .I2(n1537_43),
    .I3(w_vdpcmd_vram_rdata[5]) 
);
defparam n1537_s34.INIT=16'h004F;
  LUT4 n1537_s35 (
    .F(n1537_39),
    .I0(ff_r38r39_dy_9_11),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n1535_58) 
);
defparam n1537_s35.INIT=16'h0777;
  LUT4 n1538_s31 (
    .F(n1538_35),
    .I0(n1535_50),
    .I1(n318_7),
    .I2(ff_r46_cmr[2]),
    .I3(n1538_45) 
);
defparam n1538_s31.INIT=16'hB01F;
  LUT3 n1538_s32 (
    .F(n1538_36),
    .I0(n1538_41),
    .I1(n575_15),
    .I2(n1536_36) 
);
defparam n1538_s32.INIT=8'h01;
  LUT3 n1538_s33 (
    .F(n1538_37),
    .I0(n1536_36),
    .I1(n314_3),
    .I2(n1536_53) 
);
defparam n1538_s33.INIT=8'h3E;
  LUT4 n1538_s34 (
    .F(n1538_38),
    .I0(n575_15),
    .I1(n1536_36),
    .I2(n1537_43),
    .I3(w_vdpcmd_vram_rdata[4]) 
);
defparam n1538_s34.INIT=16'h004F;
  LUT4 n1538_s35 (
    .F(n1538_39),
    .I0(ff_r38r39_dy_9_11),
    .I1(w_vdpcmd_vram_wdata[4]),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n1535_58) 
);
defparam n1538_s35.INIT=16'h0777;
  LUT4 n1539_s32 (
    .F(n1539_36),
    .I0(n1539_41),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(n1543_33),
    .I3(n311_7) 
);
defparam n1539_s32.INIT=16'h0B00;
  LUT3 n1539_s34 (
    .F(n1539_38),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1539_s34.INIT=8'h53;
  LUT4 n1539_s35 (
    .F(n1539_39),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1539_s35.INIT=16'h1000;
  LUT3 n1540_s30 (
    .F(n1540_34),
    .I0(n312_3),
    .I1(n1540_35),
    .I2(n1539_39) 
);
defparam n1540_s30.INIT=8'h53;
  LUT3 n1541_s29 (
    .F(n1541_33),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n311_7) 
);
defparam n1541_s29.INIT=8'h70;
  LUT3 n1541_s30 (
    .F(n1541_34),
    .I0(n313_3),
    .I1(n1541_35),
    .I2(n1539_39) 
);
defparam n1541_s30.INIT=8'h53;
  LUT3 n1542_s30 (
    .F(n1542_34),
    .I0(n1542_35),
    .I1(n314_3),
    .I2(n1539_39) 
);
defparam n1542_s30.INIT=8'hCA;
  LUT2 n1543_s31 (
    .F(n1543_37),
    .I0(ff_state[0]),
    .I1(n1543_39) 
);
defparam n1543_s31.INIT=4'h4;
  LUT4 n1543_s32 (
    .F(n1543_38),
    .I0(n1545_38),
    .I1(n1545_35),
    .I2(n1543_40),
    .I3(n1543_33) 
);
defparam n1543_s32.INIT=16'h0CF5;
  LUT4 n1544_s27 (
    .F(n1544_33),
    .I0(n1545_35),
    .I1(n1545_38),
    .I2(ff_nx_tmp[6]),
    .I3(ff_nx_tmp[7]) 
);
defparam n1544_s27.INIT=16'h50FC;
  LUT3 n1545_s29 (
    .F(n1545_35),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(n1547_34) 
);
defparam n1545_s29.INIT=8'h80;
  LUT4 n1547_s28 (
    .F(n1547_34),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1547_s28.INIT=16'h8000;
  LUT4 n1547_s29 (
    .F(n1547_35),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1547_s29.INIT=16'h0001;
  LUT4 n1555_s29 (
    .F(n1555_33),
    .I0(ff_r40r41_nx[8]),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_31),
    .I3(ff_r40r41_nx[9]) 
);
defparam n1555_s29.INIT=16'h10EF;
  LUT3 n1555_s30 (
    .F(n1555_34),
    .I0(ff_r36r37_dx[8]),
    .I1(ff_r32r33_sx[8]),
    .I2(n1555_37) 
);
defparam n1555_s30.INIT=8'hAC;
  LUT3 n1556_s28 (
    .F(n1556_32),
    .I0(ff_r36r37_dx[7]),
    .I1(ff_r32r33_sx[7]),
    .I2(n1555_37) 
);
defparam n1556_s28.INIT=8'h53;
  LUT2 n1556_s29 (
    .F(n1556_33),
    .I0(ff_r40r41_nx[7]),
    .I1(n1557_31) 
);
defparam n1556_s29.INIT=4'h4;
  LUT4 n1557_s29 (
    .F(n1557_33),
    .I0(n1144_1),
    .I1(n719_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1557_s29.INIT=16'h5F30;
  LUT4 n1557_s30 (
    .F(n1557_34),
    .I0(ff_r36r37_dx[6]),
    .I1(ff_r32r33_sx[6]),
    .I2(n1555_37),
    .I3(n1550_37) 
);
defparam n1557_s30.INIT=16'h5300;
  LUT4 n1558_s28 (
    .F(n1558_32),
    .I0(ff_r40r41_nx[5]),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_30),
    .I3(ff_r40r41_nx[6]) 
);
defparam n1558_s28.INIT=16'h10EF;
  LUT3 n1558_s29 (
    .F(n1558_33),
    .I0(ff_r36r37_dx[5]),
    .I1(ff_r32r33_sx[5]),
    .I2(n1555_37) 
);
defparam n1558_s29.INIT=8'hAC;
  LUT3 n1559_s28 (
    .F(n1559_32),
    .I0(ff_r36r37_dx[4]),
    .I1(ff_r32r33_sx[4]),
    .I2(n1555_37) 
);
defparam n1559_s28.INIT=8'h53;
  LUT2 n1559_s29 (
    .F(n1559_33),
    .I0(ff_r40r41_nx[4]),
    .I1(n1560_30) 
);
defparam n1559_s29.INIT=4'h4;
  LUT4 n1560_s28 (
    .F(n1560_32),
    .I0(n1147_1),
    .I1(n722_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1560_s28.INIT=16'h5F30;
  LUT4 n1560_s29 (
    .F(n1560_33),
    .I0(ff_r36r37_dx[3]),
    .I1(ff_r32r33_sx[3]),
    .I2(n1555_37),
    .I3(n1550_37) 
);
defparam n1560_s29.INIT=16'h5300;
  LUT4 n1561_s28 (
    .F(n1561_32),
    .I0(ff_r40r41_nx[2]),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(ff_r40r41_nx[3]) 
);
defparam n1561_s28.INIT=16'h01FE;
  LUT3 n1561_s29 (
    .F(n1561_33),
    .I0(ff_r36r37_dx[2]),
    .I1(ff_r32r33_sx[2]),
    .I2(n1555_37) 
);
defparam n1561_s29.INIT=8'hAC;
  LUT3 n1562_s28 (
    .F(n1562_32),
    .I0(ff_r36r37_dx[1]),
    .I1(ff_r32r33_sx[1]),
    .I2(n1555_37) 
);
defparam n1562_s28.INIT=8'h53;
  LUT2 n1562_s29 (
    .F(n1562_33),
    .I0(ff_r40r41_nx[1]),
    .I1(ff_r40r41_nx[0]) 
);
defparam n1562_s29.INIT=4'h1;
  LUT3 n1563_s29 (
    .F(n1563_33),
    .I0(ff_r36r37_dx[0]),
    .I1(ff_r32r33_sx[0]),
    .I2(n1555_37) 
);
defparam n1563_s29.INIT=8'hAC;
  LUT2 ff_r34r35_sy_9_s5 (
    .F(ff_r34r35_sy_9_9),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s5.INIT=4'h6;
  LUT4 ff_r34r35_sy_9_s6 (
    .F(ff_r34r35_sy_9_10),
    .I0(ff_vram_wdata_7_14),
    .I1(ff_vram_wdata_7_13),
    .I2(ff_r34r35_sy_9_11),
    .I3(ff_r34r35_sy_9_12) 
);
defparam ff_r34r35_sy_9_s6.INIT=16'hEEE0;
  LUT4 ff_s2_tr_s5 (
    .F(ff_s2_tr_9),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_r38r39_dy_9_11),
    .I3(ff_s2_tr_10) 
);
defparam ff_s2_tr_s5.INIT=16'h4000;
  LUT4 ff_r38r39_dy_9_s6 (
    .F(ff_r38r39_dy_9_11),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_r38r39_dy_9_s6.INIT=16'h1000;
  LUT4 ff_r38r39_dy_9_s8 (
    .F(ff_r38r39_dy_9_13),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(n3494_8) 
);
defparam ff_r38r39_dy_9_s8.INIT=16'h4000;
  LUT4 ff_s8s9_sx_tmp_10_s8 (
    .F(ff_s8s9_sx_tmp_10_13),
    .I0(ff_s8s9_sx_tmp_10_14),
    .I1(ff_s8s9_sx_tmp_10_15),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_10_s8.INIT=16'hFAC3;
  LUT4 ff_dx_tmp_9_s7 (
    .F(ff_dx_tmp_9_12),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_r45_mm),
    .I2(ff_s8s9_sx_tmp_10_11),
    .I3(ff_vram_rd_req_8) 
);
defparam ff_dx_tmp_9_s7.INIT=16'h8000;
  LUT4 ff_dx_tmp_9_s8 (
    .F(ff_dx_tmp_9_13),
    .I0(n1413_8),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1537_32) 
);
defparam ff_dx_tmp_9_s8.INIT=16'h8000;
  LUT4 ff_nx_tmp_9_s7 (
    .F(ff_nx_tmp_9_12),
    .I0(n1413_8),
    .I1(n1574_31),
    .I2(ff_nx_tmp_9_13),
    .I3(ff_state[1]) 
);
defparam ff_nx_tmp_9_s7.INIT=16'hDFF0;
  LUT4 ff_vram_wdata_7_s10 (
    .F(ff_vram_wdata_7_13),
    .I0(ff_vram_wdata_7_19),
    .I1(ff_vram_wdata_7_20),
    .I2(ff_vram_wdata_7_21),
    .I3(ff_vram_wdata_7_22) 
);
defparam ff_vram_wdata_7_s10.INIT=16'h004F;
  LUT4 ff_vram_wdata_7_s11 (
    .F(ff_vram_wdata_7_14),
    .I0(ff_vram_wdata_7_23),
    .I1(ff_vram_wdata_7_24),
    .I2(w_vdp_mode_is_highres),
    .I3(w_vdp_enable) 
);
defparam ff_vram_wdata_7_s11.INIT=16'h5322;
  LUT4 ff_vram_wdata_7_s12 (
    .F(ff_vram_wdata_7_15),
    .I0(ff_vram_wdata_7_25),
    .I1(ff_vram_wdata_7_26),
    .I2(ff_r45_diy),
    .I3(ff_vram_wdata_7_27) 
);
defparam ff_vram_wdata_7_s12.INIT=16'h001F;
  LUT4 ff_vram_wdata_7_s13 (
    .F(ff_vram_wdata_7_16),
    .I0(n1555_37),
    .I1(ff_vram_wdata_7_28),
    .I2(ff_r34r35_sy_9_12),
    .I3(\vdp_command_processor.ff_initializing ) 
);
defparam ff_vram_wdata_7_s13.INIT=16'h00F1;
  LUT4 ff_vram_wdata_7_s15 (
    .F(ff_vram_wdata_7_18),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_29),
    .I2(n1545_33),
    .I3(ff_vram_wdata_7_43) 
);
defparam ff_vram_wdata_7_s15.INIT=16'h00BF;
  LUT4 ff_state_1_s9 (
    .F(ff_state_1_14),
    .I0(ff_state_1_15),
    .I1(ff_state[2]),
    .I2(n3494_4),
    .I3(ff_state[1]) 
);
defparam ff_state_1_s9.INIT=16'h1000;
  LUT4 n1788_s14 (
    .F(n1788_19),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1788_s14.INIT=16'hD388;
  LUT4 n1788_s16 (
    .F(n1788_21),
    .I0(n1574_31),
    .I1(ff_state[2]),
    .I2(n1788_23),
    .I3(ff_state[3]) 
);
defparam n1788_s16.INIT=16'hFD3F;
  LUT3 n1574_s25 (
    .F(n1574_31),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]) 
);
defparam n1574_s25.INIT=8'h40;
  LUT3 n1790_s11 (
    .F(n1790_16),
    .I0(ff_r45_eq),
    .I1(n709_3),
    .I2(ff_state[0]) 
);
defparam n1790_s11.INIT=8'h60;
  LUT4 n1790_s12 (
    .F(n1790_17),
    .I0(w_current_vdp_command[5]),
    .I1(n1790_19),
    .I2(ff_r38r39_dy_9_11),
    .I3(ff_state[0]) 
);
defparam n1790_s12.INIT=16'hF0BB;
  LUT4 n1790_s13 (
    .F(n1790_18),
    .I0(n1543_39),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1537_32) 
);
defparam n1790_s13.INIT=16'h4F00;
  LUT4 n1789_s10 (
    .F(n1789_15),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1789_s10.INIT=16'h63F0;
  LUT4 n1789_s11 (
    .F(n1789_16),
    .I0(w_current_vdp_command[6]),
    .I1(ff_state[2]),
    .I2(n1789_18),
    .I3(ff_state[1]) 
);
defparam n1789_s11.INIT=16'h133F;
  LUT4 n1789_s12 (
    .F(n1789_17),
    .I0(n1788_22),
    .I1(n1789_19),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1789_s12.INIT=16'hA38C;
  LUT4 n1787_s10 (
    .F(n1787_15),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[7]),
    .I3(n1790_19) 
);
defparam n1787_s10.INIT=16'h001F;
  LUT4 n1787_s11 (
    .F(n1787_16),
    .I0(ff_state[1]),
    .I1(ff_r38r39_dy_9_11),
    .I2(n1787_17),
    .I3(ff_state[3]) 
);
defparam n1787_s11.INIT=16'h004F;
  LUT4 ff_r44_clr_7_s10 (
    .F(ff_r44_clr_7_15),
    .I0(n3494_4),
    .I1(ff_s8s9_sx_tmp_10_11),
    .I2(ff_s2_tr_9),
    .I3(ff_r44_clr_7_22) 
);
defparam ff_r44_clr_7_s10.INIT=16'h0002;
  LUT3 ff_r44_clr_7_s12 (
    .F(ff_r44_clr_7_17),
    .I0(n1646_9),
    .I1(ff_r46_cmr_7_12),
    .I2(w_vdp_enable) 
);
defparam ff_r44_clr_7_s12.INIT=8'hE0;
  LUT4 n1535_s45 (
    .F(n1535_49),
    .I0(w_vdpcmd_vram_rdata[3]),
    .I1(n311_7),
    .I2(n311_5),
    .I3(n1535_62) 
);
defparam n1535_s45.INIT=16'h0DF2;
  LUT2 n1535_s46 (
    .F(n1535_50),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]) 
);
defparam n1535_s46.INIT=4'h1;
  LUT4 n1535_s48 (
    .F(n1535_52),
    .I0(n313_3),
    .I1(ff_r46_cmr[1]),
    .I2(w_vdpcmd_vram_wdata[1]),
    .I3(n225_6) 
);
defparam n1535_s48.INIT=16'h4000;
  LUT4 n1535_s49 (
    .F(n1535_53),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(n225_6),
    .I2(ff_r46_cmr[1]),
    .I3(n313_3) 
);
defparam n1535_s49.INIT=16'h7800;
  LUT4 n1535_s50 (
    .F(n1535_54),
    .I0(ff_r46_cmr[0]),
    .I1(w_vdpcmd_vram_wdata[1]),
    .I2(n225_6),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s50.INIT=16'h00BF;
  LUT4 n1535_s51 (
    .F(n1535_55),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(n225_6),
    .I2(n1535_50),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s51.INIT=16'h8F00;
  LUT4 n1535_s52 (
    .F(n1535_56),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n315_10),
    .I3(n1535_66) 
);
defparam n1535_s52.INIT=16'h823F;
  LUT4 n1535_s53 (
    .F(n1535_57),
    .I0(n1527_37),
    .I1(w_vdpcmd_vram_wdata[7]),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n1535_50) 
);
defparam n1535_s53.INIT=16'hBBF0;
  LUT3 n1535_s54 (
    .F(n1535_58),
    .I0(n1539_39),
    .I1(n575_15),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1535_s54.INIT=8'h07;
  LUT4 n1536_s41 (
    .F(n1536_45),
    .I0(ff_r46_cmr[1]),
    .I1(n1536_63),
    .I2(ff_r46_cmr[2]),
    .I3(ff_r46_cmr[0]) 
);
defparam n1536_s41.INIT=16'h54E3;
  LUT3 n1536_s43 (
    .F(n1536_47),
    .I0(n1536_56),
    .I1(w_vdp_mode_is_highres),
    .I2(n1536_57) 
);
defparam n1536_s43.INIT=8'h70;
  LUT4 n1536_s44 (
    .F(n1536_48),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(n225_6),
    .I3(ff_r46_cmr[3]) 
);
defparam n1536_s44.INIT=16'h1F00;
  LUT4 n1536_s46 (
    .F(n1536_50),
    .I0(n1535_59),
    .I1(w_vdpcmd_vram_wdata[2]),
    .I2(ff_r46_cmr[2]),
    .I3(n1535_50) 
);
defparam n1536_s46.INIT=16'hB4FB;
  LUT4 n1536_s47 (
    .F(n1536_51),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(n312_4),
    .I2(n312_5),
    .I3(n1536_58) 
);
defparam n1536_s47.INIT=16'h008F;
  LUT4 n1536_s48 (
    .F(n1536_52),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n314_3),
    .I3(n1536_67) 
);
defparam n1536_s48.INIT=16'h823F;
  LUT4 n1536_s49 (
    .F(n1536_53),
    .I0(ff_r46_cmr[2]),
    .I1(n1536_67),
    .I2(n1535_50),
    .I3(n314_3) 
);
defparam n1536_s49.INIT=16'h7F8A;
  LUT4 n1537_s38 (
    .F(n1537_42),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n1537_45),
    .I3(ff_r46_cmr[2]) 
);
defparam n1537_s38.INIT=16'h23D2;
  LUT4 n1537_s39 (
    .F(n1537_43),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(n228_7),
    .I2(n190_4),
    .I3(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1537_s39.INIT=16'h0733;
  LUT4 n1538_s37 (
    .F(n1538_41),
    .I0(ff_r46_cmr[2]),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(n1538_45),
    .I3(ff_r46_cmr[1]) 
);
defparam n1538_s37.INIT=16'h1400;
  LUT3 n1540_s31 (
    .F(n1540_35),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1540_s31.INIT=8'hAC;
  LUT3 n1541_s31 (
    .F(n1541_35),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1541_s31.INIT=8'hAC;
  LUT3 n1542_s31 (
    .F(n1542_35),
    .I0(w_vdpcmd_vram_rdata[0]),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1542_s31.INIT=8'hCA;
  LUT4 n1543_s33 (
    .F(n1543_39),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1543_s33.INIT=16'h4000;
  LUT4 n1543_s34 (
    .F(n1543_40),
    .I0(n1543_33),
    .I1(ff_nx_tmp[6]),
    .I2(ff_nx_tmp[7]),
    .I3(ff_nx_tmp[8]) 
);
defparam n1543_s34.INIT=16'h7FFE;
  LUT2 n1545_s30 (
    .F(n1545_36),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]) 
);
defparam n1545_s30.INIT=4'h1;
  LUT2 ff_r34r35_sy_9_s7 (
    .F(ff_r34r35_sy_9_11),
    .I0(n1555_37),
    .I1(ff_vram_wdata_7_28) 
);
defparam ff_r34r35_sy_9_s7.INIT=4'h1;
  LUT4 ff_r34r35_sy_9_s8 (
    .F(ff_r34r35_sy_9_12),
    .I0(ff_r34r35_sy_9_13),
    .I1(ff_r34r35_sy_9_14),
    .I2(w_vdp_mode_is_highres),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s8.INIT=16'h5322;
  LUT3 ff_s2_tr_s6 (
    .F(ff_s2_tr_10),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(ff_state[0]) 
);
defparam ff_s2_tr_s6.INIT=8'h90;
  LUT4 ff_r38r39_dy_9_s10 (
    .F(ff_r38r39_dy_9_15),
    .I0(ff_s8s9_sx_tmp_10_14),
    .I1(ff_r38r39_dy_9_20),
    .I2(ff_state[2]),
    .I3(ff_r45_mm) 
);
defparam ff_r38r39_dy_9_s10.INIT=16'hF53F;
  LUT4 ff_s8s9_sx_tmp_10_s9 (
    .F(ff_s8s9_sx_tmp_10_14),
    .I0(n1413_8),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1543_39) 
);
defparam ff_s8s9_sx_tmp_10_s9.INIT=16'h8000;
  LUT4 ff_s8s9_sx_tmp_10_s10 (
    .F(ff_s8s9_sx_tmp_10_15),
    .I0(n1790_16),
    .I1(ff_state[1]),
    .I2(ff_s2_tr_10),
    .I3(ff_state[2]) 
);
defparam ff_s8s9_sx_tmp_10_s10.INIT=16'hB0CC;
  LUT4 ff_nx_tmp_9_s8 (
    .F(ff_nx_tmp_9_13),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam ff_nx_tmp_9_s8.INIT=16'h3544;
  LUT4 ff_vram_wdata_7_s16 (
    .F(ff_vram_wdata_7_19),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_dx_tmp[9]),
    .I3(w_vdp_enable) 
);
defparam ff_vram_wdata_7_s16.INIT=16'h0C0A;
  LUT4 ff_vram_wdata_7_s17 (
    .F(ff_vram_wdata_7_20),
    .I0(w_vdp_mode_is_highres),
    .I1(w_vdp_enable),
    .I2(ff_r34r35_sy_9_14),
    .I3(ff_r38r39_dy_9_11) 
);
defparam ff_vram_wdata_7_s17.INIT=16'h008F;
  LUT4 ff_vram_wdata_7_s18 (
    .F(ff_vram_wdata_7_21),
    .I0(n1547_35),
    .I1(n1545_36),
    .I2(w_current_vdp_command[7]),
    .I3(ff_vram_wdata_7_31) 
);
defparam ff_vram_wdata_7_s18.INIT=16'h70F0;
  LUT4 ff_vram_wdata_7_s19 (
    .F(ff_vram_wdata_7_22),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[5]) 
);
defparam ff_vram_wdata_7_s19.INIT=16'h1000;
  LUT3 ff_vram_wdata_7_s20 (
    .F(ff_vram_wdata_7_23),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_enable),
    .I2(ff_s8s9_sx_tmp[9]) 
);
defparam ff_vram_wdata_7_s20.INIT=8'h3D;
  LUT3 ff_vram_wdata_7_s21 (
    .F(ff_vram_wdata_7_24),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_enable),
    .I2(ff_s8s9_sx_tmp[8]) 
);
defparam ff_vram_wdata_7_s21.INIT=8'h0E;
  LUT4 ff_vram_wdata_7_s22 (
    .F(ff_vram_wdata_7_25),
    .I0(ff_r38r39_dy_9_11),
    .I1(ff_vram_wdata_7_32),
    .I2(ff_vram_wdata_7_33),
    .I3(ff_vram_wdata_7_34) 
);
defparam ff_vram_wdata_7_s22.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s23 (
    .F(ff_vram_wdata_7_26),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_vram_wdata_7_35),
    .I2(ff_vram_wdata_7_36),
    .I3(ff_vram_wdata_7_37) 
);
defparam ff_vram_wdata_7_s23.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s24 (
    .F(ff_vram_wdata_7_27),
    .I0(ff_r42r43_ny[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_vram_wdata_7_38),
    .I3(n1806_5) 
);
defparam ff_vram_wdata_7_s24.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s25 (
    .F(ff_vram_wdata_7_28),
    .I0(n1547_35),
    .I1(n1545_36),
    .I2(ff_vram_wdata_7_31),
    .I3(ff_vram_wdata_7_39) 
);
defparam ff_vram_wdata_7_s25.INIT=16'h7F00;
  LUT4 ff_vram_wdata_7_s26 (
    .F(ff_vram_wdata_7_29),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_vram_wdata_7_s26.INIT=16'hFA3F;
  LUT4 ff_state_1_s10 (
    .F(ff_state_1_15),
    .I0(ff_state[0]),
    .I1(n1413_8),
    .I2(ff_s2_tr),
    .I3(ff_state[3]) 
);
defparam ff_state_1_s10.INIT=16'hDD0F;
  LUT3 n1788_s17 (
    .F(n1788_22),
    .I0(ff_r34r35_sy_9_12),
    .I1(n1234_3),
    .I2(ff_state[1]) 
);
defparam n1788_s17.INIT=8'h0B;
  LUT4 n1788_s18 (
    .F(n1788_23),
    .I0(ff_state_0_13),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1788_s18.INIT=16'h3AF3;
  LUT3 n1790_s14 (
    .F(n1790_19),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[6]) 
);
defparam n1790_s14.INIT=8'h10;
  LUT4 n1789_s13 (
    .F(n1789_18),
    .I0(n1790_19),
    .I1(n1789_20),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1789_s13.INIT=16'h0CFA;
  LUT4 n1789_s14 (
    .F(n1789_19),
    .I0(n1789_23),
    .I1(ff_state_0_13),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1789_s14.INIT=16'h5F30;
  LUT4 n1787_s12 (
    .F(n1787_17),
    .I0(ff_state_0_13),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1787_s12.INIT=16'hAC30;
  LUT2 n1535_s55 (
    .F(n1535_59),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [3]) 
);
defparam n1535_s55.INIT=4'h1;
  LUT4 n1536_s51 (
    .F(n1536_55),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(w_vdpcmd_vram_wdata[7]) 
);
defparam n1536_s51.INIT=16'h0001;
  LUT4 n1536_s52 (
    .F(n1536_56),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_enable) 
);
defparam n1536_s52.INIT=16'h0700;
  LUT4 n1536_s53 (
    .F(n1536_57),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(w_vdpcmd_vram_wdata[3]),
    .I2(w_vdp_enable),
    .I3(\vdp_command_processor.ff_col_mask [3]) 
);
defparam n1536_s53.INIT=16'hEEE0;
  LUT4 n1536_s54 (
    .F(n1536_58),
    .I0(n1535_59),
    .I1(w_vdpcmd_vram_wdata[2]),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s54.INIT=16'hF0BB;
  LUT3 ff_r34r35_sy_9_s9 (
    .F(ff_r34r35_sy_9_13),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_enable),
    .I2(ff_dx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s9.INIT=8'h3D;
  LUT3 ff_r34r35_sy_9_s10 (
    .F(ff_r34r35_sy_9_14),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_enable),
    .I2(ff_dx_tmp[8]) 
);
defparam ff_r34r35_sy_9_s10.INIT=8'h0E;
  LUT4 ff_vram_wdata_7_s28 (
    .F(ff_vram_wdata_7_31),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(ff_nx_tmp[8]),
    .I3(ff_nx_tmp[9]) 
);
defparam ff_vram_wdata_7_s28.INIT=16'h0001;
  LUT2 ff_vram_wdata_7_s29 (
    .F(ff_vram_wdata_7_32),
    .I0(ff_r38r39_dy[0]),
    .I1(ff_r38r39_dy[1]) 
);
defparam ff_vram_wdata_7_s29.INIT=4'h1;
  LUT4 ff_vram_wdata_7_s30 (
    .F(ff_vram_wdata_7_33),
    .I0(ff_r38r39_dy[6]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_r38r39_dy[8]),
    .I3(ff_r38r39_dy[9]) 
);
defparam ff_vram_wdata_7_s30.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s31 (
    .F(ff_vram_wdata_7_34),
    .I0(ff_r38r39_dy[2]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_r38r39_dy[4]),
    .I3(ff_r38r39_dy[5]) 
);
defparam ff_vram_wdata_7_s31.INIT=16'h0001;
  LUT3 ff_vram_wdata_7_s32 (
    .F(ff_vram_wdata_7_35),
    .I0(ff_r34r35_sy[1]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]) 
);
defparam ff_vram_wdata_7_s32.INIT=8'h14;
  LUT4 ff_vram_wdata_7_s33 (
    .F(ff_vram_wdata_7_36),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r34r35_sy[3]),
    .I2(ff_r34r35_sy[4]),
    .I3(ff_r34r35_sy[5]) 
);
defparam ff_vram_wdata_7_s33.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s34 (
    .F(ff_vram_wdata_7_37),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r34r35_sy[7]),
    .I2(ff_r34r35_sy[8]),
    .I3(ff_r34r35_sy[9]) 
);
defparam ff_vram_wdata_7_s34.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s35 (
    .F(ff_vram_wdata_7_38),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[7]),
    .I2(ff_r42r43_ny[8]),
    .I3(ff_r42r43_ny[9]) 
);
defparam ff_vram_wdata_7_s35.INIT=16'h0001;
  LUT3 ff_vram_wdata_7_s36 (
    .F(ff_vram_wdata_7_39),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[7]) 
);
defparam ff_vram_wdata_7_s36.INIT=8'h90;
  LUT2 n1789_s15 (
    .F(n1789_20),
    .I0(n1539_39),
    .I1(ff_r38r39_dy_9_11) 
);
defparam n1789_s15.INIT=4'h1;
  LUT4 ff_state_0_s10 (
    .F(ff_state_0_16),
    .I0(ff_vram_rd_req_8),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n1543_33) 
);
defparam ff_state_0_s10.INIT=16'h0015;
  LUT4 ff_r42r43_ny_7_s4 (
    .F(ff_r42r43_ny_7_9),
    .I0(n3494_4),
    .I1(n2278_5),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(w_vdpcmd_reg_num[1]) 
);
defparam ff_r42r43_ny_7_s4.INIT=16'h0400;
  LUT3 n1535_s57 (
    .F(n1535_62),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [3]),
    .I2(w_vdpcmd_vram_wdata[3]) 
);
defparam n1535_s57.INIT=8'hE0;
  LUT3 n1545_s31 (
    .F(n1545_38),
    .I0(n1547_35),
    .I1(ff_nx_tmp[4]),
    .I2(ff_nx_tmp[5]) 
);
defparam n1545_s31.INIT=8'h02;
  LUT4 n1536_s56 (
    .F(n1536_61),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n228_7) 
);
defparam n1536_s56.INIT=16'h1F00;
  LUT4 n1535_s58 (
    .F(n1535_64),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n228_7) 
);
defparam n1535_s58.INIT=16'h1F00;
  LUT4 n2280_s3 (
    .F(n2280_7),
    .I0(n3494_8),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[3]),
    .I3(n2280_5) 
);
defparam n2280_s3.INIT=16'h2000;
  LUT3 n2278_s3 (
    .F(n2278_7),
    .I0(n2255_5),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[3]) 
);
defparam n2278_s3.INIT=8'h20;
  LUT4 n2318_s3 (
    .F(n2318_7),
    .I0(w_vdp_enable),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(n2318_9) 
);
defparam n2318_s3.INIT=16'h0200;
  LUT4 n1538_s38 (
    .F(n1538_43),
    .I0(n575_15),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[0]) 
);
defparam n1538_s38.INIT=16'hFB00;
  LUT4 n1789_s17 (
    .F(n1789_23),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1789_s17.INIT=16'h1000;
  LUT4 ff_r44_clr_7_s15 (
    .F(ff_r44_clr_7_22),
    .I0(ff_state_0_13),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_r44_clr_7_s15.INIT=16'h0800;
  LUT4 n1789_s18 (
    .F(n1789_25),
    .I0(ff_s8s9_sx_tmp_10_11),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_r34r35_sy_9_10) 
);
defparam n1789_s18.INIT=16'h2000;
  LUT4 ff_vram_wdata_7_s37 (
    .F(ff_vram_wdata_7_41),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_s2_tr),
    .I3(n1545_33) 
);
defparam ff_vram_wdata_7_s37.INIT=16'hFB00;
  LUT4 ff_s2_tr_s7 (
    .F(ff_s2_tr_12),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_s2_tr_9) 
);
defparam ff_s2_tr_s7.INIT=16'h00FB;
  LUT4 ff_vram_wr_req_s5 (
    .F(ff_vram_wr_req_10),
    .I0(n1537_32),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_wr_req_s5.INIT=16'h0800;
  LUT3 n1810_s2 (
    .F(n1810_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]) 
);
defparam n1810_s2.INIT=8'h01;
  LUT4 n1809_s2 (
    .F(n1809_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[0]),
    .I3(ff_r42r43_ny[1]) 
);
defparam n1809_s2.INIT=16'h0001;
  LUT3 n1807_s2 (
    .F(n1807_6),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]),
    .I2(n1806_5) 
);
defparam n1807_s2.INIT=8'h10;
  LUT4 n1806_s3 (
    .F(n1806_7),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n1806_5) 
);
defparam n1806_s3.INIT=16'h0100;
  LUT4 ff_vram_wdata_7_s38 (
    .F(ff_vram_wdata_7_43),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state_0_13),
    .I3(n1543_33) 
);
defparam ff_vram_wdata_7_s38.INIT=16'h00BF;
  LUT4 ff_vram_wdata_7_s39 (
    .F(ff_vram_wdata_7_45),
    .I0(ff_r34r35_sy_9_12),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1234_3) 
);
defparam ff_vram_wdata_7_s39.INIT=16'h1000;
  LUT3 ff_r38r39_dy_9_s12 (
    .F(ff_r38r39_dy_9_18),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_r38r39_dy_9_s12.INIT=8'h10;
  LUT4 ff_r42r43_ny_9_s6 (
    .F(ff_r42r43_ny_9_11),
    .I0(ff_r46_cmr_7_12),
    .I1(n1545_33),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r42r43_ny_9_s6.INIT=16'h0800;
  LUT3 n1536_s57 (
    .F(n1536_63),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]),
    .I2(w_vdpcmd_vram_wdata[6]) 
);
defparam n1536_s57.INIT=8'hE0;
  LUT3 n1535_s59 (
    .F(n1535_66),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]),
    .I2(w_vdpcmd_vram_wdata[7]) 
);
defparam n1535_s59.INIT=8'hE0;
  LUT3 n1538_s39 (
    .F(n1538_45),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]),
    .I2(w_vdpcmd_vram_wdata[4]) 
);
defparam n1538_s39.INIT=8'hE0;
  LUT3 n1537_s40 (
    .F(n1537_45),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]),
    .I2(w_vdpcmd_vram_wdata[5]) 
);
defparam n1537_s40.INIT=8'hE0;
  LUT3 n1536_s58 (
    .F(n1536_65),
    .I0(n1536_55),
    .I1(w_vdp_enable),
    .I2(\vdp_command_processor.ff_col_mask [7]) 
);
defparam n1536_s58.INIT=8'h54;
  LUT4 n1527_s35 (
    .F(n1527_41),
    .I0(ff_r44_clr_7_12),
    .I1(w_vdp_enable),
    .I2(\vdp_command_processor.ff_col_mask [7]),
    .I3(ff_s2_ce) 
);
defparam n1527_s35.INIT=16'hAB00;
  LUT4 n1788_s19 (
    .F(n1788_25),
    .I0(n1788_22),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1788_s19.INIT=16'hB000;
  LUT4 ff_r46_cmr_7_s7 (
    .F(ff_r46_cmr_7_10),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_r46_cmr_7_s7.INIT=16'h8000;
  LUT4 ff_s8s9_sx_tmp_10_s11 (
    .F(ff_s8s9_sx_tmp_10_17),
    .I0(ff_vram_rd_req_8),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_s8s9_sx_tmp_10_19) 
);
defparam ff_s8s9_sx_tmp_10_s11.INIT=16'hBF00;
  LUT3 ff_r38r39_dy_9_s13 (
    .F(ff_r38r39_dy_9_20),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_r38r39_dy_9_s13.INIT=8'h02;
  LUT4 ff_vdpcmd_start_s4 (
    .F(ff_vdpcmd_start_9),
    .I0(ff_r46_cmr_7_12),
    .I1(n1545_33),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vdpcmd_start_s4.INIT=16'h0008;
  LUT4 ff_vram_rd_req_s6 (
    .F(ff_vram_rd_req_10),
    .I0(n1543_33),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_rd_req_s6.INIT=16'h0004;
  LUT4 n1555_s32 (
    .F(n1555_37),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1555_s32.INIT=16'h4000;
  LUT4 n189_s2 (
    .F(n189_8),
    .I0(n228_7),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(ff_r45_dix) 
);
defparam n189_s2.INIT=16'hFF80;
  LUT4 n196_s3 (
    .F(n196_9),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n196_s3.INIT=16'hEAFF;
  LUT3 n191_s2 (
    .F(n191_8),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n575_15) 
);
defparam n191_s2.INIT=8'h7F;
  LUT4 n192_s3 (
    .F(n192_9),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n315_8),
    .I3(n313_5) 
);
defparam n192_s3.INIT=16'hF8FF;
  LUT4 n1542_s32 (
    .F(n1542_37),
    .I0(w_vdpcmd_vram_rdata[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1541_33) 
);
defparam n1542_s32.INIT=16'h1000;
  LUT3 n1536_s59 (
    .F(n1536_67),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1536_s59.INIT=8'hA8;
  LUT3 n1533_s26 (
    .F(n1533_31),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(ff_s2_ce) 
);
defparam n1533_s26.INIT=8'h10;
  LUT3 n1537_s41 (
    .F(n1537_47),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(w_vdpcmd_vram_rdata[5]) 
);
defparam n1537_s41.INIT=8'hE0;
  LUT4 n1535_s60 (
    .F(n1535_68),
    .I0(n1535_62),
    .I1(ff_r46_cmr[2]),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s60.INIT=16'hCCC7;
  LUT3 n311_s3 (
    .F(n311_7),
    .I0(n312_4),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]) 
);
defparam n311_s3.INIT=8'h01;
  LUT4 n315_s4 (
    .F(n315_10),
    .I0(n315_8),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[7]) 
);
defparam n315_s4.INIT=16'hFE00;
  LUT4 n1561_s30 (
    .F(n1561_35),
    .I0(n1561_32),
    .I1(n1561_33),
    .I2(ff_state[0]),
    .I3(n1543_39) 
);
defparam n1561_s30.INIT=16'h3A33;
  LUT4 n1558_s30 (
    .F(n1558_35),
    .I0(n1558_32),
    .I1(n1558_33),
    .I2(ff_state[0]),
    .I3(n1543_39) 
);
defparam n1558_s30.INIT=16'h3A33;
  LUT4 n1555_s33 (
    .F(n1555_39),
    .I0(n1555_33),
    .I1(n1555_34),
    .I2(ff_state[0]),
    .I3(n1543_39) 
);
defparam n1555_s33.INIT=16'h3A33;
  LUT3 n1543_s35 (
    .F(n1543_42),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(n1543_39) 
);
defparam n1543_s35.INIT=8'h45;
  LUT4 n2632_s3 (
    .F(n2632_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n2632_s3.INIT=16'hFEFF;
  LUT4 n172_s3 (
    .F(n172_8),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(reg_r0_disp_mode[1]),
    .I3(n190_6) 
);
defparam n172_s3.INIT=16'h8000;
  LUT4 n1539_s36 (
    .F(n1539_41),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(n190_6),
    .I3(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1539_s36.INIT=16'h1500;
  LUT3 n1535_s61 (
    .F(n1535_70),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(n190_6) 
);
defparam n1535_s61.INIT=8'h40;
  LUT4 n1982_s4 (
    .F(n1982_8),
    .I0(n1982_4),
    .I1(reg_r0_disp_mode[1]),
    .I2(n190_6),
    .I3(n1982_5) 
);
defparam n1982_s4.INIT=16'h40FF;
  LUT4 n1981_s3 (
    .F(n1981_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(n190_6),
    .I2(n1981_4),
    .I3(n1981_5) 
);
defparam n1981_s3.INIT=16'h08FF;
  LUT4 n1980_s3 (
    .F(n1980_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(n190_6),
    .I2(n1980_4),
    .I3(n1980_5) 
);
defparam n1980_s3.INIT=16'h08FF;
  LUT4 n1979_s3 (
    .F(n1979_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(n190_6),
    .I2(n1979_4),
    .I3(n1979_5) 
);
defparam n1979_s3.INIT=16'h08FF;
  LUT4 n1978_s3 (
    .F(n1978_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(n190_6),
    .I2(n1978_4),
    .I3(n1978_5) 
);
defparam n1978_s3.INIT=16'h08FF;
  LUT3 n1539_s37 (
    .F(n1539_43),
    .I0(n311_7),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n1539_s37.INIT=8'h14;
  LUT4 n1976_s5 (
    .F(n1976_9),
    .I0(n1786_7),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1976_s5.INIT=16'hD0DD;
  LUT4 n1977_s3 (
    .F(n1977_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres),
    .I2(n1977_4),
    .I3(n1977_5) 
);
defparam n1977_s3.INIT=16'h04FF;
  LUT4 n1550_s29 (
    .F(n1550_37),
    .I0(ff_state[0]),
    .I1(n1543_39),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1550_s29.INIT=16'h000B;
  LUT4 n1557_s32 (
    .F(n1557_38),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(n1543_39) 
);
defparam n1557_s32.INIT=16'h0100;
  LUT4 ff_state_2_s10 (
    .F(ff_state_2_15),
    .I0(ff_state[0]),
    .I1(ff_vdpcmd_start),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_state_2_s10.INIT=16'h0001;
  LUT4 \vdp_command_processor.ff_current_y_9_s3  (
    .F(\vdp_command_processor.ff_current_y_9_9 ),
    .I0(w_vdp_enable),
    .I1(n1967_6),
    .I2(ff_state[0]),
    .I3(ff_r46_cmr_7_12) 
);
defparam \vdp_command_processor.ff_current_y_9_s3 .INIT=16'h0200;
  LUT4 n1527_s36 (
    .F(n1527_43),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1527_s36.INIT=16'h0900;
  LUT4 ff_r44_clr_7_s16 (
    .F(ff_r44_clr_7_24),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_r44_clr_7_s16.INIT=16'h9099;
  LUT4 ff_r44_clr_7_s17 (
    .F(ff_r44_clr_7_26),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_vram_wdata_7_45),
    .I3(ff_state[3]) 
);
defparam ff_r44_clr_7_s17.INIT=16'h0900;
  LUT4 ff_r38r39_dy_9_s14 (
    .F(ff_r38r39_dy_9_22),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_r38r39_dy_9_15) 
);
defparam ff_r38r39_dy_9_s14.INIT=16'h9000;
  LUT3 ff_s2_tr_s8 (
    .F(ff_s2_tr_14),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam ff_s2_tr_s8.INIT=8'h41;
  LUT4 ff_r46_cmr_7_s8 (
    .F(ff_r46_cmr_7_12),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_tr_clr_ack),
    .I3(w_vdpcmd_tr_clr_req) 
);
defparam ff_r46_cmr_7_s8.INIT=16'h9009;
  LUT4 n2318_s4 (
    .F(n2318_9),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n2318_s4.INIT=16'h0110;
  LUT3 n1778_s2 (
    .F(n1778_8),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1778_s2.INIT=8'h28;
  LUT3 n1779_s2 (
    .F(n1779_8),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1779_s2.INIT=8'h28;
  LUT3 n1780_s2 (
    .F(n1780_8),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1780_s2.INIT=8'h28;
  LUT3 n1781_s2 (
    .F(n1781_8),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1781_s2.INIT=8'h28;
  LUT3 n1782_s2 (
    .F(n1782_8),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1782_s2.INIT=8'h28;
  LUT3 n1783_s2 (
    .F(n1783_8),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1783_s2.INIT=8'h28;
  LUT3 n1784_s2 (
    .F(n1784_8),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1784_s2.INIT=8'h28;
  LUT3 n1785_s2 (
    .F(n1785_8),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1785_s2.INIT=8'h28;
  LUT4 n1852_s1 (
    .F(n1852_5),
    .I0(n1419_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1852_s1.INIT=16'hACCA;
  LUT4 n1851_s1 (
    .F(n1851_5),
    .I0(n1418_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1851_s1.INIT=16'hACCA;
  LUT4 n1850_s1 (
    .F(n1850_5),
    .I0(n1417_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1850_s1.INIT=16'hACCA;
  LUT4 n1849_s1 (
    .F(n1849_5),
    .I0(n1416_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1849_s1.INIT=16'hACCA;
  LUT4 n1848_s1 (
    .F(n1848_5),
    .I0(n1415_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1848_s1.INIT=16'hACCA;
  LUT4 n1847_s1 (
    .F(n1847_5),
    .I0(n1414_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1847_s1.INIT=16'hACCA;
  LUT4 n1846_s1 (
    .F(n1846_5),
    .I0(n1413_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1846_s1.INIT=16'hACCA;
  LUT4 n1845_s1 (
    .F(n1845_5),
    .I0(n1412_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1845_s1.INIT=16'hACCA;
  LUT4 n1844_s1 (
    .F(n1844_5),
    .I0(n1411_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1844_s1.INIT=16'hACCA;
  LUT4 n1843_s1 (
    .F(n1843_5),
    .I0(n1410_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1843_s1.INIT=16'hACCA;
  LUT4 n1833_s2 (
    .F(n1833_6),
    .I0(n977_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1833_s2.INIT=16'hACCA;
  LUT4 n1832_s2 (
    .F(n1832_6),
    .I0(n976_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1832_s2.INIT=16'hACCA;
  LUT4 n1831_s2 (
    .F(n1831_6),
    .I0(n975_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1831_s2.INIT=16'hACCA;
  LUT4 n1830_s2 (
    .F(n1830_6),
    .I0(n974_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1830_s2.INIT=16'hACCA;
  LUT4 n1829_s2 (
    .F(n1829_6),
    .I0(n973_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1829_s2.INIT=16'hACCA;
  LUT4 n1828_s2 (
    .F(n1828_6),
    .I0(n972_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1828_s2.INIT=16'hACCA;
  LUT4 n1827_s2 (
    .F(n1827_6),
    .I0(n971_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1827_s2.INIT=16'hACCA;
  LUT4 n1826_s2 (
    .F(n1826_6),
    .I0(n970_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1826_s2.INIT=16'hACCA;
  LUT4 n1825_s2 (
    .F(n1825_6),
    .I0(n969_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1825_s2.INIT=16'hACCA;
  LUT4 n1824_s2 (
    .F(n1824_6),
    .I0(n968_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1824_s2.INIT=16'hACCA;
  LUT4 n1813_s2 (
    .F(n1813_6),
    .I0(ff_r42r43_ny[0]),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1813_s2.INIT=16'h5CC5;
  LUT3 n650_s4 (
    .F(n650_10),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_state[0]),
    .I2(\vdp_command_processor.ff_initializing_14 ) 
);
defparam n650_s4.INIT=8'h3A;
  LUT2 n2386_s4 (
    .F(n2386_8),
    .I0(n1411_5),
    .I1(w_vdpcmd_vram_write_ack) 
);
defparam n2386_s4.INIT=4'h6;
  LUT3 n3494_s3 (
    .F(n3494_8),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable) 
);
defparam n3494_s3.INIT=8'h60;
  LUT4 n3500_s1 (
    .F(n3500_5),
    .I0(w_vdpcmd_tr_clr_ack),
    .I1(w_vdpcmd_tr_clr_req),
    .I2(n3494_4),
    .I3(w_vdp_enable) 
);
defparam n3500_s1.INIT=16'h6000;
  LUT4 ff_r38r39_dy_9_s15 (
    .F(ff_r38r39_dy_9_24),
    .I0(ff_r38r39_dy_9_11),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r38r39_dy_9_s15.INIT=16'h0100;
  LUT4 n1536_s60 (
    .F(n1536_69),
    .I0(ff_r46_cmr[2]),
    .I1(w_vdp_enable),
    .I2(\vdp_command_processor.ff_col_mask [7]),
    .I3(w_vdpcmd_vram_wdata[6]) 
);
defparam n1536_s60.INIT=16'h5400;
  LUT4 n1536_s61 (
    .F(n1536_71),
    .I0(n575_15),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(ff_r46_cmr[0]),
    .I3(n1536_45) 
);
defparam n1536_s61.INIT=16'hBFF0;
  LUT4 n1537_s42 (
    .F(n1537_49),
    .I0(n312_4),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(n1537_43) 
);
defparam n1537_s42.INIT=16'h0100;
  LUT3 \vdp_command_processor.ff_initializing_s7  (
    .F(\vdp_command_processor.ff_initializing_14 ),
    .I0(w_vdp_enable),
    .I1(ff_r46_cmr_7_12),
    .I2(\vdp_command_processor.ff_initializing_8 ) 
);
defparam \vdp_command_processor.ff_initializing_s7 .INIT=8'h80;
  LUT4 ff_dx_tmp_9_s9 (
    .F(ff_dx_tmp_9_15),
    .I0(ff_dx_tmp_9_12),
    .I1(ff_dx_tmp_9_13),
    .I2(w_vdp_enable),
    .I3(ff_r46_cmr_7_12) 
);
defparam ff_dx_tmp_9_s9.INIT=16'hE000;
  LUT4 ff_s8s9_sx_tmp_10_s12 (
    .F(ff_s8s9_sx_tmp_10_19),
    .I0(ff_state_2_15),
    .I1(w_vdp_enable),
    .I2(ff_r46_cmr_7_12),
    .I3(ff_s8s9_sx_tmp_10_13) 
);
defparam ff_s8s9_sx_tmp_10_s12.INIT=16'h4000;
  LUT4 n171_s2 (
    .F(n171_8),
    .I0(ff_r40r41_nx[9]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(n575_15) 
);
defparam n171_s2.INIT=16'h2AAA;
  DFFRE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n1788_16),
    .CLK(w_video_clk),
    .CE(ff_state_2_12),
    .RESET(n36_6) 
);
  DFFRE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n1789_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n1790_12),
    .CLK(w_video_clk),
    .CE(ff_state_0_12),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_8_s0 (
    .Q(ff_r32r33_sx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2317_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_7_s0 (
    .Q(ff_r32r33_sx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2318_7),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_6_s0 (
    .Q(ff_r32r33_sx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2318_7),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_5_s0 (
    .Q(ff_r32r33_sx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2318_7),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_4_s0 (
    .Q(ff_r32r33_sx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2318_7),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_3_s0 (
    .Q(ff_r32r33_sx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2318_7),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_2_s0 (
    .Q(ff_r32r33_sx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2318_7),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_1_s0 (
    .Q(ff_r32r33_sx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2318_7),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_0_s0 (
    .Q(ff_r32r33_sx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2318_7),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_9_s0 (
    .Q(ff_r34r35_sy[9]),
    .D(n1843_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_8_s0 (
    .Q(ff_r34r35_sy[8]),
    .D(n1844_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_7_s0 (
    .Q(ff_r34r35_sy[7]),
    .D(n1845_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_6_s0 (
    .Q(ff_r34r35_sy[6]),
    .D(n1846_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_5_s0 (
    .Q(ff_r34r35_sy[5]),
    .D(n1847_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_4_s0 (
    .Q(ff_r34r35_sy[4]),
    .D(n1848_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_3_s0 (
    .Q(ff_r34r35_sy[3]),
    .D(n1849_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_2_s0 (
    .Q(ff_r34r35_sy[2]),
    .D(n1850_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_1_s0 (
    .Q(ff_r34r35_sy[1]),
    .D(n1851_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_0_s0 (
    .Q(ff_r34r35_sy[0]),
    .D(n1852_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_8_s0 (
    .Q(ff_r36r37_dx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2298_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_7_s0 (
    .Q(ff_r36r37_dx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_6_s0 (
    .Q(ff_r36r37_dx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_5_s0 (
    .Q(ff_r36r37_dx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_4_s0 (
    .Q(ff_r36r37_dx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_3_s0 (
    .Q(ff_r36r37_dx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_2_s0 (
    .Q(ff_r36r37_dx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_1_s0 (
    .Q(ff_r36r37_dx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_0_s0 (
    .Q(ff_r36r37_dx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_9_s0 (
    .Q(ff_r38r39_dy[9]),
    .D(n1824_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_8_s0 (
    .Q(ff_r38r39_dy[8]),
    .D(n1825_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_7_s0 (
    .Q(ff_r38r39_dy[7]),
    .D(n1826_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_6_s0 (
    .Q(ff_r38r39_dy[6]),
    .D(n1827_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_5_s0 (
    .Q(ff_r38r39_dy[5]),
    .D(n1828_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_4_s0 (
    .Q(ff_r38r39_dy[4]),
    .D(n1829_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_3_s0 (
    .Q(ff_r38r39_dy[3]),
    .D(n1830_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_2_s0 (
    .Q(ff_r38r39_dy[2]),
    .D(n1831_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_1_s0 (
    .Q(ff_r38r39_dy[1]),
    .D(n1832_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_0_s0 (
    .Q(ff_r38r39_dy[0]),
    .D(n1833_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_9_s0 (
    .Q(ff_r40r41_nx[9]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2278_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_8_s0 (
    .Q(ff_r40r41_nx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2278_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_7_s0 (
    .Q(ff_r40r41_nx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_6_s0 (
    .Q(ff_r40r41_nx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_5_s0 (
    .Q(ff_r40r41_nx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_4_s0 (
    .Q(ff_r40r41_nx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_3_s0 (
    .Q(ff_r40r41_nx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_2_s0 (
    .Q(ff_r40r41_nx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_1_s0 (
    .Q(ff_r40r41_nx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_0_s0 (
    .Q(ff_r40r41_nx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_9_s0 (
    .Q(ff_r42r43_ny[9]),
    .D(n1804_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_8_s0 (
    .Q(ff_r42r43_ny[8]),
    .D(n1805_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_7_s0 (
    .Q(ff_r42r43_ny[7]),
    .D(n1806_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_6_s0 (
    .Q(ff_r42r43_ny[6]),
    .D(n1807_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_5_s0 (
    .Q(ff_r42r43_ny[5]),
    .D(n1808_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_4_s0 (
    .Q(ff_r42r43_ny[4]),
    .D(n1809_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_3_s0 (
    .Q(ff_r42r43_ny[3]),
    .D(n1810_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_2_s0 (
    .Q(ff_r42r43_ny[2]),
    .D(n1811_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_1_s0 (
    .Q(ff_r42r43_ny[1]),
    .D(n1812_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_0_s0 (
    .Q(ff_r42r43_ny[0]),
    .D(n1813_6),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_7_s0 (
    .Q(ff_r44_clr[7]),
    .D(n1527_33),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_6_s0 (
    .Q(ff_r44_clr[6]),
    .D(n1528_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_5_s0 (
    .Q(ff_r44_clr[5]),
    .D(n1529_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_4_s0 (
    .Q(ff_r44_clr[4]),
    .D(n1530_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_3_s0 (
    .Q(ff_r44_clr[3]),
    .D(n1531_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_2_s0 (
    .Q(ff_r44_clr[2]),
    .D(n1532_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_1_s0 (
    .Q(ff_r44_clr[1]),
    .D(n1533_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_0_s0 (
    .Q(ff_r44_clr[0]),
    .D(n1534_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r45_mm_s0 (
    .Q(ff_r45_mm),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_eq_s0 (
    .Q(ff_r45_eq),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_dix_s0 (
    .Q(ff_r45_dix),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_diy_s0 (
    .Q(ff_r45_diy),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_7_s0 (
    .Q(w_current_vdp_command[7]),
    .D(n1778_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_6_s0 (
    .Q(w_current_vdp_command[6]),
    .D(n1779_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_5_s0 (
    .Q(w_current_vdp_command[5]),
    .D(n1780_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_4_s0 (
    .Q(w_current_vdp_command[4]),
    .D(n1781_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_3_s0 (
    .Q(ff_r46_cmr[3]),
    .D(n1782_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_2_s0 (
    .Q(ff_r46_cmr[2]),
    .D(n1783_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_1_s0 (
    .Q(ff_r46_cmr[1]),
    .D(n1784_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_0_s0 (
    .Q(ff_r46_cmr[0]),
    .D(n1785_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_10_s0 (
    .Q(ff_s8s9_sx_tmp[10]),
    .D(n1553_40),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_10_17),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_9_s0 (
    .Q(ff_s8s9_sx_tmp[9]),
    .D(n1554_34),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_8_s0 (
    .Q(ff_s8s9_sx_tmp[8]),
    .D(n1555_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_7_s0 (
    .Q(ff_s8s9_sx_tmp[7]),
    .D(n1556_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_6_s0 (
    .Q(ff_s8s9_sx_tmp[6]),
    .D(n1557_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_5_s0 (
    .Q(ff_s8s9_sx_tmp[5]),
    .D(n1558_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_4_s0 (
    .Q(ff_s8s9_sx_tmp[4]),
    .D(n1559_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_3_s0 (
    .Q(ff_s8s9_sx_tmp[3]),
    .D(n1560_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_2_s0 (
    .Q(ff_s8s9_sx_tmp[2]),
    .D(n1561_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_1_s0 (
    .Q(ff_s8s9_sx_tmp[1]),
    .D(n1562_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_0_s0 (
    .Q(ff_s8s9_sx_tmp[0]),
    .D(n1563_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_9_s0 (
    .Q(ff_dx_tmp[9]),
    .D(n1574_29),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_8_s0 (
    .Q(ff_dx_tmp[8]),
    .D(n1575_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_7_s0 (
    .Q(ff_dx_tmp[7]),
    .D(n1576_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_6_s0 (
    .Q(ff_dx_tmp[6]),
    .D(n1577_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_5_s0 (
    .Q(ff_dx_tmp[5]),
    .D(n1578_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_4_s0 (
    .Q(ff_dx_tmp[4]),
    .D(n1579_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_3_s0 (
    .Q(ff_dx_tmp[3]),
    .D(n1580_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_2_s0 (
    .Q(ff_dx_tmp[2]),
    .D(n1581_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_1_s0 (
    .Q(ff_dx_tmp[1]),
    .D(n1582_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_0_s0 (
    .Q(ff_dx_tmp[0]),
    .D(n1583_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_9_s0 (
    .Q(ff_nx_tmp[9]),
    .D(n1543_32),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_8_s0 (
    .Q(ff_nx_tmp[8]),
    .D(n1544_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_7_s0 (
    .Q(ff_nx_tmp[7]),
    .D(n1545_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_6_s0 (
    .Q(ff_nx_tmp[6]),
    .D(n1546_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_5_s0 (
    .Q(ff_nx_tmp[5]),
    .D(n1547_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_4_s0 (
    .Q(ff_nx_tmp[4]),
    .D(n1548_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_3_s0 (
    .Q(ff_nx_tmp[3]),
    .D(n1549_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_2_s0 (
    .Q(ff_nx_tmp[2]),
    .D(n1550_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_1_s0 (
    .Q(ff_nx_tmp[1]),
    .D(n1551_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_0_s0 (
    .Q(ff_nx_tmp[0]),
    .D(n1552_31),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_start_s0 (
    .Q(ff_vdpcmd_start),
    .D(n1786_6),
    .CLK(w_video_clk),
    .CE(ff_vdpcmd_start_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wr_req_s0 (
    .Q(ff_vram_wr_req),
    .D(n2386_11),
    .CLK(w_video_clk),
    .CE(ff_vram_wr_req_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_rd_req_s0 (
    .Q(w_vdpcmd_vram_read_req),
    .D(n918_10),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_7_s0 (
    .Q(w_vdpcmd_vram_wdata[7]),
    .D(n1535_32),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_6_s0 (
    .Q(w_vdpcmd_vram_wdata[6]),
    .D(n1536_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_5_s0 (
    .Q(w_vdpcmd_vram_wdata[5]),
    .D(n1537_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_4_s0 (
    .Q(w_vdpcmd_vram_wdata[4]),
    .D(n1538_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_3_s0 (
    .Q(w_vdpcmd_vram_wdata[3]),
    .D(n1539_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_2_s0 (
    .Q(w_vdpcmd_vram_wdata[2]),
    .D(n1540_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_1_s0 (
    .Q(w_vdpcmd_vram_wdata[1]),
    .D(n1541_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_0_s0 (
    .Q(w_vdpcmd_vram_wdata[0]),
    .D(n1542_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFSE ff_s2_tr_s0 (
    .Q(ff_s2_tr),
    .D(n1646_8),
    .CLK(w_video_clk),
    .CE(ff_s2_tr_6),
    .SET(n36_6) 
);
  DFFRE ff_s2_ce_s0 (
    .Q(ff_s2_ce),
    .D(n1518_27),
    .CLK(w_video_clk),
    .CE(ff_s2_ce_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vdpcmd_vram_address_16),
    .D(n1967_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_14_s0 (
    .Q(w_vdpcmd_vram_address_14),
    .D(n1969_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vdpcmd_vram_address_13),
    .D(n1970_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vdpcmd_vram_address_12),
    .D(n1971_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vdpcmd_vram_address_11),
    .D(n1972_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vdpcmd_vram_address_10),
    .D(n1973_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vdpcmd_vram_address_9),
    .D(n1974_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vdpcmd_vram_address_8),
    .D(n1975_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vdpcmd_vram_address_7),
    .D(n1976_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vdpcmd_vram_address_6),
    .D(n1977_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vdpcmd_vram_address_5),
    .D(n1978_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vdpcmd_vram_address_4),
    .D(n1979_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vdpcmd_vram_address_3),
    .D(n1980_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vdpcmd_vram_address_2),
    .D(n1981_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vdpcmd_vram_address_1),
    .D(n1982_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vdpcmd_vram_address_0),
    .D(n1983_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_9_s0  (
    .Q(\vdp_command_processor.ff_nx_count [9]),
    .D(n171_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_8_s0  (
    .Q(\vdp_command_processor.ff_nx_count [8]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_7_s0  (
    .Q(\vdp_command_processor.ff_nx_count [7]),
    .D(n173_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_6_s0  (
    .Q(\vdp_command_processor.ff_nx_count [6]),
    .D(n174_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_5_s0  (
    .Q(\vdp_command_processor.ff_nx_count [5]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_4_s0  (
    .Q(\vdp_command_processor.ff_nx_count [4]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_3_s0  (
    .Q(\vdp_command_processor.ff_nx_count [3]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_2_s0  (
    .Q(\vdp_command_processor.ff_nx_count [2]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_1_s0  (
    .Q(\vdp_command_processor.ff_nx_count [1]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_0_s0  (
    .Q(\vdp_command_processor.ff_nx_count [0]),
    .D(n180_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_10_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [10]),
    .D(ff_r45_dix),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_2_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [2]),
    .D(n189_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_1_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [1]),
    .D(n190_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_0_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [0]),
    .D(n191_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_y_count_delta_9_s0  (
    .Q(\vdp_command_processor.ff_y_count_delta [9]),
    .D(ff_r45_diy),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_7_s0  (
    .Q(\vdp_command_processor.ff_col_mask [7]),
    .D(n192_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_3_s0  (
    .Q(\vdp_command_processor.ff_col_mask [3]),
    .D(n196_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_1_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_0_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_9_s0  (
    .Q(\vdp_command_processor.ff_current_y [9]),
    .D(n1584_23),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_8_s0  (
    .Q(\vdp_command_processor.ff_current_y [8]),
    .D(n1585_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_7_s0  (
    .Q(\vdp_command_processor.ff_current_y [7]),
    .D(n1586_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_6_s0  (
    .Q(\vdp_command_processor.ff_current_y [6]),
    .D(n1587_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_5_s0  (
    .Q(\vdp_command_processor.ff_current_y [5]),
    .D(n1588_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_4_s0  (
    .Q(\vdp_command_processor.ff_current_y [4]),
    .D(n1589_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_3_s0  (
    .Q(\vdp_command_processor.ff_current_y [3]),
    .D(n1590_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_2_s0  (
    .Q(\vdp_command_processor.ff_current_y [2]),
    .D(n1591_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_1_s0  (
    .Q(\vdp_command_processor.ff_current_y [1]),
    .D(n1592_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_0_s0  (
    .Q(\vdp_command_processor.ff_current_y [0]),
    .D(n1593_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_8_s0  (
    .Q(\vdp_command_processor.ff_current_x [8]),
    .D(n1594_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_7_s0  (
    .Q(\vdp_command_processor.ff_current_x [7]),
    .D(n1595_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_6_s0  (
    .Q(\vdp_command_processor.ff_current_x [6]),
    .D(n1596_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_5_s0  (
    .Q(\vdp_command_processor.ff_current_x [5]),
    .D(n1597_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_4_s0  (
    .Q(\vdp_command_processor.ff_current_x [4]),
    .D(n1598_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_3_s0  (
    .Q(\vdp_command_processor.ff_current_x [3]),
    .D(n1599_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_2_s0  (
    .Q(\vdp_command_processor.ff_current_x [2]),
    .D(n1600_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_1_s0  (
    .Q(\vdp_command_processor.ff_current_x [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_0_s0  (
    .Q(\vdp_command_processor.ff_current_x [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFE \vdp_command_processor.maxxmask_1_s0  (
    .Q(\vdp_command_processor.maxxmask [1]),
    .D(w_vdp_mode_is_highres),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFE \vdp_command_processor.maxxmask_0_s0  (
    .Q(\vdp_command_processor.maxxmask [0]),
    .D(n2632_7),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFRE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n1787_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_10),
    .RESET(n36_6) 
);
  DFFR \vdp_command_processor.ff_initializing_s5  (
    .Q(\vdp_command_processor.ff_initializing ),
    .D(n650_10),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam \vdp_command_processor.ff_initializing_s5 .INIT=1'b0;
  DFFR ff_reg_wr_ack_s2 (
    .Q(w_vdpcmd_reg_write_ack),
    .D(n1371_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_reg_wr_ack_s2.INIT=1'b0;
  DFFR ff_tr_clr_ack_s2 (
    .Q(w_vdpcmd_tr_clr_ack),
    .D(n1167_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_tr_clr_ack_s2.INIT=1'b0;
  ALU n725_s (
    .SUM(n725_1),
    .COUT(n725_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n725_s.ALU_MODE=0;
  ALU n724_s (
    .SUM(n724_1),
    .COUT(n724_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n725_2) 
);
defparam n724_s.ALU_MODE=0;
  ALU n723_s (
    .SUM(n723_1),
    .COUT(n723_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n724_2) 
);
defparam n723_s.ALU_MODE=0;
  ALU n722_s (
    .SUM(n722_1),
    .COUT(n722_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n723_2) 
);
defparam n722_s.ALU_MODE=0;
  ALU n721_s (
    .SUM(n721_1),
    .COUT(n721_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n722_2) 
);
defparam n721_s.ALU_MODE=0;
  ALU n720_s (
    .SUM(n720_1),
    .COUT(n720_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n721_2) 
);
defparam n720_s.ALU_MODE=0;
  ALU n719_s (
    .SUM(n719_1),
    .COUT(n719_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n720_2) 
);
defparam n719_s.ALU_MODE=0;
  ALU n718_s (
    .SUM(n718_1),
    .COUT(n718_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n719_2) 
);
defparam n718_s.ALU_MODE=0;
  ALU n717_s (
    .SUM(n717_1),
    .COUT(n717_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n718_2) 
);
defparam n717_s.ALU_MODE=0;
  ALU n716_s (
    .SUM(n716_1),
    .COUT(n716_2),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n717_2) 
);
defparam n716_s.ALU_MODE=0;
  ALU n715_s (
    .SUM(n715_1),
    .COUT(n715_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n716_2) 
);
defparam n715_s.ALU_MODE=0;
  ALU n966_s (
    .SUM(n966_1),
    .COUT(n966_2),
    .I0(ff_dx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n966_s.ALU_MODE=0;
  ALU n965_s (
    .SUM(n965_1),
    .COUT(n965_2),
    .I0(ff_dx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n966_2) 
);
defparam n965_s.ALU_MODE=0;
  ALU n964_s (
    .SUM(n964_1),
    .COUT(n964_2),
    .I0(ff_dx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n965_2) 
);
defparam n964_s.ALU_MODE=0;
  ALU n963_s (
    .SUM(n963_1),
    .COUT(n963_2),
    .I0(ff_dx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n964_2) 
);
defparam n963_s.ALU_MODE=0;
  ALU n962_s (
    .SUM(n962_1),
    .COUT(n962_2),
    .I0(ff_dx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n963_2) 
);
defparam n962_s.ALU_MODE=0;
  ALU n961_s (
    .SUM(n961_1),
    .COUT(n961_2),
    .I0(ff_dx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n962_2) 
);
defparam n961_s.ALU_MODE=0;
  ALU n960_s (
    .SUM(n960_1),
    .COUT(n960_2),
    .I0(ff_dx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n961_2) 
);
defparam n960_s.ALU_MODE=0;
  ALU n959_s (
    .SUM(n959_1),
    .COUT(n959_2),
    .I0(ff_dx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n960_2) 
);
defparam n959_s.ALU_MODE=0;
  ALU n958_s (
    .SUM(n958_1),
    .COUT(n958_2),
    .I0(ff_dx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n959_2) 
);
defparam n958_s.ALU_MODE=0;
  ALU n957_s (
    .SUM(n957_1),
    .COUT(n957_0_COUT),
    .I0(ff_dx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n958_2) 
);
defparam n957_s.ALU_MODE=0;
  ALU n977_s (
    .SUM(n977_1),
    .COUT(n977_2),
    .I0(ff_r38r39_dy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n977_s.ALU_MODE=0;
  ALU n976_s (
    .SUM(n976_1),
    .COUT(n976_2),
    .I0(ff_r38r39_dy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n977_2) 
);
defparam n976_s.ALU_MODE=0;
  ALU n975_s (
    .SUM(n975_1),
    .COUT(n975_2),
    .I0(ff_r38r39_dy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n976_2) 
);
defparam n975_s.ALU_MODE=0;
  ALU n974_s (
    .SUM(n974_1),
    .COUT(n974_2),
    .I0(ff_r38r39_dy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n975_2) 
);
defparam n974_s.ALU_MODE=0;
  ALU n973_s (
    .SUM(n973_1),
    .COUT(n973_2),
    .I0(ff_r38r39_dy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n974_2) 
);
defparam n973_s.ALU_MODE=0;
  ALU n972_s (
    .SUM(n972_1),
    .COUT(n972_2),
    .I0(ff_r38r39_dy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n973_2) 
);
defparam n972_s.ALU_MODE=0;
  ALU n971_s (
    .SUM(n971_1),
    .COUT(n971_2),
    .I0(ff_r38r39_dy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n972_2) 
);
defparam n971_s.ALU_MODE=0;
  ALU n970_s (
    .SUM(n970_1),
    .COUT(n970_2),
    .I0(ff_r38r39_dy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n971_2) 
);
defparam n970_s.ALU_MODE=0;
  ALU n969_s (
    .SUM(n969_1),
    .COUT(n969_2),
    .I0(ff_r38r39_dy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n970_2) 
);
defparam n969_s.ALU_MODE=0;
  ALU n968_s (
    .SUM(n968_1),
    .COUT(n968_0_COUT),
    .I0(ff_r38r39_dy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n969_2) 
);
defparam n968_s.ALU_MODE=0;
  ALU n1150_s (
    .SUM(n1150_1),
    .COUT(n1150_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1150_s.ALU_MODE=0;
  ALU n1149_s (
    .SUM(n1149_1),
    .COUT(n1149_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1150_2) 
);
defparam n1149_s.ALU_MODE=0;
  ALU n1148_s (
    .SUM(n1148_1),
    .COUT(n1148_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1149_2) 
);
defparam n1148_s.ALU_MODE=0;
  ALU n1147_s (
    .SUM(n1147_1),
    .COUT(n1147_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1148_2) 
);
defparam n1147_s.ALU_MODE=0;
  ALU n1146_s (
    .SUM(n1146_1),
    .COUT(n1146_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1147_2) 
);
defparam n1146_s.ALU_MODE=0;
  ALU n1145_s (
    .SUM(n1145_1),
    .COUT(n1145_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1146_2) 
);
defparam n1145_s.ALU_MODE=0;
  ALU n1144_s (
    .SUM(n1144_1),
    .COUT(n1144_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1145_2) 
);
defparam n1144_s.ALU_MODE=0;
  ALU n1143_s (
    .SUM(n1143_1),
    .COUT(n1143_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1144_2) 
);
defparam n1143_s.ALU_MODE=0;
  ALU n1142_s (
    .SUM(n1142_1),
    .COUT(n1142_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1143_2) 
);
defparam n1142_s.ALU_MODE=0;
  ALU n1141_s (
    .SUM(n1141_1),
    .COUT(n1141_0_COUT),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1142_2) 
);
defparam n1141_s.ALU_MODE=0;
  ALU n1419_s (
    .SUM(n1419_1),
    .COUT(n1419_2),
    .I0(ff_r34r35_sy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n1419_s.ALU_MODE=0;
  ALU n1418_s (
    .SUM(n1418_1),
    .COUT(n1418_2),
    .I0(ff_r34r35_sy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1419_2) 
);
defparam n1418_s.ALU_MODE=0;
  ALU n1417_s (
    .SUM(n1417_1),
    .COUT(n1417_2),
    .I0(ff_r34r35_sy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1418_2) 
);
defparam n1417_s.ALU_MODE=0;
  ALU n1416_s (
    .SUM(n1416_1),
    .COUT(n1416_2),
    .I0(ff_r34r35_sy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1417_2) 
);
defparam n1416_s.ALU_MODE=0;
  ALU n1415_s (
    .SUM(n1415_1),
    .COUT(n1415_2),
    .I0(ff_r34r35_sy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1416_2) 
);
defparam n1415_s.ALU_MODE=0;
  ALU n1414_s (
    .SUM(n1414_1),
    .COUT(n1414_2),
    .I0(ff_r34r35_sy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1415_2) 
);
defparam n1414_s.ALU_MODE=0;
  ALU n1413_s (
    .SUM(n1413_1),
    .COUT(n1413_2),
    .I0(ff_r34r35_sy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1414_2) 
);
defparam n1413_s.ALU_MODE=0;
  ALU n1412_s (
    .SUM(n1412_1),
    .COUT(n1412_2),
    .I0(ff_r34r35_sy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1413_2) 
);
defparam n1412_s.ALU_MODE=0;
  ALU n1411_s (
    .SUM(n1411_1),
    .COUT(n1411_2),
    .I0(ff_r34r35_sy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1412_2) 
);
defparam n1411_s.ALU_MODE=0;
  ALU n1410_s (
    .SUM(n1410_1),
    .COUT(n1410_0_COUT),
    .I0(ff_r34r35_sy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1411_2) 
);
defparam n1410_s.ALU_MODE=0;
  ALU n954_s (
    .SUM(n954_2),
    .COUT(n954_3),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r42r43_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n954_s.ALU_MODE=1;
  ALU n953_s (
    .SUM(n953_2),
    .COUT(n953_3),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r42r43_ny[1]),
    .I3(GND),
    .CIN(n954_3) 
);
defparam n953_s.ALU_MODE=1;
  ALU n952_s (
    .SUM(n952_2),
    .COUT(n952_3),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r42r43_ny[2]),
    .I3(GND),
    .CIN(n953_3) 
);
defparam n952_s.ALU_MODE=1;
  ALU n951_s (
    .SUM(n951_2),
    .COUT(n951_3),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r42r43_ny[3]),
    .I3(GND),
    .CIN(n952_3) 
);
defparam n951_s.ALU_MODE=1;
  ALU n950_s (
    .SUM(n950_2),
    .COUT(n950_3),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r42r43_ny[4]),
    .I3(GND),
    .CIN(n951_3) 
);
defparam n950_s.ALU_MODE=1;
  ALU n949_s (
    .SUM(n949_2),
    .COUT(n949_3),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r42r43_ny[5]),
    .I3(GND),
    .CIN(n950_3) 
);
defparam n949_s.ALU_MODE=1;
  ALU n948_s (
    .SUM(n948_2),
    .COUT(n948_3),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r42r43_ny[6]),
    .I3(GND),
    .CIN(n949_3) 
);
defparam n948_s.ALU_MODE=1;
  ALU n947_s (
    .SUM(n947_2),
    .COUT(n947_3),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r42r43_ny[7]),
    .I3(GND),
    .CIN(n948_3) 
);
defparam n947_s.ALU_MODE=1;
  ALU n946_s (
    .SUM(n946_2),
    .COUT(n946_3),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r42r43_ny[8]),
    .I3(GND),
    .CIN(n947_3) 
);
defparam n946_s.ALU_MODE=1;
  ALU n945_s (
    .SUM(n945_2),
    .COUT(n945_3),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r42r43_ny[9]),
    .I3(GND),
    .CIN(n946_3) 
);
defparam n945_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n945_3) 
);
defparam n944_s.ALU_MODE=1;
  ALU n702_s0 (
    .SUM(n702_1_SUM),
    .COUT(n702_3),
    .I0(n314_3),
    .I1(ff_r44_clr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n702_s0.ALU_MODE=3;
  ALU n703_s0 (
    .SUM(n703_1_SUM),
    .COUT(n703_3),
    .I0(n313_3),
    .I1(ff_r44_clr[1]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n703_s0.ALU_MODE=3;
  ALU n704_s0 (
    .SUM(n704_1_SUM),
    .COUT(n704_3),
    .I0(n312_3),
    .I1(ff_r44_clr[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n704_s0.ALU_MODE=3;
  ALU n705_s0 (
    .SUM(n705_1_SUM),
    .COUT(n705_3),
    .I0(n311_3),
    .I1(ff_r44_clr[3]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n705_s0.ALU_MODE=3;
  ALU n706_s0 (
    .SUM(n706_1_SUM),
    .COUT(n706_3),
    .I0(n318_7),
    .I1(ff_r44_clr[4]),
    .I3(GND),
    .CIN(n705_3) 
);
defparam n706_s0.ALU_MODE=3;
  ALU n707_s0 (
    .SUM(n707_1_SUM),
    .COUT(n707_3),
    .I0(n317_7),
    .I1(ff_r44_clr[5]),
    .I3(GND),
    .CIN(n706_3) 
);
defparam n707_s0.ALU_MODE=3;
  ALU n708_s0 (
    .SUM(n708_1_SUM),
    .COUT(n708_3),
    .I0(n316_7),
    .I1(ff_r44_clr[6]),
    .I3(GND),
    .CIN(n707_3) 
);
defparam n708_s0.ALU_MODE=3;
  ALU n709_s0 (
    .SUM(n709_1_SUM),
    .COUT(n709_3),
    .I0(n315_10),
    .I1(ff_r44_clr[7]),
    .I3(GND),
    .CIN(n708_3) 
);
defparam n709_s0.ALU_MODE=3;
  ALU n1225_s0 (
    .SUM(n1225_1_SUM),
    .COUT(n1225_3),
    .I0(ff_nx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1225_s0.ALU_MODE=3;
  ALU n1226_s0 (
    .SUM(n1226_1_SUM),
    .COUT(n1226_3),
    .I0(ff_nx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1225_3) 
);
defparam n1226_s0.ALU_MODE=3;
  ALU n1227_s0 (
    .SUM(n1227_1_SUM),
    .COUT(n1227_3),
    .I0(ff_nx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1226_3) 
);
defparam n1227_s0.ALU_MODE=3;
  ALU n1228_s0 (
    .SUM(n1228_1_SUM),
    .COUT(n1228_3),
    .I0(ff_nx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1227_3) 
);
defparam n1228_s0.ALU_MODE=3;
  ALU n1229_s0 (
    .SUM(n1229_1_SUM),
    .COUT(n1229_3),
    .I0(ff_nx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1228_3) 
);
defparam n1229_s0.ALU_MODE=3;
  ALU n1230_s0 (
    .SUM(n1230_1_SUM),
    .COUT(n1230_3),
    .I0(ff_nx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1229_3) 
);
defparam n1230_s0.ALU_MODE=3;
  ALU n1231_s0 (
    .SUM(n1231_1_SUM),
    .COUT(n1231_3),
    .I0(ff_nx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1230_3) 
);
defparam n1231_s0.ALU_MODE=3;
  ALU n1232_s0 (
    .SUM(n1232_1_SUM),
    .COUT(n1232_3),
    .I0(ff_nx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1231_3) 
);
defparam n1232_s0.ALU_MODE=3;
  ALU n1233_s0 (
    .SUM(n1233_1_SUM),
    .COUT(n1233_3),
    .I0(ff_nx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1232_3) 
);
defparam n1233_s0.ALU_MODE=3;
  ALU n1234_s0 (
    .SUM(n1234_1_SUM),
    .COUT(n1234_3),
    .I0(ff_nx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1233_3) 
);
defparam n1234_s0.ALU_MODE=3;
  MUX2_LUT5 n305_s5 (
    .O(n305_9),
    .I0(n305_6),
    .I1(n305_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  MUX2_LUT5 n306_s5 (
    .O(n306_9),
    .I0(n306_6),
    .I1(n306_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  INV n2386_s6 (
    .O(n2386_11),
    .I(w_vdpcmd_vram_write_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_wait_control (
  w_video_clk,
  n36_6,
  reg_r9_y_dots_Z,
  reg_r8_sp_off_Z,
  w_vdp_enable,
  w_vdp_command_drive,
  reg_r1_disp_on_Z,
  reg_r9_pal_mode_Z,
  w_current_vdp_command_c,
  ff_wait_cnt
)
;
input w_video_clk;
input n36_6;
input reg_r9_y_dots_Z;
input reg_r8_sp_off_Z;
input w_vdp_enable;
input w_vdp_command_drive;
input reg_r1_disp_on_Z;
input reg_r9_pal_mode_Z;
input [7:4] w_current_vdp_command_c;
output [15:15] ff_wait_cnt;
wire n74_2;
wire n75_2;
wire n76_2;
wire n77_2;
wire n78_2;
wire n79_2;
wire n80_2;
wire n81_2;
wire n82_2;
wire n83_2;
wire n84_2;
wire n85_2;
wire n86_2;
wire n156_2;
wire n157_2;
wire n158_2;
wire n159_2;
wire n160_2;
wire n161_2;
wire n162_2;
wire n163_2;
wire n164_2;
wire n165_2;
wire n166_2;
wire n167_2;
wire n168_2;
wire n287_2;
wire n288_2;
wire n289_2;
wire n290_2;
wire n291_2;
wire n292_2;
wire n293_2;
wire n294_2;
wire n295_2;
wire n296_2;
wire n297_2;
wire n298_2;
wire n299_2;
wire n369_2;
wire n370_2;
wire n371_2;
wire n372_2;
wire n373_2;
wire n374_2;
wire n375_2;
wire n376_2;
wire n377_2;
wire n378_2;
wire n379_2;
wire n380_2;
wire n381_2;
wire n549_3;
wire n449_3;
wire n450_3;
wire n451_3;
wire n452_3;
wire n453_3;
wire n454_3;
wire n455_3;
wire n456_3;
wire n457_3;
wire n458_3;
wire n459_3;
wire n460_3;
wire n461_3;
wire n462_3;
wire n449_4;
wire n450_4;
wire n451_4;
wire n452_4;
wire n453_4;
wire n454_4;
wire n455_4;
wire n456_4;
wire n457_4;
wire n458_4;
wire n459_4;
wire n460_4;
wire n461_4;
wire n462_4;
wire n73_5;
wire n155_5;
wire n286_5;
wire n368_5;
wire n73_6;
wire n73_7;
wire n155_6;
wire n155_7;
wire n286_6;
wire n286_7;
wire n368_6;
wire n368_7;
wire n259_5;
wire n260_5;
wire n261_5;
wire n262_5;
wire n263_5;
wire n264_5;
wire n265_5;
wire n266_6;
wire n220_7;
wire n223_5;
wire n224_5;
wire n225_5;
wire n226_5;
wire n227_5;
wire n228_5;
wire n229_5;
wire n230_5;
wire n231_5;
wire n232_5;
wire n233_5;
wire n187_7;
wire n190_5;
wire n191_5;
wire n192_5;
wire n193_5;
wire n194_5;
wire n195_5;
wire n196_5;
wire n197_5;
wire n198_5;
wire n199_5;
wire n200_8;
wire n410_5;
wire n411_5;
wire n412_5;
wire n413_5;
wire n335_7;
wire n338_5;
wire n339_5;
wire n340_5;
wire n341_5;
wire n342_5;
wire n343_5;
wire n344_5;
wire n345_5;
wire n346_5;
wire n347_5;
wire n348_7;
wire n302_7;
wire n305_5;
wire n306_5;
wire n307_5;
wire n308_5;
wire n309_5;
wire n310_5;
wire n311_5;
wire n312_5;
wire n313_5;
wire n314_5;
wire n315_5;
wire n253_7;
wire n256_5;
wire n257_5;
wire n258_5;
wire n40_8;
wire n43_6;
wire n44_6;
wire n45_6;
wire n46_6;
wire n47_6;
wire n48_6;
wire n49_6;
wire n50_6;
wire n51_6;
wire n52_6;
wire n53_6;
wire n7_8;
wire n10_6;
wire n11_6;
wire n12_6;
wire n13_6;
wire n14_6;
wire n15_6;
wire n16_6;
wire n17_6;
wire n18_6;
wire n19_6;
wire n20_8;
wire n400_7;
wire n403_5;
wire n404_5;
wire n405_5;
wire n406_5;
wire n407_5;
wire n408_5;
wire n409_5;
wire n122_8;
wire n125_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n129_6;
wire n130_6;
wire n131_6;
wire n132_6;
wire n133_6;
wire n134_6;
wire n135_6;
wire n89_8;
wire n92_6;
wire n93_6;
wire n94_6;
wire n95_6;
wire n96_6;
wire n97_6;
wire n98_6;
wire n99_6;
wire n100_6;
wire n101_6;
wire n102_7;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n152_1;
wire n152_2;
wire n151_1;
wire n151_2;
wire n150_1;
wire n150_2;
wire n149_1;
wire n149_2;
wire n148_1;
wire n148_2;
wire n147_1;
wire n147_2;
wire n146_1;
wire n146_2;
wire n145_1;
wire n145_2;
wire n144_1;
wire n144_2;
wire n143_1;
wire n143_2;
wire n142_1;
wire n142_2;
wire n141_1;
wire n141_2;
wire n140_1;
wire n140_2;
wire n250_1;
wire n250_2;
wire n249_1;
wire n249_2;
wire n248_1;
wire n248_2;
wire n247_1;
wire n247_2;
wire n246_1;
wire n246_2;
wire n245_1;
wire n245_2;
wire n244_1;
wire n244_2;
wire n243_1;
wire n243_2;
wire n242_1;
wire n242_2;
wire n241_1;
wire n241_2;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n283_1;
wire n283_2;
wire n282_1;
wire n282_2;
wire n281_1;
wire n281_2;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_2;
wire n278_1;
wire n278_2;
wire n277_1;
wire n277_2;
wire n276_1;
wire n276_2;
wire n275_1;
wire n275_2;
wire n274_1;
wire n274_2;
wire n273_1;
wire n273_2;
wire n272_1;
wire n272_2;
wire n271_1;
wire n271_2;
wire n332_1;
wire n332_2;
wire n331_1;
wire n331_2;
wire n330_1;
wire n330_2;
wire n329_1;
wire n329_2;
wire n328_1;
wire n328_2;
wire n327_1;
wire n327_2;
wire n326_1;
wire n326_2;
wire n325_1;
wire n325_2;
wire n324_1;
wire n324_2;
wire n323_1;
wire n323_2;
wire n322_1;
wire n322_2;
wire n321_1;
wire n321_2;
wire n320_1;
wire n320_2;
wire n365_1;
wire n365_2;
wire n364_1;
wire n364_2;
wire n363_1;
wire n363_2;
wire n362_1;
wire n362_2;
wire n361_1;
wire n361_2;
wire n360_1;
wire n360_2;
wire n359_1;
wire n359_2;
wire n358_1;
wire n358_2;
wire n357_1;
wire n357_2;
wire n356_1;
wire n356_2;
wire n355_1;
wire n355_2;
wire n354_1;
wire n354_2;
wire n353_1;
wire n353_2;
wire n430_1;
wire n430_2;
wire n429_1;
wire n429_2;
wire n428_1;
wire n428_2;
wire n427_1;
wire n427_2;
wire n426_1;
wire n426_2;
wire n425_1;
wire n425_2;
wire n424_1;
wire n424_2;
wire n423_1;
wire n423_2;
wire n422_1;
wire n422_2;
wire n421_1;
wire n421_2;
wire n420_1;
wire n420_2;
wire n419_1;
wire n419_2;
wire n418_1;
wire n418_2;
wire n417_1;
wire n417_0_COUT;
wire n171_3;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n182_3;
wire n183_3;
wire n184_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire [14:2] ff_wait_cnt_0;
wire [31:24] DO;
wire VCC;
wire GND;
  LUT3 n172_s1 (
    .F(n74_2),
    .I0(n58_1),
    .I1(n25_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s1.INIT=8'hCA;
  LUT3 n173_s1 (
    .F(n75_2),
    .I0(n59_1),
    .I1(n26_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s1.INIT=8'hCA;
  LUT3 n174_s1 (
    .F(n76_2),
    .I0(n60_1),
    .I1(n27_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s1.INIT=8'hCA;
  LUT3 n175_s1 (
    .F(n77_2),
    .I0(n61_1),
    .I1(n28_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s1.INIT=8'hCA;
  LUT3 n176_s1 (
    .F(n78_2),
    .I0(n62_1),
    .I1(n29_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s1.INIT=8'hCA;
  LUT3 n177_s1 (
    .F(n79_2),
    .I0(n63_1),
    .I1(n30_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s1.INIT=8'hCA;
  LUT3 n178_s1 (
    .F(n80_2),
    .I0(n64_1),
    .I1(n31_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s1.INIT=8'hCA;
  LUT3 n179_s1 (
    .F(n81_2),
    .I0(n65_1),
    .I1(n32_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s1.INIT=8'hCA;
  LUT3 n180_s1 (
    .F(n82_2),
    .I0(n66_1),
    .I1(n33_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s1.INIT=8'hCA;
  LUT3 n181_s1 (
    .F(n83_2),
    .I0(n67_1),
    .I1(n34_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s1.INIT=8'hCA;
  LUT3 n182_s1 (
    .F(n84_2),
    .I0(n68_1),
    .I1(n35_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s1.INIT=8'hCA;
  LUT3 n183_s1 (
    .F(n85_2),
    .I0(n69_1),
    .I1(n36_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s1.INIT=8'hCA;
  LUT3 n184_s1 (
    .F(n86_2),
    .I0(n70_1),
    .I1(n37_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s1.INIT=8'hCA;
  LUT3 n172_s2 (
    .F(n156_2),
    .I0(n140_1),
    .I1(n107_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s2.INIT=8'hCA;
  LUT3 n173_s2 (
    .F(n157_2),
    .I0(n141_1),
    .I1(n108_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s2.INIT=8'hCA;
  LUT3 n174_s2 (
    .F(n158_2),
    .I0(n142_1),
    .I1(n109_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s2.INIT=8'hCA;
  LUT3 n175_s2 (
    .F(n159_2),
    .I0(n143_1),
    .I1(n110_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s2.INIT=8'hCA;
  LUT3 n176_s2 (
    .F(n160_2),
    .I0(n144_1),
    .I1(n111_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s2.INIT=8'hCA;
  LUT3 n177_s2 (
    .F(n161_2),
    .I0(n145_1),
    .I1(n112_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s2.INIT=8'hCA;
  LUT3 n178_s2 (
    .F(n162_2),
    .I0(n146_1),
    .I1(n113_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s2.INIT=8'hCA;
  LUT3 n179_s2 (
    .F(n163_2),
    .I0(n147_1),
    .I1(n114_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s2.INIT=8'hCA;
  LUT3 n180_s2 (
    .F(n164_2),
    .I0(n148_1),
    .I1(n115_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s2.INIT=8'hCA;
  LUT3 n181_s2 (
    .F(n165_2),
    .I0(n149_1),
    .I1(n116_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s2.INIT=8'hCA;
  LUT3 n182_s2 (
    .F(n166_2),
    .I0(n150_1),
    .I1(n117_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s2.INIT=8'hCA;
  LUT3 n183_s2 (
    .F(n167_2),
    .I0(n151_1),
    .I1(n118_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s2.INIT=8'hCA;
  LUT3 n184_s2 (
    .F(n168_2),
    .I0(n152_1),
    .I1(n119_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s2.INIT=8'hCA;
  LUT3 n385_s1 (
    .F(n287_2),
    .I0(n271_1),
    .I1(n238_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s1.INIT=8'hCA;
  LUT3 n386_s1 (
    .F(n288_2),
    .I0(n272_1),
    .I1(n239_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s1.INIT=8'hCA;
  LUT3 n387_s1 (
    .F(n289_2),
    .I0(n273_1),
    .I1(n240_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s1.INIT=8'hCA;
  LUT3 n388_s1 (
    .F(n290_2),
    .I0(n274_1),
    .I1(n241_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s1.INIT=8'hCA;
  LUT3 n389_s1 (
    .F(n291_2),
    .I0(n275_1),
    .I1(n242_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s1.INIT=8'hCA;
  LUT3 n390_s1 (
    .F(n292_2),
    .I0(n276_1),
    .I1(n243_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s1.INIT=8'hCA;
  LUT3 n391_s1 (
    .F(n293_2),
    .I0(n277_1),
    .I1(n244_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s1.INIT=8'hCA;
  LUT3 n392_s1 (
    .F(n294_2),
    .I0(n278_1),
    .I1(n245_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s1.INIT=8'hCA;
  LUT3 n393_s1 (
    .F(n295_2),
    .I0(n279_1),
    .I1(n246_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s1.INIT=8'hCA;
  LUT3 n394_s1 (
    .F(n296_2),
    .I0(n280_1),
    .I1(n247_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s1.INIT=8'hCA;
  LUT3 n395_s1 (
    .F(n297_2),
    .I0(n281_1),
    .I1(n248_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s1.INIT=8'hCA;
  LUT3 n396_s1 (
    .F(n298_2),
    .I0(n282_1),
    .I1(n249_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s1.INIT=8'hCA;
  LUT3 n397_s1 (
    .F(n299_2),
    .I0(n283_1),
    .I1(n250_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s1.INIT=8'hCA;
  LUT3 n385_s2 (
    .F(n369_2),
    .I0(n353_1),
    .I1(n320_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s2.INIT=8'hCA;
  LUT3 n386_s2 (
    .F(n370_2),
    .I0(n354_1),
    .I1(n321_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s2.INIT=8'hCA;
  LUT3 n387_s2 (
    .F(n371_2),
    .I0(n355_1),
    .I1(n322_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s2.INIT=8'hCA;
  LUT3 n388_s2 (
    .F(n372_2),
    .I0(n356_1),
    .I1(n323_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s2.INIT=8'hCA;
  LUT3 n389_s2 (
    .F(n373_2),
    .I0(n357_1),
    .I1(n324_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s2.INIT=8'hCA;
  LUT3 n390_s2 (
    .F(n374_2),
    .I0(n358_1),
    .I1(n325_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s2.INIT=8'hCA;
  LUT3 n391_s2 (
    .F(n375_2),
    .I0(n359_1),
    .I1(n326_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s2.INIT=8'hCA;
  LUT3 n392_s2 (
    .F(n376_2),
    .I0(n360_1),
    .I1(n327_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s2.INIT=8'hCA;
  LUT3 n393_s2 (
    .F(n377_2),
    .I0(n361_1),
    .I1(n328_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s2.INIT=8'hCA;
  LUT3 n394_s2 (
    .F(n378_2),
    .I0(n362_1),
    .I1(n329_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s2.INIT=8'hCA;
  LUT3 n395_s2 (
    .F(n379_2),
    .I0(n363_1),
    .I1(n330_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s2.INIT=8'hCA;
  LUT3 n396_s2 (
    .F(n380_2),
    .I0(n364_1),
    .I1(n331_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s2.INIT=8'hCA;
  LUT3 n397_s2 (
    .F(n381_2),
    .I0(n365_1),
    .I1(n332_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s2.INIT=8'hCA;
  LUT2 n549_s0 (
    .F(n549_3),
    .I0(w_vdp_enable),
    .I1(w_vdp_command_drive) 
);
defparam n549_s0.INIT=4'h8;
  LUT4 n449_s0 (
    .F(n449_3),
    .I0(n171_3),
    .I1(n384_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n449_4) 
);
defparam n449_s0.INIT=16'hCFA0;
  LUT4 n450_s0 (
    .F(n450_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n172_3),
    .I2(n450_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n450_s0.INIT=16'h88F0;
  LUT4 n451_s0 (
    .F(n451_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n173_3),
    .I2(n451_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n451_s0.INIT=16'h88F0;
  LUT4 n452_s0 (
    .F(n452_3),
    .I0(n387_3),
    .I1(n174_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n452_4) 
);
defparam n452_s0.INIT=16'hCFA0;
  LUT4 n453_s0 (
    .F(n453_3),
    .I0(n388_3),
    .I1(n175_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n453_4) 
);
defparam n453_s0.INIT=16'hCFA0;
  LUT4 n454_s0 (
    .F(n454_3),
    .I0(n389_3),
    .I1(n176_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n454_4) 
);
defparam n454_s0.INIT=16'hCFA0;
  LUT4 n455_s0 (
    .F(n455_3),
    .I0(n390_3),
    .I1(n177_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n455_4) 
);
defparam n455_s0.INIT=16'hCFA0;
  LUT4 n456_s0 (
    .F(n456_3),
    .I0(n391_3),
    .I1(n178_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n456_4) 
);
defparam n456_s0.INIT=16'hCFA0;
  LUT4 n457_s0 (
    .F(n457_3),
    .I0(n392_3),
    .I1(n179_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n457_4) 
);
defparam n457_s0.INIT=16'hCFA0;
  LUT4 n458_s0 (
    .F(n458_3),
    .I0(n393_3),
    .I1(n180_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n458_4) 
);
defparam n458_s0.INIT=16'hCFA0;
  LUT4 n459_s0 (
    .F(n459_3),
    .I0(n394_3),
    .I1(n181_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n459_4) 
);
defparam n459_s0.INIT=16'hCFA0;
  LUT4 n460_s0 (
    .F(n460_3),
    .I0(n395_3),
    .I1(n182_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n460_4) 
);
defparam n460_s0.INIT=16'hCFA0;
  LUT4 n461_s0 (
    .F(n461_3),
    .I0(n396_3),
    .I1(n183_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n461_4) 
);
defparam n461_s0.INIT=16'hCFA0;
  LUT4 n462_s0 (
    .F(n462_3),
    .I0(n397_3),
    .I1(n184_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n462_4) 
);
defparam n462_s0.INIT=16'hCFA0;
  LUT4 n449_s1 (
    .F(n449_4),
    .I0(n417_1),
    .I1(n187_7),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n449_s1.INIT=16'h0CFA;
  LUT3 n450_s1 (
    .F(n450_4),
    .I0(n418_1),
    .I1(n385_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n450_s1.INIT=8'hCA;
  LUT3 n451_s1 (
    .F(n451_4),
    .I0(n419_1),
    .I1(n386_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n451_s1.INIT=8'hCA;
  LUT4 n452_s1 (
    .F(n452_4),
    .I0(n190_5),
    .I1(n420_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n452_s1.INIT=16'hFA0C;
  LUT4 n453_s1 (
    .F(n453_4),
    .I0(n191_5),
    .I1(n421_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n453_s1.INIT=16'hFA0C;
  LUT4 n454_s1 (
    .F(n454_4),
    .I0(n192_5),
    .I1(n422_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n454_s1.INIT=16'hFA0C;
  LUT4 n455_s1 (
    .F(n455_4),
    .I0(n193_5),
    .I1(n423_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n455_s1.INIT=16'hFA0C;
  LUT4 n456_s1 (
    .F(n456_4),
    .I0(n194_5),
    .I1(n424_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n456_s1.INIT=16'hFA0C;
  LUT4 n457_s1 (
    .F(n457_4),
    .I0(n195_5),
    .I1(n425_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n457_s1.INIT=16'hFA0C;
  LUT4 n458_s1 (
    .F(n458_4),
    .I0(n196_5),
    .I1(n426_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n458_s1.INIT=16'hFA0C;
  LUT4 n459_s1 (
    .F(n459_4),
    .I0(n197_5),
    .I1(n427_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n459_s1.INIT=16'hFA0C;
  LUT4 n460_s1 (
    .F(n460_4),
    .I0(n198_5),
    .I1(n428_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n460_s1.INIT=16'hFA0C;
  LUT4 n461_s1 (
    .F(n461_4),
    .I0(n199_5),
    .I1(n429_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n461_s1.INIT=16'hFA0C;
  LUT4 n462_s1 (
    .F(n462_4),
    .I0(n200_8),
    .I1(n430_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n462_s1.INIT=16'hFA0C;
  LUT4 n171_s1 (
    .F(n73_5),
    .I0(n73_6),
    .I1(n73_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s1.INIT=16'hAC53;
  LUT4 n171_s2 (
    .F(n155_5),
    .I0(n155_6),
    .I1(n155_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s2.INIT=16'hAC53;
  LUT4 n384_s1 (
    .F(n286_5),
    .I0(n286_6),
    .I1(n286_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s1.INIT=16'hAC53;
  LUT4 n384_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s2.INIT=16'hAC53;
  LUT2 n73_s2 (
    .F(n73_6),
    .I0(n7_8),
    .I1(n25_2) 
);
defparam n73_s2.INIT=4'h9;
  LUT2 n73_s3 (
    .F(n73_7),
    .I0(n40_8),
    .I1(n58_2) 
);
defparam n73_s3.INIT=4'h9;
  LUT2 n155_s2 (
    .F(n155_6),
    .I0(n89_8),
    .I1(n107_2) 
);
defparam n155_s2.INIT=4'h9;
  LUT2 n155_s3 (
    .F(n155_7),
    .I0(n122_8),
    .I1(n140_2) 
);
defparam n155_s3.INIT=4'h9;
  LUT2 n286_s2 (
    .F(n286_6),
    .I0(n220_7),
    .I1(n238_2) 
);
defparam n286_s2.INIT=4'h9;
  LUT2 n286_s3 (
    .F(n286_7),
    .I0(n253_7),
    .I1(n271_2) 
);
defparam n286_s3.INIT=4'h9;
  LUT2 n368_s2 (
    .F(n368_6),
    .I0(n302_7),
    .I1(n320_2) 
);
defparam n368_s2.INIT=4'h9;
  LUT2 n368_s3 (
    .F(n368_7),
    .I0(n335_7),
    .I1(n353_2) 
);
defparam n368_s3.INIT=4'h9;
  DFFRE ff_wait_cnt_14_s0 (
    .Q(ff_wait_cnt_0[14]),
    .D(n450_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_13_s0 (
    .Q(ff_wait_cnt_0[13]),
    .D(n451_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_12_s0 (
    .Q(ff_wait_cnt_0[12]),
    .D(n452_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_11_s0 (
    .Q(ff_wait_cnt_0[11]),
    .D(n453_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_10_s0 (
    .Q(ff_wait_cnt_0[10]),
    .D(n454_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_9_s0 (
    .Q(ff_wait_cnt_0[9]),
    .D(n455_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_8_s0 (
    .Q(ff_wait_cnt_0[8]),
    .D(n456_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_7_s0 (
    .Q(ff_wait_cnt_0[7]),
    .D(n457_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_6_s0 (
    .Q(ff_wait_cnt_0[6]),
    .D(n458_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_5_s0 (
    .Q(ff_wait_cnt_0[5]),
    .D(n459_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_4_s0 (
    .Q(ff_wait_cnt_0[4]),
    .D(n460_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_3_s0 (
    .Q(ff_wait_cnt_0[3]),
    .D(n461_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_2_s0 (
    .Q(ff_wait_cnt_0[2]),
    .D(n462_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_15_s0 (
    .Q(ff_wait_cnt[15]),
    .D(n449_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  pROM c_wait_table_505_c_wait_table_505_0_0_s (
    .DO({n259_5,n260_5,n261_5,n262_5,n263_5,n264_5,n265_5,n266_6,n220_7,n223_5,n224_5,n225_5,n226_5,n227_5,n228_5,n229_5,n230_5,n231_5,n232_5,n233_5,n187_7,n190_5,n191_5,n192_5,n193_5,n194_5,n195_5,n196_5,n197_5,n198_5,n199_5,n200_8}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_0_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_00=256'hF043C235396B14F1008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_01=256'h00800800BF60B4B7196914E1C653332B00800800008008000956D39A9D4F7331;
defparam c_wait_table_505_c_wait_table_505_0_0_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_0_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_1_s (
    .DO({n410_5,n411_5,n412_5,n413_5,n335_7,n338_5,n339_5,n340_5,n341_5,n342_5,n343_5,n344_5,n345_5,n346_5,n347_5,n348_7,n302_7,n305_5,n306_5,n307_5,n308_5,n309_5,n310_5,n311_5,n312_5,n313_5,n314_5,n315_5,n253_7,n256_5,n257_5,n258_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_1_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_00=256'hC2902AC3E55959D6080080080800800808008008080080080800800808008008;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_01=256'h08008008559F5ED5E53957D6E35637F40800800808008008F46B4AD5635F3894;
defparam c_wait_table_505_c_wait_table_505_0_1_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_1_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_2_s (
    .DO({n40_8,n43_6,n44_6,n45_6,n46_6,n47_6,n48_6,n49_6,n50_6,n51_6,n52_6,n53_6,n7_8,n10_6,n11_6,n12_6,n13_6,n14_6,n15_6,n16_6,n17_6,n18_6,n19_6,n20_8,n400_7,n403_5,n404_5,n405_5,n406_5,n407_5,n408_5,n409_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_2_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_00=256'h3A03CC2363267949800800808008008080080080800800808008008080080080;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_01=256'h800800805455644F6126594742C46734800800808008008046D4A23B40643E35;
defparam c_wait_table_505_c_wait_table_505_0_2_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_2_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_3_s (
    .DO({DO[31:24],n122_8,n125_6,n126_6,n127_6,n128_6,n129_6,n130_6,n131_6,n132_6,n133_6,n134_6,n135_6,n89_8,n92_6,n93_6,n94_6,n95_6,n96_6,n97_6,n98_6,n99_6,n100_6,n101_6,n102_7}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_3_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_00=256'h002802840056E59E008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_01=256'h00800800005135480054E57E0031732A0080080000800800003FF42B0031E339;
defparam c_wait_table_505_c_wait_table_505_0_3_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_3_s.RESET_MODE="SYNC";
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n20_8),
    .I3(GND),
    .CIN(GND) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n19_6),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n18_6),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n17_6),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n16_6),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n15_6),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n14_6),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n13_6),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n12_6),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n11_6),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n10_6),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n53_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n52_6),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n51_6),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n50_6),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n49_6),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n48_6),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n47_6),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n46_6),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n45_6),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n44_6),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n43_6),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n102_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n101_6),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n100_6),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n99_6),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n98_6),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n97_6),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n96_6),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n95_6),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n94_6),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n93_6),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n92_6),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n152_s (
    .SUM(n152_1),
    .COUT(n152_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n135_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n152_s.ALU_MODE=0;
  ALU n151_s (
    .SUM(n151_1),
    .COUT(n151_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n134_6),
    .I3(GND),
    .CIN(n152_2) 
);
defparam n151_s.ALU_MODE=0;
  ALU n150_s (
    .SUM(n150_1),
    .COUT(n150_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n133_6),
    .I3(GND),
    .CIN(n151_2) 
);
defparam n150_s.ALU_MODE=0;
  ALU n149_s (
    .SUM(n149_1),
    .COUT(n149_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n132_6),
    .I3(GND),
    .CIN(n150_2) 
);
defparam n149_s.ALU_MODE=0;
  ALU n148_s (
    .SUM(n148_1),
    .COUT(n148_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n131_6),
    .I3(GND),
    .CIN(n149_2) 
);
defparam n148_s.ALU_MODE=0;
  ALU n147_s (
    .SUM(n147_1),
    .COUT(n147_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n130_6),
    .I3(GND),
    .CIN(n148_2) 
);
defparam n147_s.ALU_MODE=0;
  ALU n146_s (
    .SUM(n146_1),
    .COUT(n146_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n129_6),
    .I3(GND),
    .CIN(n147_2) 
);
defparam n146_s.ALU_MODE=0;
  ALU n145_s (
    .SUM(n145_1),
    .COUT(n145_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n128_6),
    .I3(GND),
    .CIN(n146_2) 
);
defparam n145_s.ALU_MODE=0;
  ALU n144_s (
    .SUM(n144_1),
    .COUT(n144_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n127_6),
    .I3(GND),
    .CIN(n145_2) 
);
defparam n144_s.ALU_MODE=0;
  ALU n143_s (
    .SUM(n143_1),
    .COUT(n143_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n126_6),
    .I3(GND),
    .CIN(n144_2) 
);
defparam n143_s.ALU_MODE=0;
  ALU n142_s (
    .SUM(n142_1),
    .COUT(n142_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n125_6),
    .I3(GND),
    .CIN(n143_2) 
);
defparam n142_s.ALU_MODE=0;
  ALU n141_s (
    .SUM(n141_1),
    .COUT(n141_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n142_2) 
);
defparam n141_s.ALU_MODE=0;
  ALU n140_s (
    .SUM(n140_1),
    .COUT(n140_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n141_2) 
);
defparam n140_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n233_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_1),
    .COUT(n249_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n232_5),
    .I3(GND),
    .CIN(n250_2) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_1),
    .COUT(n248_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n231_5),
    .I3(GND),
    .CIN(n249_2) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_1),
    .COUT(n247_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n230_5),
    .I3(GND),
    .CIN(n248_2) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_1),
    .COUT(n246_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n229_5),
    .I3(GND),
    .CIN(n247_2) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_1),
    .COUT(n245_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n228_5),
    .I3(GND),
    .CIN(n246_2) 
);
defparam n245_s.ALU_MODE=0;
  ALU n244_s (
    .SUM(n244_1),
    .COUT(n244_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n227_5),
    .I3(GND),
    .CIN(n245_2) 
);
defparam n244_s.ALU_MODE=0;
  ALU n243_s (
    .SUM(n243_1),
    .COUT(n243_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n226_5),
    .I3(GND),
    .CIN(n244_2) 
);
defparam n243_s.ALU_MODE=0;
  ALU n242_s (
    .SUM(n242_1),
    .COUT(n242_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n225_5),
    .I3(GND),
    .CIN(n243_2) 
);
defparam n242_s.ALU_MODE=0;
  ALU n241_s (
    .SUM(n241_1),
    .COUT(n241_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n224_5),
    .I3(GND),
    .CIN(n242_2) 
);
defparam n241_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n223_5),
    .I3(GND),
    .CIN(n241_2) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_1),
    .COUT(n283_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n266_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_1),
    .COUT(n282_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n265_5),
    .I3(GND),
    .CIN(n283_2) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_1),
    .COUT(n281_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n264_5),
    .I3(GND),
    .CIN(n282_2) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n263_5),
    .I3(GND),
    .CIN(n281_2) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n262_5),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_1),
    .COUT(n278_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n261_5),
    .I3(GND),
    .CIN(n279_2) 
);
defparam n278_s.ALU_MODE=0;
  ALU n277_s (
    .SUM(n277_1),
    .COUT(n277_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n260_5),
    .I3(GND),
    .CIN(n278_2) 
);
defparam n277_s.ALU_MODE=0;
  ALU n276_s (
    .SUM(n276_1),
    .COUT(n276_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n259_5),
    .I3(GND),
    .CIN(n277_2) 
);
defparam n276_s.ALU_MODE=0;
  ALU n275_s (
    .SUM(n275_1),
    .COUT(n275_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n258_5),
    .I3(GND),
    .CIN(n276_2) 
);
defparam n275_s.ALU_MODE=0;
  ALU n274_s (
    .SUM(n274_1),
    .COUT(n274_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n257_5),
    .I3(GND),
    .CIN(n275_2) 
);
defparam n274_s.ALU_MODE=0;
  ALU n273_s (
    .SUM(n273_1),
    .COUT(n273_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n256_5),
    .I3(GND),
    .CIN(n274_2) 
);
defparam n273_s.ALU_MODE=0;
  ALU n272_s (
    .SUM(n272_1),
    .COUT(n272_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n273_2) 
);
defparam n272_s.ALU_MODE=0;
  ALU n271_s (
    .SUM(n271_1),
    .COUT(n271_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n272_2) 
);
defparam n271_s.ALU_MODE=0;
  ALU n332_s (
    .SUM(n332_1),
    .COUT(n332_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n332_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_1),
    .COUT(n331_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n314_5),
    .I3(GND),
    .CIN(n332_2) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_1),
    .COUT(n330_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n313_5),
    .I3(GND),
    .CIN(n331_2) 
);
defparam n330_s.ALU_MODE=0;
  ALU n329_s (
    .SUM(n329_1),
    .COUT(n329_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n312_5),
    .I3(GND),
    .CIN(n330_2) 
);
defparam n329_s.ALU_MODE=0;
  ALU n328_s (
    .SUM(n328_1),
    .COUT(n328_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n311_5),
    .I3(GND),
    .CIN(n329_2) 
);
defparam n328_s.ALU_MODE=0;
  ALU n327_s (
    .SUM(n327_1),
    .COUT(n327_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n310_5),
    .I3(GND),
    .CIN(n328_2) 
);
defparam n327_s.ALU_MODE=0;
  ALU n326_s (
    .SUM(n326_1),
    .COUT(n326_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n309_5),
    .I3(GND),
    .CIN(n327_2) 
);
defparam n326_s.ALU_MODE=0;
  ALU n325_s (
    .SUM(n325_1),
    .COUT(n325_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n308_5),
    .I3(GND),
    .CIN(n326_2) 
);
defparam n325_s.ALU_MODE=0;
  ALU n324_s (
    .SUM(n324_1),
    .COUT(n324_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n307_5),
    .I3(GND),
    .CIN(n325_2) 
);
defparam n324_s.ALU_MODE=0;
  ALU n323_s (
    .SUM(n323_1),
    .COUT(n323_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n306_5),
    .I3(GND),
    .CIN(n324_2) 
);
defparam n323_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_1),
    .COUT(n322_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n305_5),
    .I3(GND),
    .CIN(n323_2) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_1),
    .COUT(n321_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n322_2) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_2) 
);
defparam n320_s.ALU_MODE=0;
  ALU n365_s (
    .SUM(n365_1),
    .COUT(n365_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n348_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n365_s.ALU_MODE=0;
  ALU n364_s (
    .SUM(n364_1),
    .COUT(n364_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n347_5),
    .I3(GND),
    .CIN(n365_2) 
);
defparam n364_s.ALU_MODE=0;
  ALU n363_s (
    .SUM(n363_1),
    .COUT(n363_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n346_5),
    .I3(GND),
    .CIN(n364_2) 
);
defparam n363_s.ALU_MODE=0;
  ALU n362_s (
    .SUM(n362_1),
    .COUT(n362_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n345_5),
    .I3(GND),
    .CIN(n363_2) 
);
defparam n362_s.ALU_MODE=0;
  ALU n361_s (
    .SUM(n361_1),
    .COUT(n361_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n344_5),
    .I3(GND),
    .CIN(n362_2) 
);
defparam n361_s.ALU_MODE=0;
  ALU n360_s (
    .SUM(n360_1),
    .COUT(n360_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n343_5),
    .I3(GND),
    .CIN(n361_2) 
);
defparam n360_s.ALU_MODE=0;
  ALU n359_s (
    .SUM(n359_1),
    .COUT(n359_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n342_5),
    .I3(GND),
    .CIN(n360_2) 
);
defparam n359_s.ALU_MODE=0;
  ALU n358_s (
    .SUM(n358_1),
    .COUT(n358_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n341_5),
    .I3(GND),
    .CIN(n359_2) 
);
defparam n358_s.ALU_MODE=0;
  ALU n357_s (
    .SUM(n357_1),
    .COUT(n357_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n340_5),
    .I3(GND),
    .CIN(n358_2) 
);
defparam n357_s.ALU_MODE=0;
  ALU n356_s (
    .SUM(n356_1),
    .COUT(n356_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n339_5),
    .I3(GND),
    .CIN(n357_2) 
);
defparam n356_s.ALU_MODE=0;
  ALU n355_s (
    .SUM(n355_1),
    .COUT(n355_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n338_5),
    .I3(GND),
    .CIN(n356_2) 
);
defparam n355_s.ALU_MODE=0;
  ALU n354_s (
    .SUM(n354_1),
    .COUT(n354_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n355_2) 
);
defparam n354_s.ALU_MODE=0;
  ALU n353_s (
    .SUM(n353_1),
    .COUT(n353_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n354_2) 
);
defparam n353_s.ALU_MODE=0;
  ALU n430_s (
    .SUM(n430_1),
    .COUT(n430_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n413_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n430_s.ALU_MODE=0;
  ALU n429_s (
    .SUM(n429_1),
    .COUT(n429_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n412_5),
    .I3(GND),
    .CIN(n430_2) 
);
defparam n429_s.ALU_MODE=0;
  ALU n428_s (
    .SUM(n428_1),
    .COUT(n428_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n411_5),
    .I3(GND),
    .CIN(n429_2) 
);
defparam n428_s.ALU_MODE=0;
  ALU n427_s (
    .SUM(n427_1),
    .COUT(n427_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n410_5),
    .I3(GND),
    .CIN(n428_2) 
);
defparam n427_s.ALU_MODE=0;
  ALU n426_s (
    .SUM(n426_1),
    .COUT(n426_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n409_5),
    .I3(GND),
    .CIN(n427_2) 
);
defparam n426_s.ALU_MODE=0;
  ALU n425_s (
    .SUM(n425_1),
    .COUT(n425_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n408_5),
    .I3(GND),
    .CIN(n426_2) 
);
defparam n425_s.ALU_MODE=0;
  ALU n424_s (
    .SUM(n424_1),
    .COUT(n424_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n407_5),
    .I3(GND),
    .CIN(n425_2) 
);
defparam n424_s.ALU_MODE=0;
  ALU n423_s (
    .SUM(n423_1),
    .COUT(n423_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n406_5),
    .I3(GND),
    .CIN(n424_2) 
);
defparam n423_s.ALU_MODE=0;
  ALU n422_s (
    .SUM(n422_1),
    .COUT(n422_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n405_5),
    .I3(GND),
    .CIN(n423_2) 
);
defparam n422_s.ALU_MODE=0;
  ALU n421_s (
    .SUM(n421_1),
    .COUT(n421_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n404_5),
    .I3(GND),
    .CIN(n422_2) 
);
defparam n421_s.ALU_MODE=0;
  ALU n420_s (
    .SUM(n420_1),
    .COUT(n420_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n403_5),
    .I3(GND),
    .CIN(n421_2) 
);
defparam n420_s.ALU_MODE=0;
  ALU n419_s (
    .SUM(n419_1),
    .COUT(n419_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n420_2) 
);
defparam n419_s.ALU_MODE=0;
  ALU n418_s (
    .SUM(n418_1),
    .COUT(n418_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n419_2) 
);
defparam n418_s.ALU_MODE=0;
  ALU n417_s (
    .SUM(n417_1),
    .COUT(n417_0_COUT),
    .I0(GND),
    .I1(n400_7),
    .I3(GND),
    .CIN(n418_2) 
);
defparam n417_s.ALU_MODE=0;
  MUX2_LUT5 n171_s0 (
    .O(n171_3),
    .I0(n73_5),
    .I1(n155_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n172_s0 (
    .O(n172_3),
    .I0(n74_2),
    .I1(n156_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n173_s0 (
    .O(n173_3),
    .I0(n75_2),
    .I1(n157_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n174_s0 (
    .O(n174_3),
    .I0(n76_2),
    .I1(n158_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n175_s0 (
    .O(n175_3),
    .I0(n77_2),
    .I1(n159_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n78_2),
    .I1(n160_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n79_2),
    .I1(n161_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n178_s0 (
    .O(n178_3),
    .I0(n80_2),
    .I1(n162_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n179_s0 (
    .O(n179_3),
    .I0(n81_2),
    .I1(n163_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n180_s0 (
    .O(n180_3),
    .I0(n82_2),
    .I1(n164_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n181_s0 (
    .O(n181_3),
    .I0(n83_2),
    .I1(n165_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n182_s0 (
    .O(n182_3),
    .I0(n84_2),
    .I1(n166_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n183_s0 (
    .O(n183_3),
    .I0(n85_2),
    .I1(n167_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n184_s0 (
    .O(n184_3),
    .I0(n86_2),
    .I1(n168_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n384_s0 (
    .O(n384_3),
    .I0(n286_5),
    .I1(n368_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n385_s0 (
    .O(n385_3),
    .I0(n287_2),
    .I1(n369_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n386_s0 (
    .O(n386_3),
    .I0(n288_2),
    .I1(n370_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n387_s0 (
    .O(n387_3),
    .I0(n289_2),
    .I1(n371_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n388_s0 (
    .O(n388_3),
    .I0(n290_2),
    .I1(n372_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n389_s0 (
    .O(n389_3),
    .I0(n291_2),
    .I1(n373_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n390_s0 (
    .O(n390_3),
    .I0(n292_2),
    .I1(n374_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n391_s0 (
    .O(n391_3),
    .I0(n293_2),
    .I1(n375_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n392_s0 (
    .O(n392_3),
    .I0(n294_2),
    .I1(n376_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n393_s0 (
    .O(n393_3),
    .I0(n295_2),
    .I1(n377_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n394_s0 (
    .O(n394_3),
    .I0(n296_2),
    .I1(n378_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n395_s0 (
    .O(n395_3),
    .I0(n297_2),
    .I1(n379_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n396_s0 (
    .O(n396_3),
    .I0(n298_2),
    .I1(n380_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n397_s0 (
    .O(n397_3),
    .I0(n299_2),
    .I1(n381_2),
    .S0(reg_r8_sp_off_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_wait_control */
module vdp (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_bus_write,
  w_bus_valid,
  slot_reset_n_d,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_2,
  w_bus_address_3,
  w_bus_address_5,
  w_bus_address_6,
  w_bus_address_7,
  ff_rdata,
  w_bus_wdata,
  p_vdp_r_5_4,
  w_dram_oe_n,
  w_dram_we_n,
  w_bus_vdp_rdata_en,
  w_dram_address,
  w_dram_wdata,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_bus_write;
input w_bus_valid;
input slot_reset_n_d;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_2;
input w_bus_address_3;
input w_bus_address_5;
input w_bus_address_6;
input w_bus_address_7;
input [7:0] ff_rdata;
input [7:0] w_bus_wdata;
output p_vdp_r_5_4;
output w_dram_oe_n;
output w_dram_we_n;
output w_bus_vdp_rdata_en;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [10:1] w_vdp_hcounter;
output [1:0] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire w_write;
wire w_read;
wire n76_6;
wire n168_3;
wire n175_3;
wire n261_12;
wire ff_bwindow_x_6;
wire ff_prewindow_x_6;
wire ff_bwindow_y_7;
wire w_write_4;
wire n76_7;
wire n76_8;
wire n168_4;
wire n168_5;
wire n261_13;
wire ff_bwindow_x_7;
wire ff_prewindow_x_7;
wire ff_bwindow_y_8;
wire ff_bwindow_y_9;
wire w_write_5;
wire n76_9;
wire n168_6;
wire n168_7;
wire n168_8;
wire n168_9;
wire n168_10;
wire ff_bwindow_y_10;
wire ff_bwindow_y_11;
wire n168_11;
wire n168_12;
wire n168_13;
wire n168_14;
wire ff_bwindow_y_12;
wire ff_bwindow_x;
wire ff_bwindow_y;
wire ff_bwindow;
wire ff_prewindow_x;
wire w_vdp_command_drive;
wire n494_25;
wire w_vram_data_3_8;
wire w_vram_data_4_7;
wire w_vram_data_7_6;
wire n272_9;
wire n1413_8;
wire w_vdpcmd_vram_read_ack;
wire w_vram_write_ack;
wire w_vdpcmd_vram_write_ack;
wire n1411_5;
wire n914_15;
wire n1370_7;
wire n918_10;
wire n915_12;
wire w_window_x;
wire w_prewindow_y;
wire w_prewindow_y_sp;
wire n1171_2;
wire n1170_2;
wire n1169_2;
wire n1168_2;
wire n1167_2;
wire n1166_2;
wire n1165_2;
wire n1164_2;
wire ff_pre_x_cnt_8_5;
wire n553_4;
wire n969_5;
wire n1470_6;
wire n550_6;
wire n973_6;
wire n1607_5;
wire n228_7;
wire n227_10;
wire n226_12;
wire ff_tx_vram_read_en;
wire ff_tx_vram_read_en2;
wire n100_6;
wire n100_8;
wire n1017_7;
wire n1011_7;
wire n1018_6;
wire n520_4;
wire n570_4;
wire ff_pattern_generator_7_7;
wire n586_6;
wire ff_pattern_generator_7_9;
wire w_yjk_en;
wire pcolorcode_7_6;
wire n575_15;
wire pcolorcode_7_10;
wire n1514_4;
wire n13_5;
wire w_sp_vram_accessing;
wire w_sp_color_code_en;
wire n2432_5;
wire n1561_5;
wire ff_sp_predraw_end_10;
wire n1551_10;
wire n1561_7;
wire n1582_6;
wire n251_26;
wire reg_r1_disp_on_Z;
wire w_palette_we;
wire w_vram_write_req;
wire reg_r1_sp_size_Z;
wire reg_r1_sp_zoom_Z;
wire reg_r1_bl_clks_Z;
wire reg_r8_sp_off_Z;
wire reg_r8_col0_on_Z;
wire reg_r9_pal_mode_Z;
wire reg_r9_interlace_mode_Z;
wire reg_r9_y_dots_Z;
wire reg_r25_cmd_Z;
wire reg_r25_yae_Z;
wire reg_r25_yjk_Z;
wire reg_r25_msk_Z;
wire w_vdpcmd_reg_write_req;
wire w_vdpcmd_tr_clr_req;
wire w_vram_rd_req;
wire w_vdp_mode_is_highres;
wire n1208_4;
wire n1211_4;
wire w_vram_addr_set_req;
wire n1234_8;
wire n1167_7;
wire n1371_11;
wire ff_vram_wr_req;
wire n313_5;
wire ff_state_0_13;
wire n1786_7;
wire n1976_9;
wire w_vdpcmd_reg_write_ack;
wire w_vdpcmd_tr_clr_ack;
wire n2386_8;
wire n3500_5;
wire [7:0] w_vdpcmd_vram_rdata;
wire [16:16] ff_dram_address;
wire [7:0] w_vram_data_Z;
wire [0:0] w_hcounter;
wire [10:2] w_vcounter;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [5:5] ff_pre_x_cnt_start1;
wire [8:0] w_pre_dot_counter_x;
wire [8:0] w_pre_dot_counter_yp;
wire [7:0] w_pre_dot_counter_y;
wire [3:0] w_palette_rd_address;
wire [16:0] w_vram_address_text12;
wire [3:0] w_color_code_text12;
wire [16:0] w_vram_address_graphic123m;
wire [3:0] w_color_code_graphic123m;
wire [7:0] w_color_code_graphic4567;
wire [5:0] w_yjk_r;
wire [5:0] w_yjk_g;
wire [5:0] w_yjk_b;
wire [16:0] w_vram_address_graphic4567;
wire [16:2] ff_y_test_address;
wire [16:0] ff_preread_address;
wire [3:0] w_sp_color_code;
wire [1:0] ff_main_state;
wire [4:0] w_palette_rdata_r;
wire [4:0] w_palette_rdata_g;
wire [4:0] w_palette_rdata_b;
wire [3:1] reg_r0_disp_mode;
wire [1:0] reg_r1_disp_mode;
wire [7:3] reg_r26_h_scroll_Z;
wire [6:0] reg_r2_pattern_name_Z;
wire [16:0] w_vram_address_cpu;
wire [7:0] w_vram_wdata_cpu;
wire [5:0] reg_r4_pattern_generator_Z;
wire [7:0] reg_r12_blink_mode_Z;
wire [7:0] reg_r13_blink_period_Z;
wire [5:0] reg_r6_sp_gen_addr_Z;
wire [7:0] reg_r7_frame_col_Z;
wire [10:0] reg_r10r3_color_Z;
wire [9:0] reg_r11r5_sp_atr_addr_Z;
wire [7:0] reg_r18_adj;
wire [7:0] reg_r23_vstart_line_Z;
wire [2:0] reg_r27_h_scroll_Z;
wire [3:0] w_vdpcmd_reg_num;
wire [7:0] w_vdpcmd_reg_data;
wire [4:2] w_palette_wdata_r;
wire [4:2] w_palette_wdata_b;
wire [4:2] w_palette_wdata_g;
wire [3:0] w_palette_wr_address;
wire [7:0] w_vdpcmd_vram_wdata;
wire [16:0] w_vdpcmd_vram_address;
wire [7:4] w_current_vdp_command_c;
wire [15:15] ff_wait_cnt;
wire VCC;
wire GND;
  LUT2 w_write_s0 (
    .F(w_write),
    .I0(w_bus_write),
    .I1(w_write_4) 
);
defparam w_write_s0.INIT=4'h8;
  LUT2 w_read_s0 (
    .F(w_read),
    .I0(w_bus_write),
    .I1(w_write_4) 
);
defparam w_read_s0.INIT=4'h4;
  LUT4 n76_s3 (
    .F(n76_6),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(n76_7),
    .I3(n76_8) 
);
defparam n76_s3.INIT=16'h1000;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(n168_4),
    .I1(n168_5),
    .I2(w_vcounter[3]) 
);
defparam n168_s0.INIT=8'h3A;
  LUT2 n175_s0 (
    .F(n175_3),
    .I0(ff_bwindow_x),
    .I1(ff_bwindow_y) 
);
defparam n175_s0.INIT=4'h8;
  LUT2 n261_s9 (
    .F(n261_12),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13) 
);
defparam n261_s9.INIT=4'h8;
  LUT3 ff_bwindow_x_s2 (
    .F(ff_bwindow_x_6),
    .I0(n76_6),
    .I1(ff_bwindow_x_7),
    .I2(w_vdp_enable) 
);
defparam ff_bwindow_x_s2.INIT=8'hE0;
  LUT3 ff_prewindow_x_s2 (
    .F(ff_prewindow_x_6),
    .I0(ff_prewindow_x_7),
    .I1(n261_13),
    .I2(ff_pre_x_cnt_8_5) 
);
defparam ff_prewindow_x_s2.INIT=8'h40;
  LUT4 ff_bwindow_y_s3 (
    .F(ff_bwindow_y_7),
    .I0(ff_bwindow_y_8),
    .I1(n168_3),
    .I2(ff_bwindow_y_9),
    .I3(w_vdp_enable) 
);
defparam ff_bwindow_y_s3.INIT=16'hFE00;
  LUT4 w_write_s1 (
    .F(w_write_4),
    .I0(w_bus_address_2),
    .I1(w_bus_valid),
    .I2(w_write_5),
    .I3(w_bus_address_3) 
);
defparam w_write_s1.INIT=16'h4000;
  LUT3 n76_s4 (
    .F(n76_7),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[9]),
    .I2(w_vdp_hcounter[6]) 
);
defparam n76_s4.INIT=8'h10;
  LUT4 n76_s5 (
    .F(n76_8),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_vdp_hcounter[3]),
    .I3(n76_9) 
);
defparam n76_s5.INIT=16'h1000;
  LUT4 n168_s1 (
    .F(n168_4),
    .I0(w_vdp_vcounter[0]),
    .I1(n168_6),
    .I2(n168_7),
    .I3(n168_8) 
);
defparam n168_s1.INIT=16'h4000;
  LUT4 n168_s2 (
    .F(n168_5),
    .I0(n168_9),
    .I1(n168_10),
    .I2(w_vcounter[4]),
    .I3(w_vcounter[5]) 
);
defparam n168_s2.INIT=16'hF53F;
  LUT4 n261_s10 (
    .F(n261_13),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n553_4) 
);
defparam n261_s10.INIT=16'h8000;
  LUT3 ff_bwindow_x_s3 (
    .F(ff_bwindow_x_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(n1470_6) 
);
defparam ff_bwindow_x_s3.INIT=8'h40;
  LUT4 ff_prewindow_x_s3 (
    .F(ff_prewindow_x_7),
    .I0(w_vdp_hcounter[2]),
    .I1(reg_r9_pal_mode_Z),
    .I2(w_vdp_hcounter[3]),
    .I3(n550_6) 
);
defparam ff_prewindow_x_s3.INIT=16'h9000;
  LUT4 ff_bwindow_y_s4 (
    .F(ff_bwindow_y_8),
    .I0(w_vcounter[3]),
    .I1(w_vcounter[4]),
    .I2(w_vcounter[5]),
    .I3(n168_9) 
);
defparam ff_bwindow_y_s4.INIT=16'h0100;
  LUT4 ff_bwindow_y_s5 (
    .F(ff_bwindow_y_9),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_vcounter[0]),
    .I2(ff_bwindow_y_10),
    .I3(ff_bwindow_y_11) 
);
defparam ff_bwindow_y_s5.INIT=16'h4000;
  LUT3 w_write_s2 (
    .F(w_write_5),
    .I0(w_bus_address_5),
    .I1(w_bus_address_6),
    .I2(w_bus_address_7) 
);
defparam w_write_s2.INIT=8'h10;
  LUT3 n76_s6 (
    .F(n76_9),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[10]),
    .I2(w_vdp_hcounter[7]) 
);
defparam n76_s6.INIT=8'h10;
  LUT3 n168_s3 (
    .F(n168_6),
    .I0(w_vcounter[6]),
    .I1(reg_r9_pal_mode_Z),
    .I2(w_vcounter[2]) 
);
defparam n168_s3.INIT=8'h10;
  LUT4 n168_s4 (
    .F(n168_7),
    .I0(w_vcounter[7]),
    .I1(w_vcounter[8]),
    .I2(w_vcounter[10]),
    .I3(w_vcounter[9]) 
);
defparam n168_s4.INIT=16'h0100;
  LUT4 n168_s5 (
    .F(n168_8),
    .I0(w_vdp_vcounter[1]),
    .I1(reg_r9_interlace_mode_Z),
    .I2(w_vcounter[5]),
    .I3(w_vcounter[4]) 
);
defparam n168_s5.INIT=16'h9000;
  LUT4 n168_s6 (
    .F(n168_9),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[6]),
    .I2(n168_11),
    .I3(n168_12) 
);
defparam n168_s6.INIT=16'h1000;
  LUT4 n168_s7 (
    .F(n168_10),
    .I0(w_vdp_vcounter[0]),
    .I1(n168_13),
    .I2(w_vdp_vcounter[1]),
    .I3(n168_14) 
);
defparam n168_s7.INIT=16'h4000;
  LUT2 ff_bwindow_y_s6 (
    .F(ff_bwindow_y_10),
    .I0(reg_r9_interlace_mode_Z),
    .I1(n168_7) 
);
defparam ff_bwindow_y_s6.INIT=4'h8;
  LUT4 ff_bwindow_y_s7 (
    .F(ff_bwindow_y_11),
    .I0(ff_bwindow_y_12),
    .I1(w_vcounter[4]),
    .I2(w_vcounter[6]),
    .I3(reg_r9_pal_mode_Z) 
);
defparam ff_bwindow_y_s7.INIT=16'h4001;
  LUT2 n168_s8 (
    .F(n168_11),
    .I0(w_vcounter[7]),
    .I1(w_vcounter[8]) 
);
defparam n168_s8.INIT=4'h1;
  LUT4 n168_s9 (
    .F(n168_12),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[9]),
    .I3(w_vcounter[10]) 
);
defparam n168_s9.INIT=16'h0001;
  LUT3 n168_s10 (
    .F(n168_13),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[7]),
    .I2(reg_r9_pal_mode_Z) 
);
defparam n168_s10.INIT=8'h40;
  LUT4 n168_s11 (
    .F(n168_14),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[6]),
    .I2(w_vcounter[10]),
    .I3(w_vcounter[9]) 
);
defparam n168_s11.INIT=16'h0100;
  LUT4 ff_bwindow_y_s8 (
    .F(ff_bwindow_y_12),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[5]),
    .I2(w_vcounter[3]),
    .I3(w_vcounter[2]) 
);
defparam ff_bwindow_y_s8.INIT=16'hEFF7;
  DFFRE ff_bwindow_x_s0 (
    .Q(ff_bwindow_x),
    .D(n76_6),
    .CLK(w_video_clk),
    .CE(ff_bwindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_y_s0 (
    .Q(ff_bwindow_y),
    .D(n168_3),
    .CLK(w_video_clk),
    .CE(ff_bwindow_y_7),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_s0 (
    .Q(ff_bwindow),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_prewindow_x_s0 (
    .Q(ff_prewindow_x),
    .D(n261_12),
    .CLK(w_video_clk),
    .CE(ff_prewindow_x_6),
    .RESET(n36_6) 
);
  INV p_vdp_r_5_s2 (
    .O(p_vdp_r_5_4),
    .I(ff_bwindow) 
);
  vdp_color_bus u_vdp_color_bus (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .n1551_10(n1551_10),
    .n1561_7(n1561_7),
    .n1582_6(n1582_6),
    .n520_4(n520_4),
    .pcolorcode_7_10(pcolorcode_7_10),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vram_write_req(w_vram_write_req),
    .n227_10(n227_10),
    .pcolorcode_7_6(pcolorcode_7_6),
    .n251_26(n251_26),
    .n1786_7(n1786_7),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .ff_state_0_13(ff_state_0_13),
    .ff_prewindow_x(ff_prewindow_x),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .n570_4(n570_4),
    .ff_vram_wr_req(ff_vram_wr_req),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .n226_12(n226_12),
    .n1234_8(n1234_8),
    .n2386_8(n2386_8),
    .n1208_4(n1208_4),
    .n1211_4(n1211_4),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .ff_rdata(ff_rdata[7:0]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .ff_wait_cnt(ff_wait_cnt[15]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16]),
    .ff_main_state(ff_main_state[1:0]),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_vdp_command_drive(w_vdp_command_drive),
    .n494_25(n494_25),
    .w_vram_data_3_8(w_vram_data_3_8),
    .w_vram_data_4_7(w_vram_data_4_7),
    .w_vram_data_7_6(w_vram_data_7_6),
    .n272_9(n272_9),
    .n1413_8(n1413_8),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vram_write_ack(w_vram_write_ack),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n1411_5(n1411_5),
    .n914_15(n914_15),
    .n1370_7(n1370_7),
    .n918_10(n918_10),
    .n915_12(n915_12),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0])
);
  vdp_ssg u_vdp_ssg (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .n36_6(n36_6),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .n261_13(n261_13),
    .n1011_7(n1011_7),
    .n261_12(n261_12),
    .n76_8(n76_8),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .n76_9(n76_9),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .slot_reset_n_d(slot_reset_n_d),
    .n100_8(n100_8),
    .ff_sp_predraw_end_10(ff_sp_predraw_end_10),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .n1171_2(n1171_2),
    .n1170_2(n1170_2),
    .n1169_2(n1169_2),
    .n1168_2(n1168_2),
    .n1167_2(n1167_2),
    .n1166_2(n1166_2),
    .n1165_2(n1165_2),
    .n1164_2(n1164_2),
    .ff_pre_x_cnt_8_5(ff_pre_x_cnt_8_5),
    .n553_4(n553_4),
    .n969_5(n969_5),
    .n1470_6(n1470_6),
    .n550_6(n550_6),
    .n973_6(n973_6),
    .n1607_5(n1607_5),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vcounter(w_vcounter[10:2]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_yp_0(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_yp_6(w_pre_dot_counter_yp[6]),
    .w_pre_dot_counter_yp_7(w_pre_dot_counter_yp[7]),
    .w_pre_dot_counter_yp_8(w_pre_dot_counter_yp[8]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0])
);
  vdp_color_decoder u_vdp_color_decoder (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_yjk_en(w_yjk_en),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n1786_7(n1786_7),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .n272_9(n272_9),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_dot_state(w_dot_state[1:0]),
    .w_color_code_text12(w_color_code_text12[3:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n228_7(n228_7),
    .n227_10(n227_10),
    .n226_12(n226_12),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0])
);
  vdp_text12 u_vdp_text12 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vdp_enable(w_vdp_enable),
    .n520_4(n520_4),
    .n973_6(n973_6),
    .ff_sp_predraw_end_10(ff_sp_predraw_end_10),
    .n969_5(n969_5),
    .slot_reset_n_d(slot_reset_n_d),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[2:0]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:6]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .n100_6(n100_6),
    .n100_8(n100_8),
    .n1017_7(n1017_7),
    .n1011_7(n1011_7),
    .n1018_6(n1018_6),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .w_color_code_text12(w_color_code_text12[3:0])
);
  vdp_graphic123m u_vdp_graphic123m (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1017_7(n1017_7),
    .n1514_4(n1514_4),
    .w_vdp_enable(w_vdp_enable),
    .n1018_6(n1018_6),
    .n1561_5(n1561_5),
    .n313_5(n313_5),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n520_4(n520_4),
    .n570_4(n570_4),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n586_6(n586_6),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0])
);
  vdp_graphic4567 u_vdp_graphic4567 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1017_7(n1017_7),
    .w_vdp_enable(w_vdp_enable),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n1011_7(n1011_7),
    .n100_6(n100_6),
    .n1018_6(n1018_6),
    .n586_6(n586_6),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .n520_4(n520_4),
    .n1976_9(n1976_9),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n494_25(n494_25),
    .n2432_5(n2432_5),
    .n570_4(n570_4),
    .n313_5(n313_5),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:2]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_dot_state(w_dot_state[1:0]),
    .ff_dram_address(ff_dram_address[16]),
    .ff_rdata(ff_rdata[7:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[6:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_yjk_en(w_yjk_en),
    .pcolorcode_7_6(pcolorcode_7_6),
    .n575_15(n575_15),
    .pcolorcode_7_10(pcolorcode_7_10),
    .n1514_4(n1514_4),
    .n13_5(n13_5),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16])
);
  vdp_sprite u_vdp_sprite (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n520_4(n520_4),
    .w_vram_data_3_8(w_vram_data_3_8),
    .w_vram_data_4_7(w_vram_data_4_7),
    .w_vram_data_7_6(w_vram_data_7_6),
    .n1018_6(n1018_6),
    .n494_25(n494_25),
    .n1017_7(n1017_7),
    .ff_bwindow_y(ff_bwindow_y),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .w_vdp_enable(w_vdp_enable),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .n100_6(n100_6),
    .n1011_7(n1011_7),
    .slot_reset_n_d(slot_reset_n_d),
    .n1170_2(n1170_2),
    .n1171_2(n1171_2),
    .n1169_2(n1169_2),
    .n1168_2(n1168_2),
    .n1167_2(n1167_2),
    .n1166_2(n1166_2),
    .n1165_2(n1165_2),
    .n1164_2(n1164_2),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .n100_8(n100_8),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n13_5(n13_5),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .ff_rdata(ff_rdata[7:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_x_0(w_pre_dot_counter_x[0]),
    .w_pre_dot_counter_x_1(w_pre_dot_counter_x[1]),
    .w_pre_dot_counter_x_2(w_pre_dot_counter_x[2]),
    .w_pre_dot_counter_x_3(w_pre_dot_counter_x[3]),
    .w_pre_dot_counter_x_4(w_pre_dot_counter_x[4]),
    .w_pre_dot_counter_x_8(w_pre_dot_counter_x[8]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_dram_address(ff_dram_address[16]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:2]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_sp_color_code_en(w_sp_color_code_en),
    .n2432_5(n2432_5),
    .n1561_5(n1561_5),
    .ff_sp_predraw_end_10(ff_sp_predraw_end_10),
    .n1551_10(n1551_10),
    .n1561_7(n1561_7),
    .n1582_6(n1582_6),
    .n251_26(n251_26),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .ff_main_state(ff_main_state[1:0])
);
  vdp_ram_palette u_vdp_palette_ram (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_we(w_palette_we),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0]),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0])
);
  vdp_register u_vdp_register (
    .w_video_clk(w_video_clk),
    .n1607_5(n1607_5),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_write(w_write),
    .w_read(w_read),
    .n915_12(n915_12),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_write(w_bus_write),
    .w_write_4(w_write_4),
    .n914_15(n914_15),
    .n1370_7(n1370_7),
    .w_vram_write_ack(w_vram_write_ack),
    .n3500_5(n3500_5),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address({w_bus_address_1,w_bus_address_0}),
    .w_dot_state(w_dot_state[1:0]),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_palette_we(w_palette_we),
    .w_vram_write_req(w_vram_write_req),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n1208_4(n1208_4),
    .n1211_4(n1211_4),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .n1234_8(n1234_8),
    .n1167_7(n1167_7),
    .n1371_11(n1371_11),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0])
);
  vdp_command u_vdp_command (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n918_10(n918_10),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n228_7(n228_7),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .n575_15(n575_15),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .n1413_8(n1413_8),
    .n1371_11(n1371_11),
    .n1167_7(n1167_7),
    .n1411_5(n1411_5),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .ff_vram_wr_req(ff_vram_wr_req),
    .n313_5(n313_5),
    .ff_state_0_13(ff_state_0_13),
    .n1786_7(n1786_7),
    .n1976_9(n1976_9),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n2386_8(n2386_8),
    .n3500_5(n3500_5),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4])
);
  vdp_wait_control u_vdp_wait_control (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_command_drive(w_vdp_command_drive),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4]),
    .ff_wait_cnt(ff_wait_cnt[15])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module vdp_inst (
  w_video_clk,
  n36_6,
  w_dram_rdata_en,
  slot_reset_n_d,
  w_bus_write,
  w_bus_valid,
  w_dram_rdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_2,
  w_bus_address_3,
  w_bus_address_5,
  w_bus_address_6,
  w_bus_address_7,
  w_bus_wdata,
  w_dram_write,
  w_dram_valid,
  w_vdp_enable,
  p_vdp_r_5_4,
  w_bus_vdp_rdata_en,
  w_dram_address_Z,
  w_dram_wdata_Z,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input w_dram_rdata_en;
input slot_reset_n_d;
input w_bus_write;
input w_bus_valid;
input [7:0] w_dram_rdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_2;
input w_bus_address_3;
input w_bus_address_5;
input w_bus_address_6;
input w_bus_address_7;
input [7:0] w_bus_wdata;
output w_dram_write;
output w_dram_valid;
output w_vdp_enable;
output p_vdp_r_5_4;
output w_bus_vdp_rdata_en;
output [13:0] w_dram_address_Z;
output [7:0] w_dram_wdata_Z;
output [10:1] w_vdp_hcounter;
output [1:0] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire n332_4;
wire n415_4;
wire n400_4;
wire n22_9;
wire ff_write_8;
wire ff_initial_busy;
wire w_dram_oe_n;
wire w_dram_we_n;
wire [7:0] ff_rdata;
wire [13:0] w_dram_address;
wire [7:0] w_dram_wdata;
wire VCC;
wire GND;
  LUT2 n332_s1 (
    .F(n332_4),
    .I0(w_dram_oe_n),
    .I1(w_dram_we_n) 
);
defparam n332_s1.INIT=4'h7;
  LUT2 n415_s1 (
    .F(n415_4),
    .I0(w_dram_valid),
    .I1(slot_reset_n_d) 
);
defparam n415_s1.INIT=4'hB;
  LUT3 n400_s1 (
    .F(n400_4),
    .I0(w_dram_we_n),
    .I1(w_dram_valid),
    .I2(w_dram_oe_n) 
);
defparam n400_s1.INIT=8'h10;
  LUT2 n22_s4 (
    .F(n22_9),
    .I0(ff_initial_busy),
    .I1(slot_reset_n_d) 
);
defparam n22_s4.INIT=4'h4;
  LUT3 ff_write_s4 (
    .F(ff_write_8),
    .I0(w_dram_valid),
    .I1(w_dram_oe_n),
    .I2(w_dram_we_n) 
);
defparam ff_write_s4.INIT=8'h15;
  DFFRE ff_address_13_s0 (
    .Q(w_dram_address_Z[13]),
    .D(w_dram_address[13]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(w_dram_address_Z[12]),
    .D(w_dram_address[12]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(w_dram_address_Z[11]),
    .D(w_dram_address[11]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(w_dram_address_Z[10]),
    .D(w_dram_address[10]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(w_dram_address_Z[9]),
    .D(w_dram_address[9]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(w_dram_address_Z[8]),
    .D(w_dram_address[8]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(w_dram_address_Z[7]),
    .D(w_dram_address[7]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(w_dram_address_Z[6]),
    .D(w_dram_address[6]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(w_dram_address_Z[5]),
    .D(w_dram_address[5]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(w_dram_address_Z[4]),
    .D(w_dram_address[4]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(w_dram_address_Z[3]),
    .D(w_dram_address[3]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(w_dram_address_Z[2]),
    .D(w_dram_address[2]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(w_dram_address_Z[1]),
    .D(w_dram_address[1]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(w_dram_address_Z[0]),
    .D(w_dram_address[0]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_write_s0 (
    .Q(w_dram_write),
    .D(w_dram_oe_n),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_valid_s0 (
    .Q(w_dram_valid),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(n332_4),
    .RESET(n415_4) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(w_dram_wdata_Z[7]),
    .D(w_dram_wdata[7]),
    .CLK(w_video_clk),
    .CE(n400_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(w_dram_wdata_Z[6]),
    .D(w_dram_wdata[6]),
    .CLK(w_video_clk),
    .CE(n400_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(w_dram_wdata_Z[5]),
    .D(w_dram_wdata[5]),
    .CLK(w_video_clk),
    .CE(n400_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(w_dram_wdata_Z[4]),
    .D(w_dram_wdata[4]),
    .CLK(w_video_clk),
    .CE(n400_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(w_dram_wdata_Z[3]),
    .D(w_dram_wdata[3]),
    .CLK(w_video_clk),
    .CE(n400_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(w_dram_wdata_Z[2]),
    .D(w_dram_wdata[2]),
    .CLK(w_video_clk),
    .CE(n400_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(w_dram_wdata_Z[1]),
    .D(w_dram_wdata[1]),
    .CLK(w_video_clk),
    .CE(n400_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(w_dram_wdata_Z[0]),
    .D(w_dram_wdata[0]),
    .CLK(w_video_clk),
    .CE(n400_4),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_dram_rdata[7]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_dram_rdata[6]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_dram_rdata[5]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_dram_rdata[4]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_dram_rdata[3]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_dram_rdata[2]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_dram_rdata[1]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_dram_rdata[0]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFF ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(n36_6),
    .CLK(w_video_clk) 
);
  DFFR ff_enable_s1 (
    .Q(w_vdp_enable),
    .D(n22_9),
    .CLK(w_video_clk),
    .RESET(w_vdp_enable) 
);
  vdp u_v9958_core (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_address_0(w_bus_address_0),
    .w_bus_address_1(w_bus_address_1),
    .w_bus_address_2(w_bus_address_2),
    .w_bus_address_3(w_bus_address_3),
    .w_bus_address_5(w_bus_address_5),
    .w_bus_address_6(w_bus_address_6),
    .w_bus_address_7(w_bus_address_7),
    .ff_rdata(ff_rdata[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_inst */
module video_ram_line_buffer (
  w_video_clk,
  w_even_enable,
  ff_we_e,
  ff_re,
  w_vdp_enable,
  ff_addr_e,
  ff_d,
  w_vdp_vcounter,
  ff_re_0,
  out_e
)
;
input w_video_clk;
input w_even_enable;
input ff_we_e;
input ff_re;
input w_vdp_enable;
input [9:0] ff_addr_e;
input [17:0] ff_d;
input [1:1] w_vdp_vcounter;
output ff_re_0;
output [17:0] out_e;
wire n15_4;
wire n85_9;
wire ff_we;
wire ff_q_0_77;
wire [17:0] ff_q;
wire [9:0] ff_address;
wire [17:0] ff_d_0;
wire [17:0] ff_q_b;
wire [35:18] DO;
wire VCC;
wire GND;
  LUT2 n15_s1 (
    .F(n15_4),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam n15_s1.INIT=4'h1;
  LUT2 ff_q_17_s2 (
    .F(ff_q[17]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s2.INIT=4'h4;
  LUT2 ff_q_16_s2 (
    .F(ff_q[16]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s2.INIT=4'h4;
  LUT2 ff_q_15_s2 (
    .F(ff_q[15]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s2.INIT=4'h4;
  LUT2 ff_q_14_s2 (
    .F(ff_q[14]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s2.INIT=4'h4;
  LUT2 ff_q_13_s2 (
    .F(ff_q[13]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s2.INIT=4'h4;
  LUT2 ff_q_12_s2 (
    .F(ff_q[12]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s2.INIT=4'h4;
  LUT2 ff_q_11_s2 (
    .F(ff_q[11]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s2.INIT=4'h4;
  LUT2 ff_q_10_s2 (
    .F(ff_q[10]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s2.INIT=4'h4;
  LUT2 ff_q_9_s2 (
    .F(ff_q[9]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s2.INIT=4'h4;
  LUT2 ff_q_8_s2 (
    .F(ff_q[8]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s2.INIT=4'h4;
  LUT2 ff_q_7_s2 (
    .F(ff_q[7]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s2.INIT=4'h4;
  LUT2 ff_q_6_s2 (
    .F(ff_q[6]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s2.INIT=4'h4;
  LUT2 ff_q_5_s2 (
    .F(ff_q[5]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s2.INIT=4'h4;
  LUT2 ff_q_4_s2 (
    .F(ff_q[4]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s2.INIT=4'h4;
  LUT2 ff_q_3_s2 (
    .F(ff_q[3]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s2.INIT=4'h4;
  LUT2 ff_q_2_s2 (
    .F(ff_q[2]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s2.INIT=4'h4;
  LUT2 ff_q_1_s2 (
    .F(ff_q[1]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s2.INIT=4'h4;
  LUT2 ff_q_0_s65 (
    .F(ff_q[0]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s65.INIT=4'h4;
  LUT3 n85_s5 (
    .F(n85_9),
    .I0(ff_re_0),
    .I1(ff_q_0_77),
    .I2(ff_we) 
);
defparam n85_s5.INIT=8'hC5;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_e[8]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_e[7]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_e[6]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_e[5]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_e[4]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_e[3]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_e[2]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_e[1]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_e[0]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_e),
    .CLK(w_video_clk),
    .RESET(n15_4) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFF ff_re_s0 (
    .Q(ff_re_0),
    .D(ff_re),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(w_video_clk) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_e[9]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFF ff_q_0_s66 (
    .Q(ff_q_0_77),
    .D(n85_9),
    .CLK(w_video_clk) 
);
defparam ff_q_0_s66.INIT=1'b0;
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],ff_q_b[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer */
module video_ram_line_buffer_0 (
  w_video_clk,
  w_odd_enable,
  ff_we_o,
  w_vdp_enable,
  ff_re,
  ff_addr_o,
  ff_d,
  w_vdp_vcounter,
  out_o
)
;
input w_video_clk;
input w_odd_enable;
input ff_we_o;
input w_vdp_enable;
input ff_re;
input [9:0] ff_addr_o;
input [17:0] ff_d;
input [1:1] w_vdp_vcounter;
output [17:0] out_o;
wire n15_4;
wire n85_9;
wire ff_we;
wire ff_q_0_77;
wire [17:0] ff_q;
wire [9:0] ff_address;
wire [17:0] ff_d_0;
wire [17:0] ff_q_b;
wire [35:18] DO;
wire VCC;
wire GND;
  LUT2 n15_s1 (
    .F(n15_4),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam n15_s1.INIT=4'h4;
  LUT2 ff_q_17_s2 (
    .F(ff_q[17]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s2.INIT=4'h4;
  LUT2 ff_q_16_s2 (
    .F(ff_q[16]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s2.INIT=4'h4;
  LUT2 ff_q_15_s2 (
    .F(ff_q[15]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s2.INIT=4'h4;
  LUT2 ff_q_14_s2 (
    .F(ff_q[14]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s2.INIT=4'h4;
  LUT2 ff_q_13_s2 (
    .F(ff_q[13]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s2.INIT=4'h4;
  LUT2 ff_q_12_s2 (
    .F(ff_q[12]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s2.INIT=4'h4;
  LUT2 ff_q_11_s2 (
    .F(ff_q[11]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s2.INIT=4'h4;
  LUT2 ff_q_10_s2 (
    .F(ff_q[10]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s2.INIT=4'h4;
  LUT2 ff_q_9_s2 (
    .F(ff_q[9]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s2.INIT=4'h4;
  LUT2 ff_q_8_s2 (
    .F(ff_q[8]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s2.INIT=4'h4;
  LUT2 ff_q_7_s2 (
    .F(ff_q[7]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s2.INIT=4'h4;
  LUT2 ff_q_6_s2 (
    .F(ff_q[6]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s2.INIT=4'h4;
  LUT2 ff_q_5_s2 (
    .F(ff_q[5]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s2.INIT=4'h4;
  LUT2 ff_q_4_s2 (
    .F(ff_q[4]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s2.INIT=4'h4;
  LUT2 ff_q_3_s2 (
    .F(ff_q[3]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s2.INIT=4'h4;
  LUT2 ff_q_2_s2 (
    .F(ff_q[2]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s2.INIT=4'h4;
  LUT2 ff_q_1_s2 (
    .F(ff_q[1]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s2.INIT=4'h4;
  LUT2 ff_q_0_s65 (
    .F(ff_q[0]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s65.INIT=4'h4;
  LUT3 n85_s5 (
    .F(n85_9),
    .I0(ff_q_0_77),
    .I1(ff_re),
    .I2(ff_we) 
);
defparam n85_s5.INIT=8'hA3;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_o[8]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_o[7]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_o[6]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_o[5]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_o[4]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_o[3]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_o[2]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_o[1]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_o[0]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_o),
    .CLK(w_video_clk),
    .RESET(n15_4) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(w_video_clk) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_o[9]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFF ff_q_0_s66 (
    .Q(ff_q_0_77),
    .D(n85_9),
    .CLK(w_video_clk) 
);
defparam ff_q_0_s66.INIT=1'b0;
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],ff_q_b[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer_0 */
module video_double_buffer (
  w_we_buf,
  w_video_clk,
  p_vdp_r_5_4,
  ff_active,
  w_vdp_enable,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  ff_x_position_r,
  w_vdp_hcounter,
  n93_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input w_we_buf;
input w_video_clk;
input p_vdp_r_5_4;
input ff_active;
input w_vdp_enable;
input [1:1] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [9:0] ff_x_position_r;
input [10:1] w_vdp_hcounter;
output n93_6;
output [5:0] w_pixel_r;
output [5:0] w_pixel_g;
output [5:0] w_pixel_b;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n94_3;
wire n95_3;
wire n96_3;
wire n97_4;
wire n98_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n107_4;
wire n108_3;
wire n109_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n113_3;
wire n114_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n118_3;
wire n119_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n89_4;
wire n90_4;
wire n92_4;
wire n95_4;
wire w_even_enable;
wire w_odd_enable;
wire n94_6;
wire n91_6;
wire ff_we_e;
wire ff_we_o;
wire ff_re;
wire n67_5;
wire ff_re_1;
wire [17:0] ff_d;
wire [9:0] ff_addr_e;
wire [9:0] ff_addr_o;
wire [17:0] out_e;
wire [17:0] out_o;
wire VCC;
wire GND;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(n89_4),
    .I1(ff_x_position_r[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n89_s0.INIT=8'hC5;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(n90_4),
    .I1(ff_x_position_r[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n90_s0.INIT=8'hC5;
  LUT4 n91_s0 (
    .F(n91_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n91_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n91_s0.INIT=16'hAAC3;
  LUT4 n92_s0 (
    .F(n92_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n92_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n92_s0.INIT=16'hAA3C;
  LUT4 n93_s0 (
    .F(n93_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n93_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n93_s0.INIT=16'hAAC3;
  LUT3 n94_s0 (
    .F(n94_3),
    .I0(n94_6),
    .I1(ff_x_position_r[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n94_s0.INIT=8'hC5;
  LUT4 n95_s0 (
    .F(n95_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n95_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n95_s0.INIT=16'hAA3C;
  LUT4 n96_s0 (
    .F(n96_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n96_s0.INIT=16'hAAC3;
  LUT3 n97_s1 (
    .F(n97_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n97_s1.INIT=8'hA3;
  LUT3 n98_s0 (
    .F(n98_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n98_s0.INIT=8'hAC;
  LUT3 n99_s0 (
    .F(n99_3),
    .I0(ff_x_position_r[9]),
    .I1(n89_4),
    .I2(w_vdp_vcounter[1]) 
);
defparam n99_s0.INIT=8'h3A;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(ff_x_position_r[8]),
    .I1(n90_4),
    .I2(w_vdp_vcounter[1]) 
);
defparam n100_s0.INIT=8'h3A;
  LUT4 n101_s0 (
    .F(n101_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n91_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n101_s0.INIT=16'hC3AA;
  LUT4 n102_s0 (
    .F(n102_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n92_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n102_s0.INIT=16'h3CAA;
  LUT4 n103_s0 (
    .F(n103_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n93_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n103_s0.INIT=16'hC3AA;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(ff_x_position_r[4]),
    .I1(n94_6),
    .I2(w_vdp_vcounter[1]) 
);
defparam n104_s0.INIT=8'h3A;
  LUT4 n105_s0 (
    .F(n105_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n95_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n105_s0.INIT=16'h3CAA;
  LUT4 n106_s0 (
    .F(n106_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n106_s0.INIT=16'hC3AA;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n107_s1.INIT=8'h3A;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n108_s0.INIT=8'hCA;
  LUT3 n109_s0 (
    .F(n109_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n109_s0.INIT=8'hCA;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n113_s0 (
    .F(n113_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n113_s0.INIT=8'hCA;
  LUT3 n114_s0 (
    .F(n114_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n114_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n118_s0 (
    .F(n118_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n118_s0.INIT=8'hCA;
  LUT3 n119_s0 (
    .F(n119_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n119_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n123_s0.INIT=8'hCA;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n124_s0.INIT=8'hCA;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n125_s0.INIT=8'hCA;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n126_s0.INIT=8'hCA;
  LUT4 n89_s1 (
    .F(n89_4),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n91_6),
    .I3(w_vdp_hcounter[10]) 
);
defparam n89_s1.INIT=16'h01FE;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(w_vdp_hcounter[8]),
    .I1(n91_6),
    .I2(w_vdp_hcounter[9]) 
);
defparam n90_s1.INIT=8'h1E;
  LUT2 n92_s1 (
    .F(n92_4),
    .I0(n93_6),
    .I1(w_vdp_hcounter[6]) 
);
defparam n92_s1.INIT=4'h4;
  LUT2 n95_s1 (
    .F(n95_4),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]) 
);
defparam n95_s1.INIT=4'h1;
  LUT2 w_even_enable_s2 (
    .F(w_even_enable),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam w_even_enable_s2.INIT=4'hE;
  LUT2 w_odd_enable_s3 (
    .F(w_odd_enable),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam w_odd_enable_s3.INIT=4'hB;
  LUT4 n94_s2 (
    .F(n94_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[5]) 
);
defparam n94_s2.INIT=16'h01FE;
  LUT4 n93_s2 (
    .F(n93_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_hcounter[3]) 
);
defparam n93_s2.INIT=16'h0001;
  LUT3 n91_s2 (
    .F(n91_6),
    .I0(w_vdp_hcounter[7]),
    .I1(n93_6),
    .I2(w_vdp_hcounter[6]) 
);
defparam n91_s2.INIT=8'h20;
  DFFR ff_we_e_s0 (
    .Q(ff_we_e),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .RESET(w_vdp_vcounter[1]) 
);
  DFFR ff_we_o_s0 (
    .Q(ff_we_o),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .RESET(n67_5) 
);
  DFFR ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_video_r_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_video_r_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_video_r_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_video_r_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_video_r_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_video_r_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_video_g_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_video_g_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_video_g_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_video_g_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_video_g_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_video_g_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_video_b_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_video_b_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_video_b_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_video_b_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_video_b_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_video_b_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_9_s0 (
    .Q(ff_addr_e[9]),
    .D(n89_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_8_s0 (
    .Q(ff_addr_e[8]),
    .D(n90_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_7_s0 (
    .Q(ff_addr_e[7]),
    .D(n91_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_6_s0 (
    .Q(ff_addr_e[6]),
    .D(n92_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_5_s0 (
    .Q(ff_addr_e[5]),
    .D(n93_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_4_s0 (
    .Q(ff_addr_e[4]),
    .D(n94_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_3_s0 (
    .Q(ff_addr_e[3]),
    .D(n95_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_2_s0 (
    .Q(ff_addr_e[2]),
    .D(n96_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_1_s0 (
    .Q(ff_addr_e[1]),
    .D(n97_4),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_0_s0 (
    .Q(ff_addr_e[0]),
    .D(n98_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_9_s0 (
    .Q(ff_addr_o[9]),
    .D(n99_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_8_s0 (
    .Q(ff_addr_o[8]),
    .D(n100_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_7_s0 (
    .Q(ff_addr_o[7]),
    .D(n101_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_6_s0 (
    .Q(ff_addr_o[6]),
    .D(n102_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_5_s0 (
    .Q(ff_addr_o[5]),
    .D(n103_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_4_s0 (
    .Q(ff_addr_o[4]),
    .D(n104_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_3_s0 (
    .Q(ff_addr_o[3]),
    .D(n105_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_2_s0 (
    .Q(ff_addr_o[2]),
    .D(n106_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_1_s0 (
    .Q(ff_addr_o[1]),
    .D(n107_4),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_0_s0 (
    .Q(ff_addr_o[0]),
    .D(n108_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n109_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n110_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n111_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n112_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n113_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n114_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n115_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n116_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n117_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n118_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n119_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n120_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n121_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n122_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n123_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n124_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n125_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n126_3),
    .CLK(w_video_clk) 
);
  INV n67_s2 (
    .O(n67_5),
    .I(w_vdp_vcounter[1]) 
);
  video_ram_line_buffer u_buf_even (
    .w_video_clk(w_video_clk),
    .w_even_enable(w_even_enable),
    .ff_we_e(ff_we_e),
    .ff_re(ff_re),
    .w_vdp_enable(w_vdp_enable),
    .ff_addr_e(ff_addr_e[9:0]),
    .ff_d(ff_d[17:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .ff_re_0(ff_re_1),
    .out_e(out_e[17:0])
);
  video_ram_line_buffer_0 u_buf_odd (
    .w_video_clk(w_video_clk),
    .w_odd_enable(w_odd_enable),
    .ff_we_o(ff_we_o),
    .w_vdp_enable(w_vdp_enable),
    .ff_re(ff_re_1),
    .ff_addr_o(ff_addr_o[9:0]),
    .ff_d(ff_d[17:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .out_o(out_o[17:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_double_buffer */
module video_out_bilinear (
  w_video_clk,
  ff_tap1_r,
  ff_coeff3,
  ff_tap0_r,
  w_video_r
)
;
input w_video_clk;
input [5:0] ff_tap1_r;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_r;
output [7:0] w_video_r;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_r[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_r[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_r[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_r[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_r[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_r[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_r[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_r[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_r[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_r[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_r[5:0]}),
    .B({GND,GND,GND,ff_tap1_r[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear */
module video_out_bilinear_0 (
  w_video_clk,
  ff_tap1_g,
  ff_coeff3,
  ff_tap0_g,
  w_video_g
)
;
input w_video_clk;
input [5:0] ff_tap1_g;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_g;
output [7:0] w_video_g;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_g[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_g[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_g[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_g[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_g[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_g[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_g[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_g[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_g[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_g[5:0]}),
    .B({GND,GND,GND,ff_tap1_g[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_0 */
module video_out_bilinear_1 (
  w_video_clk,
  ff_tap1_b,
  ff_coeff3,
  ff_tap0_b,
  w_video_b
)
;
input w_video_clk;
input [5:0] ff_tap1_b;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_b;
output [7:0] w_video_b;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_b[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_b[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_b[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_b[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_b[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_b[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_b[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_b[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_b[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_b[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_b[5:0]}),
    .B({GND,GND,GND,ff_tap1_b[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_1 */
module video_out_hmag (
  w_video_clk,
  n723_3,
  n36_6,
  slot_reset_n_d,
  w_h_back_porch_end_10,
  p_vdp_r_5_4,
  w_vdp_enable,
  ff_h_cnt,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  ff_coeff1_0_5,
  w_data_r_out,
  w_data_g_out,
  w_data_b_out
)
;
input w_video_clk;
input n723_3;
input n36_6;
input slot_reset_n_d;
input w_h_back_porch_end_10;
input p_vdp_r_5_4;
input w_vdp_enable;
input [4:0] ff_h_cnt;
input [10:1] w_vdp_hcounter;
input [1:0] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
output ff_coeff1_0_5;
output [7:0] w_data_r_out;
output [7:0] w_data_g_out;
output [7:0] w_data_b_out;
wire n733_4;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_4;
wire n749_4;
wire w_active_start;
wire w_we_buf;
wire ff_coeff1_addr_tmp_18;
wire n102_4;
wire n103_4;
wire n749_5;
wire w_active_start_8;
wire n749_6;
wire n749_7;
wire ff_coeff1_0_25;
wire ff_x_position_r_8_7;
wire w_we_buf_39;
wire ff_hold0;
wire ff_hold1;
wire ff_hold2;
wire ff_hold3;
wire ff_hold4;
wire ff_active;
wire ff_coeff1_0_9;
wire n48_1;
wire n48_2;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_2;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_1;
wire n41_2;
wire n40_1;
wire n40_0_COUT;
wire w_odd_gain_0_2;
wire w_odd_gain_0_3;
wire w_odd_gain_1_2;
wire w_odd_gain_1_3;
wire w_odd_gain_2_2;
wire w_odd_gain_2_3;
wire w_odd_gain_3_2;
wire w_odd_gain_3_3;
wire w_odd_gain_4_2;
wire w_odd_gain_4_3;
wire w_odd_gain_5_2;
wire w_odd_gain_5_3;
wire w_odd_gain_6_2;
wire w_odd_gain_6_3;
wire w_odd_gain_7_2;
wire w_odd_gain_8_6;
wire w_odd_gain_0_5;
wire w_odd_gain_1_5;
wire w_odd_gain_2_5;
wire w_odd_gain_3_5;
wire w_odd_gain_4_5;
wire w_odd_gain_5_5;
wire w_odd_gain_6_5;
wire w_odd_gain_7_5;
wire w_normalized_numerator_8_5;
wire w_normalized_numerator_9_5;
wire w_normalized_numerator_10_5;
wire w_normalized_numerator_11_5;
wire w_gain2_7_7;
wire ff_hold0_7;
wire ff_tap0_r_5_7;
wire w_sub_numerator_3_12;
wire ff_coeff1_0_26;
wire n49_6;
wire n93_6;
wire [8:8] w_sub_numerator;
wire [9:0] ff_x_position_r;
wire [7:3] ff_numerator;
wire [4:0] ff_coeff;
wire [5:0] ff_tap0_r;
wire [5:0] ff_tap0_g;
wire [5:0] ff_tap0_b;
wire [5:0] ff_tap1_r;
wire [5:0] ff_tap1_g;
wire [5:0] ff_tap1_b;
wire [7:0] ff_gain;
wire [4:0] ff_coeff3;
wire [9:0] w_odd_gain;
wire [13:8] w_normalized_numerator;
wire [5:0] w_pixel_r;
wire [5:0] w_pixel_g;
wire [5:0] w_pixel_b;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:1] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire VCC;
wire GND;
  LUT2 n733_s1 (
    .F(n733_4),
    .I0(w_active_start),
    .I1(slot_reset_n_d) 
);
defparam n733_s1.INIT=4'hB;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(ff_numerator[6]),
    .I1(n102_4),
    .I2(ff_numerator[7]) 
);
defparam n102_s0.INIT=8'hE1;
  LUT4 n103_s0 (
    .F(n103_3),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[3]),
    .I2(ff_numerator[6]),
    .I3(n103_4) 
);
defparam n103_s0.INIT=16'hC30A;
  LUT4 n104_s0 (
    .F(n104_3),
    .I0(ff_numerator[3]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]),
    .I3(ff_numerator[5]) 
);
defparam n104_s0.INIT=16'h1FE0;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(ff_numerator[3]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]) 
);
defparam n105_s1.INIT=8'h1E;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[3]),
    .I2(n749_5),
    .I3(n723_3) 
);
defparam n749_s1.INIT=16'hFF80;
  LUT4 w_active_start_s4 (
    .F(w_active_start),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]),
    .I2(w_active_start_8),
    .I3(w_h_back_porch_end_10) 
);
defparam w_active_start_s4.INIT=16'h1000;
  LUT4 w_we_buf_s24 (
    .F(w_we_buf),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_we_buf_39),
    .I3(w_vdp_hcounter[10]) 
);
defparam w_we_buf_s24.INIT=16'h51EF;
  LUT3 w_sub_numerator_8_s4 (
    .F(w_sub_numerator[8]),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n102_4) 
);
defparam w_sub_numerator_8_s4.INIT=8'h01;
  LUT2 ff_coeff1_addr_tmp_s9 (
    .F(ff_coeff1_addr_tmp_18),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_addr_tmp_s9.INIT=4'h9;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_numerator[3]) 
);
defparam n102_s1.INIT=8'h80;
  LUT2 n103_s1 (
    .F(n103_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n103_s1.INIT=4'h8;
  LUT3 n749_s2 (
    .F(n749_5),
    .I0(ff_x_position_r[4]),
    .I1(ff_x_position_r[5]),
    .I2(n749_6) 
);
defparam n749_s2.INIT=8'h80;
  LUT3 w_active_start_s5 (
    .F(w_active_start_8),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[4]),
    .I2(ff_h_cnt[3]) 
);
defparam w_active_start_s5.INIT=8'h10;
  LUT4 n749_s3 (
    .F(n749_6),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r[1]),
    .I3(n749_7) 
);
defparam n749_s3.INIT=16'h4000;
  LUT3 n749_s4 (
    .F(n749_7),
    .I0(ff_x_position_r[7]),
    .I1(ff_x_position_r[8]),
    .I2(ff_x_position_r[9]) 
);
defparam n749_s4.INIT=8'h10;
  LUT2 ff_coeff1_0_s13 (
    .F(ff_coeff1_0_25),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_0_s13.INIT=4'h6;
  LUT4 ff_x_position_r_8_s2 (
    .F(ff_x_position_r_8_7),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n102_4),
    .I3(ff_active) 
);
defparam ff_x_position_r_8_s2.INIT=16'hFE00;
  LUT4 w_we_buf_s26 (
    .F(w_we_buf_39),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[7]),
    .I2(n93_6),
    .I3(w_vdp_hcounter[6]) 
);
defparam w_we_buf_s26.INIT=16'h7177;
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n41_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n42_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n43_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n44_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n45_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n46_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n47_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n48_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(n49_6),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n102_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n103_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n104_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n105_4),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_3_s0 (
    .Q(ff_numerator[3]),
    .D(w_sub_numerator_3_12),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n733_4) 
);
  DFFR ff_hold0_s0 (
    .Q(ff_hold0),
    .D(w_sub_numerator[8]),
    .CLK(w_video_clk),
    .RESET(ff_hold0_7) 
);
  DFF ff_hold1_s0 (
    .Q(ff_hold1),
    .D(ff_hold0),
    .CLK(w_video_clk) 
);
  DFF ff_hold2_s0 (
    .Q(ff_hold2),
    .D(ff_hold1),
    .CLK(w_video_clk) 
);
  DFF ff_hold3_s0 (
    .Q(ff_hold3),
    .D(ff_hold2),
    .CLK(w_video_clk) 
);
  DFF ff_hold4_s0 (
    .Q(ff_hold4),
    .D(ff_hold3),
    .CLK(w_video_clk) 
);
  DFFR ff_coeff_4_s0 (
    .Q(ff_coeff[4]),
    .D(w_normalized_numerator[13]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_3_s0 (
    .Q(ff_coeff[3]),
    .D(w_normalized_numerator[12]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_2_s0 (
    .Q(ff_coeff[2]),
    .D(w_normalized_numerator[11]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_1_s0 (
    .Q(ff_coeff[1]),
    .D(w_normalized_numerator[10]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_0_s0 (
    .Q(ff_coeff[0]),
    .D(w_normalized_numerator[9]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_active_start),
    .RESET(n749_4) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_5_s0 (
    .Q(ff_tap1_r[5]),
    .D(ff_tap0_r[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_4_s0 (
    .Q(ff_tap1_r[4]),
    .D(ff_tap0_r[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_3_s0 (
    .Q(ff_tap1_r[3]),
    .D(ff_tap0_r[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_2_s0 (
    .Q(ff_tap1_r[2]),
    .D(ff_tap0_r[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_1_s0 (
    .Q(ff_tap1_r[1]),
    .D(ff_tap0_r[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_0_s0 (
    .Q(ff_tap1_r[0]),
    .D(ff_tap0_r[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_5_s0 (
    .Q(ff_tap1_g[5]),
    .D(ff_tap0_g[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_4_s0 (
    .Q(ff_tap1_g[4]),
    .D(ff_tap0_g[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_3_s0 (
    .Q(ff_tap1_g[3]),
    .D(ff_tap0_g[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_2_s0 (
    .Q(ff_tap1_g[2]),
    .D(ff_tap0_g[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_1_s0 (
    .Q(ff_tap1_g[1]),
    .D(ff_tap0_g[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_0_s0 (
    .Q(ff_tap1_g[0]),
    .D(ff_tap0_g[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_5_s0 (
    .Q(ff_tap1_b[5]),
    .D(ff_tap0_b[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_4_s0 (
    .Q(ff_tap1_b[4]),
    .D(ff_tap0_b[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_3_s0 (
    .Q(ff_tap1_b[3]),
    .D(ff_tap0_b[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_2_s0 (
    .Q(ff_tap1_b[2]),
    .D(ff_tap0_b[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_1_s0 (
    .Q(ff_tap1_b[1]),
    .D(ff_tap0_b[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_0_s0 (
    .Q(ff_tap1_b[0]),
    .D(ff_tap0_b[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFF ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(w_gain2_7_7),
    .CLK(w_video_clk) 
);
  DFFR ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_odd_gain[9]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_odd_gain[8]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_odd_gain[7]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_odd_gain[6]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_odd_gain[5]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_odd_gain[4]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_odd_gain[3]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n40_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFF ff_coeff1_0_s2 (
    .Q(ff_coeff1_0_5),
    .D(ff_coeff1_0_26),
    .CLK(w_video_clk) 
);
  DFF ff_coeff1_0_s4 (
    .Q(ff_coeff1_0_9),
    .D(ff_coeff1_0_25),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_coeff1_0_s5 (
    .DO(ff_coeff3[3:0]),
    .DI(ff_coeff[3:0]),
    .WAD({GND,GND,ff_coeff1_addr_tmp_18,ff_coeff1_0_26}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_coeff1_0_s6 (
    .DO({DO[3:1],ff_coeff3[4]}),
    .DI({GND,GND,GND,ff_coeff[4]}),
    .WAD({GND,GND,ff_coeff1_addr_tmp_18,ff_coeff1_0_26}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  MULT9X9 w_gain_r_15_s2 (
    .DOUT({DOUT[17:15],w_data_r_out[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_video_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_r_15_s2.AREG=1'b1;
defparam w_gain_r_15_s2.ASIGN_REG=1'b0;
defparam w_gain_r_15_s2.BREG=1'b0;
defparam w_gain_r_15_s2.BSIGN_REG=1'b0;
defparam w_gain_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_r_15_s2.OUT_REG=1'b1;
defparam w_gain_r_15_s2.PIPE_REG=1'b0;
defparam w_gain_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_gain_g_15_s2 (
    .DOUT({DOUT_0[17:15],w_data_g_out[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_video_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_g_15_s2.AREG=1'b1;
defparam w_gain_g_15_s2.ASIGN_REG=1'b0;
defparam w_gain_g_15_s2.BREG=1'b0;
defparam w_gain_g_15_s2.BSIGN_REG=1'b0;
defparam w_gain_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_g_15_s2.OUT_REG=1'b1;
defparam w_gain_g_15_s2.PIPE_REG=1'b0;
defparam w_gain_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_gain_b_15_s2 (
    .DOUT({DOUT_1[17:15],w_data_b_out[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_video_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_b_15_s2.AREG=1'b1;
defparam w_gain_b_15_s2.ASIGN_REG=1'b0;
defparam w_gain_b_15_s2.BREG=1'b0;
defparam w_gain_b_15_s2.BSIGN_REG=1'b0;
defparam w_gain_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_b_15_s2.OUT_REG=1'b1;
defparam w_gain_b_15_s2.PIPE_REG=1'b0;
defparam w_gain_b_15_s2.SOA_REG=1'b0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n48_s.ALU_MODE=0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n48_2) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n45_2) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n41_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU w_odd_gain_0_s (
    .SUM(w_odd_gain_0_2),
    .COUT(w_odd_gain_0_3),
    .I0(w_video_r[0]),
    .I1(w_video_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_odd_gain_0_s.ALU_MODE=0;
  ALU w_odd_gain_1_s (
    .SUM(w_odd_gain_1_2),
    .COUT(w_odd_gain_1_3),
    .I0(w_video_r[1]),
    .I1(w_video_g[1]),
    .I3(GND),
    .CIN(w_odd_gain_0_3) 
);
defparam w_odd_gain_1_s.ALU_MODE=0;
  ALU w_odd_gain_2_s (
    .SUM(w_odd_gain_2_2),
    .COUT(w_odd_gain_2_3),
    .I0(w_video_r[2]),
    .I1(w_video_g[2]),
    .I3(GND),
    .CIN(w_odd_gain_1_3) 
);
defparam w_odd_gain_2_s.ALU_MODE=0;
  ALU w_odd_gain_3_s (
    .SUM(w_odd_gain_3_2),
    .COUT(w_odd_gain_3_3),
    .I0(w_video_r[3]),
    .I1(w_video_g[3]),
    .I3(GND),
    .CIN(w_odd_gain_2_3) 
);
defparam w_odd_gain_3_s.ALU_MODE=0;
  ALU w_odd_gain_4_s (
    .SUM(w_odd_gain_4_2),
    .COUT(w_odd_gain_4_3),
    .I0(w_video_r[4]),
    .I1(w_video_g[4]),
    .I3(GND),
    .CIN(w_odd_gain_3_3) 
);
defparam w_odd_gain_4_s.ALU_MODE=0;
  ALU w_odd_gain_5_s (
    .SUM(w_odd_gain_5_2),
    .COUT(w_odd_gain_5_3),
    .I0(w_video_r[5]),
    .I1(w_video_g[5]),
    .I3(GND),
    .CIN(w_odd_gain_4_3) 
);
defparam w_odd_gain_5_s.ALU_MODE=0;
  ALU w_odd_gain_6_s (
    .SUM(w_odd_gain_6_2),
    .COUT(w_odd_gain_6_3),
    .I0(w_video_r[6]),
    .I1(w_video_g[6]),
    .I3(GND),
    .CIN(w_odd_gain_5_3) 
);
defparam w_odd_gain_6_s.ALU_MODE=0;
  ALU w_odd_gain_7_s (
    .SUM(w_odd_gain_7_2),
    .COUT(w_odd_gain_8_6),
    .I0(w_video_r[7]),
    .I1(w_video_g[7]),
    .I3(GND),
    .CIN(w_odd_gain_6_3) 
);
defparam w_odd_gain_7_s.ALU_MODE=0;
  ALU w_odd_gain_0_s0 (
    .SUM(w_odd_gain[0]),
    .COUT(w_odd_gain_0_5),
    .I0(w_odd_gain_0_2),
    .I1(w_video_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_odd_gain_0_s0.ALU_MODE=0;
  ALU w_odd_gain_1_s0 (
    .SUM(w_odd_gain[1]),
    .COUT(w_odd_gain_1_5),
    .I0(w_odd_gain_1_2),
    .I1(w_video_b[1]),
    .I3(GND),
    .CIN(w_odd_gain_0_5) 
);
defparam w_odd_gain_1_s0.ALU_MODE=0;
  ALU w_odd_gain_2_s0 (
    .SUM(w_odd_gain[2]),
    .COUT(w_odd_gain_2_5),
    .I0(w_odd_gain_2_2),
    .I1(w_video_b[2]),
    .I3(GND),
    .CIN(w_odd_gain_1_5) 
);
defparam w_odd_gain_2_s0.ALU_MODE=0;
  ALU w_odd_gain_3_s0 (
    .SUM(w_odd_gain[3]),
    .COUT(w_odd_gain_3_5),
    .I0(w_odd_gain_3_2),
    .I1(w_video_b[3]),
    .I3(GND),
    .CIN(w_odd_gain_2_5) 
);
defparam w_odd_gain_3_s0.ALU_MODE=0;
  ALU w_odd_gain_4_s0 (
    .SUM(w_odd_gain[4]),
    .COUT(w_odd_gain_4_5),
    .I0(w_odd_gain_4_2),
    .I1(w_video_b[4]),
    .I3(GND),
    .CIN(w_odd_gain_3_5) 
);
defparam w_odd_gain_4_s0.ALU_MODE=0;
  ALU w_odd_gain_5_s0 (
    .SUM(w_odd_gain[5]),
    .COUT(w_odd_gain_5_5),
    .I0(w_odd_gain_5_2),
    .I1(w_video_b[5]),
    .I3(GND),
    .CIN(w_odd_gain_4_5) 
);
defparam w_odd_gain_5_s0.ALU_MODE=0;
  ALU w_odd_gain_6_s0 (
    .SUM(w_odd_gain[6]),
    .COUT(w_odd_gain_6_5),
    .I0(w_odd_gain_6_2),
    .I1(w_video_b[6]),
    .I3(GND),
    .CIN(w_odd_gain_5_5) 
);
defparam w_odd_gain_6_s0.ALU_MODE=0;
  ALU w_odd_gain_7_s0 (
    .SUM(w_odd_gain[7]),
    .COUT(w_odd_gain_7_5),
    .I0(w_odd_gain_7_2),
    .I1(w_video_b[7]),
    .I3(GND),
    .CIN(w_odd_gain_6_5) 
);
defparam w_odd_gain_7_s0.ALU_MODE=0;
  ALU w_odd_gain_8_s0 (
    .SUM(w_odd_gain[8]),
    .COUT(w_odd_gain[9]),
    .I0(w_odd_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_odd_gain_7_5) 
);
defparam w_odd_gain_8_s0.ALU_MODE=0;
  ALU w_normalized_numerator_8_s (
    .SUM(w_normalized_numerator[8]),
    .COUT(w_normalized_numerator_8_5),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_normalized_numerator_8_s.ALU_MODE=0;
  ALU w_normalized_numerator_9_s (
    .SUM(w_normalized_numerator[9]),
    .COUT(w_normalized_numerator_9_5),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[4]),
    .I3(GND),
    .CIN(w_normalized_numerator_8_5) 
);
defparam w_normalized_numerator_9_s.ALU_MODE=0;
  ALU w_normalized_numerator_10_s (
    .SUM(w_normalized_numerator[10]),
    .COUT(w_normalized_numerator_10_5),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[5]),
    .I3(GND),
    .CIN(w_normalized_numerator_9_5) 
);
defparam w_normalized_numerator_10_s.ALU_MODE=0;
  ALU w_normalized_numerator_11_s (
    .SUM(w_normalized_numerator[11]),
    .COUT(w_normalized_numerator_11_5),
    .I0(GND),
    .I1(ff_numerator[6]),
    .I3(GND),
    .CIN(w_normalized_numerator_10_5) 
);
defparam w_normalized_numerator_11_s.ALU_MODE=0;
  ALU w_normalized_numerator_12_s (
    .SUM(w_normalized_numerator[12]),
    .COUT(w_normalized_numerator[13]),
    .I0(GND),
    .I1(ff_numerator[7]),
    .I3(GND),
    .CIN(w_normalized_numerator_11_5) 
);
defparam w_normalized_numerator_12_s.ALU_MODE=0;
  INV w_gain2_7_s3 (
    .O(w_gain2_7_7),
    .I(w_vdp_vcounter[0]) 
);
  INV ff_hold0_s3 (
    .O(ff_hold0_7),
    .I(ff_active) 
);
  INV ff_tap0_r_5_s3 (
    .O(ff_tap0_r_5_7),
    .I(ff_hold4) 
);
  INV w_sub_numerator_3_s6 (
    .O(w_sub_numerator_3_12),
    .I(ff_numerator[3]) 
);
  INV ff_coeff1_0_s14 (
    .O(ff_coeff1_0_26),
    .I(ff_coeff1_0_5) 
);
  INV n49_s2 (
    .O(n49_6),
    .I(ff_x_position_r[0]) 
);
  video_double_buffer u_double_buffer (
    .w_we_buf(w_we_buf),
    .w_video_clk(w_video_clk),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .ff_active(ff_active),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .n93_6(n93_6),
    .w_pixel_r(w_pixel_r[5:0]),
    .w_pixel_g(w_pixel_g[5:0]),
    .w_pixel_b(w_pixel_b[5:0])
);
  video_out_bilinear u_bilinear_r (
    .w_video_clk(w_video_clk),
    .ff_tap1_r(ff_tap1_r[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_r(ff_tap0_r[5:0]),
    .w_video_r(w_video_r[7:0])
);
  video_out_bilinear_0 u_bilinear_g (
    .w_video_clk(w_video_clk),
    .ff_tap1_g(ff_tap1_g[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_g(ff_tap0_g[5:0]),
    .w_video_g(w_video_g[7:0])
);
  video_out_bilinear_1 u_bilinear_b (
    .w_video_clk(w_video_clk),
    .ff_tap1_b(ff_tap1_b[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_b(ff_tap0_b[5:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_hmag */
module video_out (
  w_video_clk,
  n36_6,
  slot_reset_n_d,
  p_vdp_r_5_4,
  w_vdp_enable,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_video_hs,
  w_video_de,
  w_video_vs,
  ff_coeff1_0_5,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_video_clk;
input n36_6;
input slot_reset_n_d;
input p_vdp_r_5_4;
input w_vdp_enable;
input [10:1] w_vdp_hcounter;
input [1:0] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
output w_video_hs;
output w_video_de;
output w_video_vs;
output ff_coeff1_0_5;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_h_back_porch_end;
wire w_h_line_end;
wire w_v_back_porch_end;
wire n723_3;
wire n274_4;
wire ff_h_sync_6;
wire ff_v_active_6;
wire n138_7;
wire n137_7;
wire n136_7;
wire n135_7;
wire n134_7;
wire n133_7;
wire n132_7;
wire n131_7;
wire n130_7;
wire w_h_back_porch_end_10;
wire w_h_back_porch_end_11;
wire w_h_line_end_11;
wire w_h_line_end_12;
wire w_v_back_porch_end_5;
wire n274_5;
wire n274_6;
wire ff_h_sync_7;
wire ff_v_sync_6;
wire n137_8;
wire n136_8;
wire n135_8;
wire n132_8;
wire n130_8;
wire n130_9;
wire w_h_back_porch_end_12;
wire w_v_back_porch_end_6;
wire ff_h_sync_8;
wire ff_v_sync_7;
wire ff_v_sync_8;
wire w_v_back_porch_end_7;
wire n107_9;
wire n203_14;
wire ff_h_active;
wire ff_v_active;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_0_COUT;
wire n139_9;
wire n71_6;
wire [10:0] ff_h_cnt;
wire [9:0] ff_v_cnt;
wire [7:0] w_data_r_out;
wire [7:0] w_data_g_out;
wire [7:0] w_data_b_out;
wire VCC;
wire GND;
  LUT4 w_h_back_porch_end_s6 (
    .F(w_h_back_porch_end),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]),
    .I2(w_h_back_porch_end_10),
    .I3(w_h_back_porch_end_11) 
);
defparam w_h_back_porch_end_s6.INIT=16'h4000;
  LUT4 w_h_line_end_s7 (
    .F(w_h_line_end),
    .I0(ff_h_cnt[5]),
    .I1(w_h_line_end_11),
    .I2(w_h_back_porch_end_11),
    .I3(w_h_line_end_12) 
);
defparam w_h_line_end_s7.INIT=16'h4000;
  LUT3 w_v_back_porch_end_s1 (
    .F(w_v_back_porch_end),
    .I0(ff_v_cnt[9]),
    .I1(ff_v_cnt[5]),
    .I2(w_v_back_porch_end_5) 
);
defparam w_v_back_porch_end_s1.INIT=8'h40;
  LUT2 n263_s1 (
    .F(n723_3),
    .I0(w_h_line_end),
    .I1(slot_reset_n_d) 
);
defparam n263_s1.INIT=4'hB;
  LUT4 n274_s1 (
    .F(n274_4),
    .I0(n274_5),
    .I1(w_h_back_porch_end_11),
    .I2(n274_6),
    .I3(slot_reset_n_d) 
);
defparam n274_s1.INIT=16'h80FF;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT4 ff_h_sync_s3 (
    .F(ff_h_sync_6),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_sync_7),
    .I3(w_h_line_end) 
);
defparam ff_h_sync_s3.INIT=16'hFF80;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[9]),
    .I2(w_h_line_end),
    .I3(w_v_back_porch_end_5) 
);
defparam ff_v_active_s2.INIT=16'h6000;
  LUT2 n138_s2 (
    .F(n138_7),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n138_s2.INIT=4'h6;
  LUT4 n137_s2 (
    .F(n137_7),
    .I0(n137_8),
    .I1(ff_v_cnt[0]),
    .I2(ff_v_cnt[1]),
    .I3(ff_v_cnt[2]) 
);
defparam n137_s2.INIT=16'h3F40;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(n137_8),
    .I1(n136_8),
    .I2(ff_v_cnt[2]),
    .I3(ff_v_cnt[3]) 
);
defparam n136_s2.INIT=16'h37C0;
  LUT2 n135_s2 (
    .F(n135_7),
    .I0(ff_v_cnt[4]),
    .I1(n135_8) 
);
defparam n135_s2.INIT=4'h6;
  LUT3 n134_s2 (
    .F(n134_7),
    .I0(ff_v_cnt[4]),
    .I1(n135_8),
    .I2(ff_v_cnt[5]) 
);
defparam n134_s2.INIT=8'h78;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[5]),
    .I2(n135_8),
    .I3(ff_v_cnt[6]) 
);
defparam n133_s2.INIT=16'h7F80;
  LUT2 n132_s2 (
    .F(n132_7),
    .I0(ff_v_cnt[7]),
    .I1(n132_8) 
);
defparam n132_s2.INIT=4'h6;
  LUT3 n131_s2 (
    .F(n131_7),
    .I0(ff_v_cnt[7]),
    .I1(n132_8),
    .I2(ff_v_cnt[8]) 
);
defparam n131_s2.INIT=8'h78;
  LUT3 n130_s2 (
    .F(n130_7),
    .I0(n130_8),
    .I1(n130_9),
    .I2(ff_v_cnt[9]) 
);
defparam n130_s2.INIT=8'h14;
  LUT3 w_h_back_porch_end_s7 (
    .F(w_h_back_porch_end_10),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(w_h_back_porch_end_12) 
);
defparam w_h_back_porch_end_s7.INIT=8'h80;
  LUT3 w_h_back_porch_end_s8 (
    .F(w_h_back_porch_end_11),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[4]) 
);
defparam w_h_back_porch_end_s8.INIT=8'h40;
  LUT3 w_h_line_end_s8 (
    .F(w_h_line_end_11),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[8]) 
);
defparam w_h_line_end_s8.INIT=8'h40;
  LUT4 w_h_line_end_s9 (
    .F(w_h_line_end_12),
    .I0(ff_h_cnt[9]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[0]),
    .I3(ff_h_cnt[10]) 
);
defparam w_h_line_end_s9.INIT=16'h4000;
  LUT4 w_v_back_porch_end_s2 (
    .F(w_v_back_porch_end_5),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[2]),
    .I3(w_v_back_porch_end_6) 
);
defparam w_v_back_porch_end_s2.INIT=16'h0100;
  LUT4 n274_s2 (
    .F(n274_5),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[6]),
    .I3(ff_h_cnt[1]) 
);
defparam n274_s2.INIT=16'h0100;
  LUT4 n274_s3 (
    .F(n274_6),
    .I0(ff_h_cnt[8]),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[7]),
    .I3(ff_h_cnt[10]) 
);
defparam n274_s3.INIT=16'h1000;
  LUT3 ff_h_sync_s4 (
    .F(ff_h_sync_7),
    .I0(ff_h_cnt[2]),
    .I1(w_h_back_porch_end_12),
    .I2(ff_h_sync_8) 
);
defparam ff_h_sync_s4.INIT=8'h40;
  LUT4 ff_v_sync_s3 (
    .F(ff_v_sync_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_sync_7),
    .I2(ff_v_sync_8),
    .I3(ff_v_cnt[0]) 
);
defparam ff_v_sync_s3.INIT=16'h1000;
  LUT3 n137_s3 (
    .F(n137_8),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[9]),
    .I2(w_v_back_porch_end_6) 
);
defparam n137_s3.INIT=8'h40;
  LUT2 n136_s3 (
    .F(n136_8),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n136_s3.INIT=4'h8;
  LUT4 n135_s3 (
    .F(n135_8),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[2]),
    .I3(ff_v_cnt[3]) 
);
defparam n135_s3.INIT=16'h8000;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[5]),
    .I2(ff_v_cnt[6]),
    .I3(n135_8) 
);
defparam n132_s3.INIT=16'h8000;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[0]),
    .I3(n137_8) 
);
defparam n130_s3.INIT=16'h4000;
  LUT3 n130_s4 (
    .F(n130_9),
    .I0(ff_v_cnt[7]),
    .I1(ff_v_cnt[8]),
    .I2(n132_8) 
);
defparam n130_s4.INIT=8'h80;
  LUT4 w_h_back_porch_end_s9 (
    .F(w_h_back_porch_end_12),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[10]),
    .I3(ff_h_cnt[8]) 
);
defparam w_h_back_porch_end_s9.INIT=16'h0100;
  LUT4 w_v_back_porch_end_s3 (
    .F(w_v_back_porch_end_6),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[6]),
    .I2(w_v_back_porch_end_7),
    .I3(ff_v_cnt[3]) 
);
defparam w_v_back_porch_end_s3.INIT=16'h1000;
  LUT4 ff_h_sync_s5 (
    .F(ff_h_sync_8),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[3]),
    .I3(ff_h_cnt[4]) 
);
defparam ff_h_sync_s5.INIT=16'h1000;
  LUT4 ff_v_sync_s4 (
    .F(ff_v_sync_7),
    .I0(ff_v_cnt[1]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[3]),
    .I3(ff_v_cnt[2]) 
);
defparam ff_v_sync_s4.INIT=16'hEFF7;
  LUT4 ff_v_sync_s5 (
    .F(ff_v_sync_8),
    .I0(ff_v_cnt[6]),
    .I1(ff_v_cnt[7]),
    .I2(ff_v_cnt[8]),
    .I3(ff_v_cnt[9]) 
);
defparam ff_v_sync_s5.INIT=16'h0001;
  LUT2 w_v_back_porch_end_s4 (
    .F(w_v_back_porch_end_7),
    .I0(ff_v_cnt[7]),
    .I1(ff_v_cnt[8]) 
);
defparam w_v_back_porch_end_s4.INIT=4'h1;
  LUT4 n107_s3 (
    .F(n107_9),
    .I0(ff_h_cnt[5]),
    .I1(w_h_line_end_11),
    .I2(w_h_back_porch_end_11),
    .I3(w_h_line_end_12) 
);
defparam n107_s3.INIT=16'hBFFF;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(w_data_r_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(w_data_r_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(w_data_r_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(w_data_r_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(w_data_r_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(w_data_r_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(w_data_r_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(w_data_r_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(w_data_g_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(w_data_g_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(w_data_g_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(w_data_g_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(w_data_g_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(w_data_g_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(w_data_g_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(w_data_g_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(w_data_b_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(w_data_b_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(w_data_b_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(w_data_b_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(w_data_b_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(w_data_b_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(w_data_b_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(w_data_b_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n203_s6 (
    .F(n203_14),
    .I0(w_video_vs),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_sync_6),
    .I3(w_h_line_end) 
);
defparam n203_s6.INIT=16'hCAAA;
  DFFR ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n62_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n63_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_7_s0 (
    .Q(ff_h_cnt[7]),
    .D(n64_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n65_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_5_s0 (
    .Q(ff_h_cnt[5]),
    .D(n66_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n67_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_3_s0 (
    .Q(ff_h_cnt[3]),
    .D(n68_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_2_s0 (
    .Q(ff_h_cnt[2]),
    .D(n69_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_1_s0 (
    .Q(ff_h_cnt[1]),
    .D(n70_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_0_s0 (
    .Q(ff_h_cnt[0]),
    .D(n71_6),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_h_back_porch_end),
    .RESET(n274_4) 
);
  DFFRE ff_v_cnt_9_s0 (
    .Q(ff_v_cnt[9]),
    .D(n130_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_8_s0 (
    .Q(ff_v_cnt[8]),
    .D(n131_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_7_s0 (
    .Q(ff_v_cnt[7]),
    .D(n132_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_6_s0 (
    .Q(ff_v_cnt[6]),
    .D(n133_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_5_s0 (
    .Q(ff_v_cnt[5]),
    .D(n134_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_4_s0 (
    .Q(ff_v_cnt[4]),
    .D(n135_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_3_s0 (
    .Q(ff_v_cnt[3]),
    .D(n136_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_2_s0 (
    .Q(ff_v_cnt[2]),
    .D(n137_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_1_s0 (
    .Q(ff_v_cnt[1]),
    .D(n138_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_0_s0 (
    .Q(ff_v_cnt[0]),
    .D(n139_9),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(w_v_back_porch_end),
    .CLK(w_video_clk),
    .CE(ff_v_active_6),
    .RESET(n36_6) 
);
  DFFR ff_h_cnt_10_s0 (
    .Q(ff_h_cnt[10]),
    .D(n61_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFSE ff_h_sync_s1 (
    .Q(w_video_hs),
    .D(n107_9),
    .CLK(w_video_clk),
    .CE(ff_h_sync_6),
    .SET(n36_6) 
);
defparam ff_h_sync_s1.INIT=1'b1;
  DFFR ff_v_sync_s6 (
    .Q(w_video_vs),
    .D(n203_14),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_v_sync_s6.INIT=1'b0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_h_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_h_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_h_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_h_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_h_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_h_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_h_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_h_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_0_COUT),
    .I0(ff_h_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  INV n139_s4 (
    .O(n139_9),
    .I(ff_v_cnt[0]) 
);
  INV n71_s2 (
    .O(n71_6),
    .I(ff_h_cnt[0]) 
);
  video_out_hmag u_hmag (
    .w_video_clk(w_video_clk),
    .n723_3(n723_3),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_back_porch_end_10(w_h_back_porch_end_10),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_vdp_enable(w_vdp_enable),
    .ff_h_cnt(ff_h_cnt[4:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .ff_coeff1_0_5(ff_coeff1_0_5),
    .w_data_r_out(w_data_r_out[7:0]),
    .w_data_g_out(w_data_g_out[7:0]),
    .w_data_b_out(w_data_b_out[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
Wnz2D6x61u/kDSSfcpPBFn1jM3OAMLE2JLzYPKbIO/UYF7VfZPaoQ/L9NP+rsB0PIrbjlCVh9q2G
psGW/vz/harkdyxXoCCx/XI/vhFEsXnfHujDP5Y6RlASJ3UnLrf6G7Q82EVvOWpXew6pHivYSnLX
H8pF0sNNE7bQTgMMEKi8wQMFM1J0YARO+yN0sqQ2mKo3l+cSlK4QEBKpVottbd3xni/zOeIYXWyH
khlWxc4sMKyF40Kdabz0SrEFOM8q5VvokP70ZHmjBSQxSm36ejYcZGGpaUkGQrdbCjcJMEV8s9Zi
5i3qL4JJBK3w/hRuGi3BYfwu9Ub6KJmEVN1uxw==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59648)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
VWDTsKxyn4yZa7ptooYBCGfgvWRnX7lwx6TIEHmF9ma5T1Jd4PfekEHHTSxjpPTAsLTCXJAF+BHI
wNGypLE/1wg90caGgYj6P260vuYufChzEValBXBVYhZp0cAKPdgISofaxlkbMPf5PruYaL+0UqhF
3XkcRrIjB9SmZ/tXYYoBTBaXCfapOkGj/CIr9933GGegFvCrvsgFo2TjVSJ2jkKVCHNU6xf0rwUM
4DAA/98ja2cIRio6MlGzt1qRGZDjDcx8H+715cMXL2CE8W7QCWfzcI3miHyGcf5OgfnheWv7Veeq
63vTnA2UjAuYwf5JcaJGEcYciRVSPP5H67rUHwaa8DbUWvVmY+9OFpxiX0D9KszUj/I5kmfFIIyG
ZPBw30VrWjK0uFcpLh1s7u7K2uWBAXFw5b0hC5sR9X1vGfe+yLlxUx0v0NYzqYqQWQDMHLS+bu5i
IyUITEJr4pC2dLutwdSYCYWmZYJzVGDjE3oHY+wX/p3tvmRqQ8ta4exRAotNzTM/csBOM8DJekvh
EU7PRfXU5VSlBYN8Q1dOY/1pQ/BRwc++5ciEhCjmfMjF1fF/TViZGbYNPOxA9FEOmlW/aKIzXkSs
E3Idu2ODUh9RmMRSzG6C6xAqYpqMmNYm5PbZwGa+TNw+NwfF9mQ2DkX+74kraXVW70vWmKexjEkh
dCOBt0WlNcKbDYCn7qpjbawl1E9ff+neuqJLgx/k61/XZ8jPNb/JACMK6fOsRc8cUe6gbnE0h8/A
ZKAPYtrh6MdroBsHXIr/vff2HgKu3gWrEsrfhUbUH32aYiZmGpYWWuVbT6mKFG5j2AedFK0asnhX
re/i3bI5GaYo3cj5qLhASalseysTZ24B7AKkGMihWRMyX1jgtQIvLvS54yKH7JJ0lL0p7/6IsNRJ
O9jFghduaO8+yUOjWRca5NvQgezPUL+t2LMexIqNdxvYkEr+DOo9ZR1YTu1RMDvIzpFQTB9I8JH/
wpypAN3BTy7XB00dfhtHJ+VGRq6aKolDrCegpLPjw2OF/Byi0rwqdMRmQPe4B0sJX96FtEXQQc14
PRetBrWb0aynzHXMU1kiT/y2uX1GNc6hD/jUpDV7sxyweDxuhBZoIaROgR43hBfGAS7W9Zqu8Clj
+vBYkXkUyReqEkORr5sOQ4IhxiU7/DBf7OdOrzsseshBpurn2z9n2CSGg1sPJi7DHDf6QLSbGvmC
4paRQLrNP0E54k2mG+4xv71naW9QqHUV4XEP0HQ10+azjpj2RJocXYknb3C/ryOsrCzKFGCCaROk
U+Y7iC3pnfS3dCOEzY6w8VoMxfr7Akegf/P+xj3GNe7tnH/2cdeac2O2HvkTTePuhEvW0wiv/qPT
RnDGS5RDORHxiPs3Idef4SDUFwZAD5LKup7cwISxxDWtpKutQJCIGOiCVXt2UN6mQC13HqlIYqmQ
lk0G3W1PyYyDOqq9V1ItabnJfnJ78biVAtXXiaEmsB3ALYYNs3+i8Lv0YpzbfIDq2FPfcgnQE+Pj
1jXAPDGCgf2gYSroEpzCLHvPp+m3xkUnpi7otIJxvLRE2sykqfEWdEcPUrHIT4m6FMAinMZWB0br
FW0kXUQntKbu20kHJoP3SdJVVDDE8F7kLhKvD8xGem5BbQ+YIgYfb7nRpJBYpn1I4ylodTPuNJkn
+iqDzBUKDFxa+YYbG8NQ8H5huSwN9vUV7l3F3FHnAtQWZr+TBNJhT6JWzC2QqHjaWVTJDNQ+MeIl
xepsDHxYleYBGB3ThO7I/8xL4oiz22zoeHQ5XGJAjtFquPDzUyhaVW3RIKjKNac/Xf73zP45xrYq
qcf0M9dvMcCBfU/hS7ISsyI7b63RtRoYip5WI9MaTXokK7qk4m53MI/hBUCOWifc9hUgArocS2Bp
KBC+8ZQvSpkdxmvu3r9puYGlwN2hzWkeWQMzEPQWerrBeTu8JKzrimhD9zwUXf3vSpk1QOxF/Dgy
j/Av6AQJcAx2O8/ULAAUhSWCmppJi206WUF9Pm2VQbX1B6cuWNYf+F1qxHyrqSYvB6bZhGkp5nNz
kb13myijS2pxCioHJpjgPzlgpCWxT14+qPDaILEhZMaE2SqBAMbkccLbuvVVyneoj6b+NCfYlYeK
iVc9Olmn9owQOcEuaSwVh1xU7kHuEDoG89Z8gbsvGKfsIc2d6V6hbIr5aA70VC1hE7ephmRGOfxW
WsGutNkxRxDEXUI6A0xfb4e9vR1a3JCHTj7r30l6wawFYUmW6RkPi0nJ6WmyLi8GIDnZPpSnrwXN
lBoWwRL8dXkYaJzqFzaNdXE+QwYucZU6O3ZmyD0fn06yfO1G2vnFxKaO+BN1dD6LfIk46WOmmH8Y
q6CZaNUjmj5pkb4HCFw9PundUAHCyYvy+ONWzgGg9TZXy1UlU+cQZUip/DSPy6FPhnMaYzGj4krq
yb4d1rVDV1zSehS2wNMyhpwAbSM3YBb54umivx58FbXPnl1On0WKQuo0tXOr5Jj2QTZojQQG1gFs
L4l897sDu5o9ieQ1Nt4LZmMRfhu46r+7rk9W/aAFpHDzgtBa93s8tKC6uzyCvuBZzAkGt4sR6MlU
OOdrn6z56+MubcPsJ0f8DKmj3dbqXs5nHyxgTxIQtjPrHTr12wckPtyk10YLlh/tFiBMfJEGHx2X
Y4H1vUwhyzDV0oicMkpu0Mr78SOeay6B08yngvHPcQdvhmoSJgNtrYfPVNdqJHBZMxUtz7qszNlv
GEYUKRX7S10M1SnB97LmRSLzgJfgAmbN0JlLR9F9YKx/IHqgsCe4AT1LnnJaSybYwuuWXJLbLTsx
KD4KCVs25kxRcaCgZvj2F157PfSTc/HF2oFAxQw6gDy1vcZa2F2PrkVS9x59Gn7t1TivJUSPu9xW
IeiHx1/fgeuK/qN7y8TSkkTzQVbCRUe/bAXk1/EOob7xOV8zGRaA8n8v3TXNnHNd3w+wqILiUi4X
yhXoZiURHHPHl/FqldgsTeKxFdN6FS6ccdIYdh8+TPdRm+M7aNhjAXRtkHb2lyrziw/kBokUA81d
0tYIi31aEaE8fMMpU+0so44vCP5WVxUWJvi60mpmTcHhgLPtXM8N4yhi2KXRCcGpA9WPr3Q3pEtm
+azMUJn0phv140zLe7Xzq3H8+cqiYjS5ZPvSl2HL3zR/FxrECIJ8rzMTTyvZ8ExyLwOZOTr1l8Ue
jbPXgOUoTex/WY3jiIiLUTCnuCWLxo/86gCoR0iqZxs8/NoD+9z4pgkNsMt/cHCBGhhr4xihcPoE
UP+6uhMjle6fZK1odn2iDD4IguhHMvX3Jmb2mRj1ikFFsuezmILNUEzwhfYHgTWLZUooPOeqEam8
u4BmLQ0v9hJfCBocrIuAVaoI1QNg8R7amSxGCKNMhpd/1zf3nMjB17sSdEDfFJpRWG33prPKZ0z7
SYsEttKQnQnsNL2DIgMAFdtUzOBvTgG3o52QeARzXkXRoSd52oVsDMYAiVCXSN3oO2qVhXmKw2lV
PjDEg0IfMWrGEwc7fY6jckW5i44zERSMA83Tv3jvjvrhKPbLQrYCwcPKd/nN+1RwqiZbbL/VIDU8
3KnfiQGB9zsJCuCuKC8PmuEbh3BfyrkUYZreDKeQFgmIA6GSwN4sAsp3lFV7PHYvuPUaxBVN/AzU
HflmMQGxEJghYYF9F7IDVucHeNjW66CB/APQKtY8zwvMpvU58L3NY5adLSb/tnia45z009KXaoZd
xn1WFiCIWqjItSrDHySEkTfHS3tzQDfAlvHgifJ1mI9Ccyd1oVGX8l4ECsQdQIlAUWGQAcCSRvUO
tCrrd/C2ZvAv/7N1X/8LwAOM7N15Jq8v4WFQS5kQ9tGRBPhP8ast4hQuiCtW8rlZbj7TdlJtCPId
fy6hpE3aUOxc91lxHIwNkYKTB2ocZblBZxzxUaUlz8c6XkujXvPnHUjWc2SbCy5PNr2U/z8vhoSS
sz8aMMu9o9SQHof3KJapeWdH9n7xHE8XRKLtA+bqSCwz4fiw3MOsX4rf83sJSgAk4MFvHazrEwVR
yTdbjP/k+QN8BXG0S2QNiInClAXS6fmXkHwxsccusmm5arLDqrqLq0LjhwppsuCnlxeGXUe1Mox3
uqTdBCAKKZGGLS0D6dz1WGPESvxQdslMU5J7VBrvta0uOoFpab7aSZpFvSo3Zq6fCmsRNIa9PZ1b
3pElLt5CgoMUF7Yhqk6VTNeZCl5lSc4BfH/6zLE6dslcAnCixGzwEwZeVWZZnVXeSewLxB4HXTq1
6zPch1hU9PHdRDufJAvx+IyTjrCCkgViMGXKikKU/RCapBC9LBOsetNUCS4SXR4GPKPjCGUuZZDj
0luC+IVzkzTeIcVoL5IXKS0K0m4zyh8p8VPGC06VYDiFpQ6u8DGVEd9ZjDXwhhWlsSIYMWdDfnXO
TJaxRT5QL4C7z24MRJD727eFWfC7ZhB41zsFIkA6zm5uDrtQhUDNzOCIPQLRR2960/3Il4TQ3Zft
FzTHNWV4CJsMFIp6tT1+grVC6jmN/ocXtAujnqPin9TYt46b3ntF3+/x66x3djCGyFsWlrK2qdJ6
0CsHgp3GRcg774HtrCBeu9WP78/azNHDTEW6ofJxPKqeeO0dIVcEpQ9t/8aa2088Yp6l4cgfp557
Skd7fCqevBDWaLsiaRcv1TPvmi98bA3c3Tys/Yp6eBZvQdDq6TXRDc63MFa/vVeag+VG3PMx/mdC
LdmLnN5bKE6nGKRd5MbinxswR5Ljx2ovMXGbjz9cxAq0sX4kfPK3dGYz5ajHG81c7Xj1p3KNV8zr
go9/HfucwLHCtdhz8LGEJpXXHXvZRxAPsSOTTQzbyy6nwJzDCvLCSntq15/sJ6IbJvN/9h8IaCBO
7BRgXHaQMrTBG3f0aNmbl1FJcs8ZwgIQY9GZyn7Ise6zwRTP5spn0qK1GgjlFwtRgWpqKOrHAIqf
7cA520FoWTOZpJatz4f70TFDrha0Yhju1wGyrKbdUU3o0HbGRmgoMyx2vCWFVDFxtKjyxiubyerK
+nEG67pCYS+QnKy2mj5hJBbEuIKOxz6e5C8DwxkXEqXYnltFr7vuiBn8WB+EHAjxLFY6KpCd75Yc
eRxyLMi4nL4DUz3CXl2PJawMAwPzl2fFyXkBRqUSjZX9x/j2B8KJcdaff0A3ymtdfCiIOzvP0/cy
hBB1POy+ib5QsAj+HG608fYMi+5zlbqjiGd+8bYL2FQPMIeTQY9JTJMJm45k6oZ1PpaMi67JJGI/
wyXmlXwakKDD0yKsZ8US3700VnD1iYEEEiwYxRIEH620ZuefZWHRdyIz8lzEzWxh69Z7YmyUEkPp
J7m2pUGlm4hiqvqzvEs3QfgHZOl0PwshJKOQxzELrY9LBnJ4g2LHo45ZgTQy91iJTkgFtgxPsPND
qEUgMiBAnwjVkeBiQAGtwnu5Sl+fayWSuZIiZmxztCAf41+DK/HygUmEfRM7CBEODisGa7Fxzl+z
aQwCtvtRNX+IZqVsiLaV+EPQB4Ee4xemhGvPe18bNkno4xp5qOhJ4YFuR+tZWpLHkYpVBAIlkkQV
jdgl4CWSdPApdTJ2etXhN6UmHlI0qWL9VjC5L+4WVjuvoifaP/d54lBEREx6gGVZ9fUDkzxXS63p
YHUXgbRSfqesIZ4eerGiPrRPRuzt7gG+sA9cs98BibQAXGP7OcOvkNtjegMz1GnuC/lcCa//Ad1p
8a5y+bpCvtkslkA6DuArtyPmltCl9lD+SjizHlSR5rrqK/TEhrPigzuHJTxsRxzuHdK8I35TP9Y1
B7hZTwFu4CA7+/XjctLUTsjItqoXY6SbaZbjF3tqwOJRFZVHYgpooyqYL6AUlQyDKvewYPqIiPbl
c3hKaDLboy/c50dtufN9MMufz3OVQBOQXuUmiy/5ATfA7hXljHl8SoGzOYBCDwISxh8ROoRMD05R
isAvTXFhpCT+5KPUxPZEmeUGUiR6un8C/DBA3RCqXPg3uKnxR21U1iySSvbH/cdqFKZc1lbC6Boy
QRatbltiAPm5N+65Sl+S0LEmaJPdRV7d6n2Vm3bGu1RwyTy3MGAWJ8tzyy1hg0/cjAK1tn2wnTuK
c47gZ5qbjubOa8G20AXSROB/xQmEvjlJe2g88DgdFNxYvFztpV9TjtUOUAsT/Y44yT4clZolXKv4
Zsse5iauRJkXcGWTUCHrqMxHRbkvB/4ff0saOtVz4X1jOhQm10K5pD+EEcf32yyeUWZq0NvYjx0Y
qk+HZAta0mYVH7TqFjOzSFcM64mHHZU/IQoBMzZVEihqyx/uyeqi0CgLG6Nt0dZVR5nosWfoAJth
Ceq3ovNPtUd8glwQvGetz3DkJQzMtZx5kIYdhcIiG0FhuATCNxSu7bA3MKbCjl0bhSiyak+i5GqJ
ibhIjz4ZohiooNARHdas869wGK8aOpzCbmcSYYeg4DrQwBQ3zGsDbrLtlgZj1YO02FCfrR/u1QpW
PWB/9qmudcmINr55XD/+VOQjRYk6Zmn5NrWqscJlYMG45eC0MEFtCuBCZaxsTKbeWR2puFz5fj0H
55p37eaHnzkb7ISDcyCiH+vkQDzZrzWUf3W+skrGUz5CnMqnC3nsz0/NM8+NJRC32bwysIp8923Y
Bzy+s4ZMs3RCaMFMx80Ixm3hoFbYgzs4tl2ysq0cS6EcRFLHMOtnEZjegTdaWFLGIKpjUJddn9uk
n2Ru09yljQD2TFaFexS6GUq0JZbwz/kns9uUPJSUafXlHOxbKDnmBTp4RIYcg91C1K+IDv5CJZVk
/2Ek2/GXwNUqUycSxMIpF0YxWa7QoNguaWTggC4oitbU6J3+XVZLyLPT35rs80bi21wmzIcl7Eyw
bkRE92eryD1LE7HAp9sGHnN/Wg4NgfV5rjQLyI1AMzV15kRgdn1gbrfwNnfSBHROWgmOjpVI7yfR
7b6EQdxpQBtTQhuefRY76Sgn97q5ZJYj2UPRKw/wKwd9CKxs1JL6KZI9e4binkcMZyPeO1rewwx0
yIwoOoL/pmdO/JjTdRWupU/0VJH5zhBZI9lPphzpeWcDVOB1YiOzVO7SEtu0EvpFG4lZs2edfaOy
qE4KN9ezKaCSTrX6xV4exesKHd/nWNsTokvk8wib15IPtfU5nzybYjrL2KazT1/QFvKDT5f8uiVf
MLOlhcgdKjp9EZ1nW9Ce00KlrRpWEq/QFfFKhuEIdXjDRqDhPMXlR2PSrEHhV44AidJTCp/jilaU
e9zaiv34cjUM2vJbw8c8Y8Ce1BCH2hs/WYjlNuN9T2eZ8gURgEeVy99FAsSKfK28Qs01L7u0Zol8
ju94Ctat64oWk+U0K8D4NvExvRdVvKKT8njLnH/H0WO6YzIj78ckLMKv9Lpza69lF436QifZCNrb
5XAqXKqC1I1nPRcEd71PU4eWyYNAVXo8RYRRmp3F97eSD0A9V/434RK1k1UAmLTSK/AZNatKDUvb
XjlzZlzBYXJNcRjjtL/7iauqy4AT96oElVEwEoyW9FsOUsyRcb2I9+F/ExChY1Umz3waEZ/rYD9N
zsI7c3QzbR+S0i0wTrMd8QFhce0CdoQThJpgNdJ+wcLbp31yM0+cIpb+ACYcyiR8iV2PEN5XE5zV
uw2tlce3IYdUacw3gBMYbhPBX9VknOvx8tMLfLcyzTJhPyaMCYGzUHuCb3hqtreFvhgjo9LlV6+Z
ZqE8PNKNGfXwzvO2f4emERGd4Ss/trZ+kvBld65Jf+CqdWvUTD1eiBUxFMmT34nAwL2jKqnKuVve
eh64Ia6eZTquRFLSvb4SqvJbzNFtB+iGpE2fPCKiSiVwc1z9EVem1EnIb+aV39rGnZzte+ImfcMi
5G7GeDE5OzJOS+hW1Ddo2U00Q0mnEOwNlJ+KP4hGHda6FKnC0CPD3wrzmvMZIavzIAagaq2/L7Nn
E1/uE8zog3KaL6s/LoZaM4Q97NFVjswi+rCAFXVIXEa8FJ6wOQy+uPjRGm1+D1C7aA/+tjzeoFs3
LZNsKifLrICpaN1kMB4eYkGG1Qv24pJDQXbeAVZuf0xG+zpXGqtTsCUJkZFwPjFf7AWevarAFVbM
aRgtYVs48AdgufWOTd3QysWZaSL6vH8UK5pbZIkkjvxFwSmMV1dpj95C7SB32RInEnqA1f7SwpqM
WL1KkNQBS15rRPub2KZCGc8dxVoF/RPUzj6Fg3GXN9qUOBzuWFDXIGna3qVid4o+LiMTFP7gtokh
w8HfdHSj4S2RIlyiyKoGhp7d3Uh7pIAsoGcSU6l/it4GVflJkWNhFdA3rgZtvgx8eF3f+H9x5Rn0
lWBm/gwi03D9CE7Upd7waJ+JWVo3vhZG603kZ5TkoOpLTyQyF8umBiCVXAUEZDQbDdiC+1AVLdeI
yVViQ1RPYYndRXnmJ5sDS5keEdgfTq9wJ0lEEGIqLEClNMO6ypepbzYuFpNJYHC7JwEBWck1Kj8D
+x+SsybDtBmk+4wdkzuWQzhmO5aBmo4zpzK90X+4Y3d1RWsBN1CmoVktGBumtqXWeZJkxpuWjWom
7oZwJJa/syt+JEPHI/EYPuVgyd6kHZOGD/DgarZX0QWeHBSpvdgthZFIwyBRjck/1BPcgVd0EI9k
HAyMplEChodIDMImp1J4n5OpnahDO/atFzpnRO1jbq95Lc5Hb5h31gcsBMtTjPCW1DV7N2a060WA
8VW53l9m7w9miZfI7JFxASlu3ZeU57ELGtT8PlChHnaoDsCM2qSBVzc/rqyV/y8cHPQxP+uuWwrA
vrPQenjuOkTgSLWnLexkYUZCM83FnJPIzDi1WVYFewj/vF/lGu+1tsjKSRuw7C3V8lB5IJQqakAE
PkMt38fh5CuiZgyWsRtEVp3Fi/oIho/ipzDg4SqyB0HSlIjG6Ojg6BXJfH86xHL0WMZrFH9g0zIm
9DAChiGOSvLp7qLTsKwOaLwV0XoiVAMmrIBpISLbANlQd5IwJxtZLFphLKnor0+q6JT4hnpLE5lk
CSWdzLoC2ckJ7YkDGLNf/hqpa9jIpwC2+o9kxE1gIXJBcjxVE9zq+slPGZ3USLdFBJkkBrRMWFVY
vOlioCPxsZNNY8Axghi0s75c9gsy33ID2i61AN30c75YdcCU1ZQuZJAApA9CKoJzK2XbA42iRzKC
/6TzQTzkep7APZp2ilu0T43vzcJaGseuqnc8ixBc3Nwc1d9qGBgsvSjbRh+7c4NTD5WEgdnZG/wh
JGoFA8ixn3q8jdNl4QghiwMen27wwCgloxTFRr2BeEZcyKo+ubXx2FzB1QfzK/J98koNeDG3MBD2
8VwJgQZdqLKgxBBTZ1lfOrcgkFx/55YBiLZZHbUr5xopX8Jjj+Y84LtWFaC5L/TGdfD5URy379Tl
b7NzyVJMCZBynkfsKgWOj5rA9OXfWD6GDvw+b95XZky88p8k1Wf9AEy1HfWJEVM8zEoe1ib6K81j
A61sxiI5eRkKQhSYjsWfH1RKOAUN9xKkGOzYISj/ufV4EQwzERWLatnPQWhuHw8QGbGhq3fG3OkL
zpEh9/C4n+9fqhwFI81rSh0DEpaTgRDqSsJK4JoX8H57E8NA6k3uDmcZsmx/47wAVL/8yDWPkLpo
s6U6J9vzn8uN5rpyZsfaVo7JDf7C5MIrnz+2xIhQR/B5GS8AxiLZwwYa3r5onkf/VUv+VRC3bq73
jWmIHQrklkGfPT735JdpNpS4dnI1Mp7eTHkJyV5Z3Xc49kSXtOI9Z09qHlc0rcbDChEO4lvGVkNc
BOhLhW9goVxpfiToTSz3+BdYOtsJOVsWR2r1e2vLlu9GQY03MMgTXGwwKT+wRYNdiEMZ43QIrjzo
KTznDNCaxf6DWKm9czK/GUnBFEP/FK5/RB/t7ziqUJF5Rk3ik67IQeduOJEGpLzdi2QFdxYG/zxO
UUemt4ZBLLiHP1RUV6kGtMsRIazu30S4OvynTjToxkF/186yhSsrKEnUZITPpFRY+9SIDZ0n74+C
eWs8CN47lBKeClMidnbYy3zl5NjJYXirKedssWbtmuCeono+5jCScCIO0JNUxtkaVDR+XfEllIkd
fjWx0G3Nngsdv2m7OdVwyoLtdlPIF5LzF2PgWyqJpinQ1gr1EVJyfsb91Kuv+FdGDU9Cq1cxxM8j
57dcfDbDvU7V3wqHWyR3qwI7Z7LYoDQwUMqfV9QfRnDwNzf+PpEQR/u5eif6vROkoGm+YgKeoZBE
EjuhZeLsNYbTi4zSYkoaufxP6cx+ssRAjntauO9GUWMvZtbcKptwBLdRuCfOzAxCQ0eQjUFWxqr5
sL2aFXgWRBkbI7O5OVJvlRuOGLbPAfcf4K0VWGv8ptopNem5SeELOdL/+4wjO2cQ6B8yBuKqp5Pg
CMC3fHG0z8fnw23OuXM+KqaLf0hXPw9DP7IWd+y0fIj1oe3NJmFYXmcDsKz9iHLmHQsXgBx7lT6q
y1C+AlvqPmQ3kw5Ib4N6z9gv6xaIE77hQ5xpII2KJvuSn6vd1F56alAA4EJ9FLMCSLrshadyXpsu
qzGubAxjTvo7hjQ4X69Ozbezn45HlQjpcQG32+DRvUQbvNeI78YCrdT22BczBdxfzaJB76Ng7f2N
1kzZ/kwt7Wz9nLjwL9q3txBviDzcQcV6poY29y//05GhCygNhXmMZU58K6w5A1hUr9PjdW9L0QHp
/uviPtqGcvVcMTt/Rxlz+0sxLE7SW9Bm1Tn+IPNjb+zYAwrZWBoWek52OphPOGwPHCZicdhN3NOk
dQd/FapQooTQ6HOsAh00PTvprUhaWfGEL/lKt5iFcXCfTH5LWc3bj9YjZzdIEpubedqoS3LCXFDZ
sgv3swHJ2F6kvN7UHiA8aetaNPss5EQ2hb+eapeiiHOUarSO8ZKQ461E5BfpwAvqlaG3SYFHhnpe
JU8qz2JzIYsAoNk1tNRccVtc8259vrgTnhjR0kuWRg5BHD65gXfCzjkSI+tN4vHX2mC0xCPfO/Ry
hyv49K+nO2n7ZjbjYuTPCAHiT/d5Fc+uynui821+VhjDB8eTuZ7nFgn1Wg7+UPIH538Yw9PRh1d5
cwwaGkCb4LUD/eyp5ARkFGhZD5lDu9aydLzOzDgIuVfLx1Jq63dXlpd0TakGJpugbL/xxaEwvxD6
gfbRsXxXqbYwonoMNPMjglZaMs66KRAfXr5pR8Litdi8hlCkCdrgDR6fRLYVJ7RzPd3rt7WNFS4c
ayS/2j/NWlMM/nKaQJGahzcI0T/UpqbZlU7XTEh4tq1SrhEcNFTwHHuRv8toXShvEMYLXcGCrxzo
letetRVZpOkHsJfxaK0Wo9dVkNgUP5q/wQdBtFSevYbRlSC3scZg1FrjYrRqtWC63t3e5F1tnmGr
u6w+kIT8QOcldT7qNN3QdVA4ZWyQp7P7KPKlrBVprNkYDOM7FIqrgYk18AvXngHkMKSZ3X68aLoh
0Ik0QwhYDyG8vFxZEyeWic3VSLU6H0poXFTNVDZbx+L8jR+E5NXsgke2RSiQfv6BWhGxWGHdHCnK
lyYLTiSD0rC+RFpBDi7oih486XhsSSV02irbKW22qRDflovr/6J/MYaHgi0ImvPyXHzLSJqgaEF3
6Da/T+c1Ztm35/qaJbuRwuVMpTZ+rtDnPdkTW8/nJeU6mL3Uo9D/+T+wns7Yt4KFtbqZ7WKY4hQb
KgPnZoPno7Kx2CR7CqgfGl7m7XTQECB131G/y69W/1EwpzPuslHwYJDbnv8waxWUQReaQr45O/YF
31T4rRdGfbDOK2So/hfFo4xaNBJGjIh/YiraUl+3HpWwpJFSsM1xFKy/lqed1bOwPjsD0LfVXcCu
SYTx/QuK5klX629s88oHkO/sWw46MncbFNLHgJS/I+uZk1QCUXHOtift2XRLwjV1XBfc9tCwRdan
rqHdXi+YHkfBWE2ngm6+6Ezx+4sX7c66f8xx6pGrHXGBiRx/hW28GjEDwNtBM5OS8cYG2N5rgRef
9hOAqS8peQ85JAMwpMFE0IyXYrYFr/G2MRUh6C6HujeYwexpPUt7YrnFKUEu8lbqNwpt3F7aLTRF
PzRAnjplt6nPFj/Mjs3Xe1Gu9XZkfbq4upQJfeHpDBsDhAV96+nZ6YLSGQXgwENdZ+0xeS8+QEnR
LF6q98tQx4jU/A12hapFXCbVqcGMV+BqWllC4KkEIvZ6sWWHPwSNmGUJFXGxltHcAnKNouGn/SF2
qXrGjoypBU8g6EHixRVckota09QOSClgGQ29tKv+YPw1rAjzfrE0H3YU6e3OXZ/wMNOj99edrUms
NLsGTTTKhHY8P1IWw/DxkAF2mvsigtxgcmcsSSfoYmFgXPBAbF/BN1P9ZVtoEzbQb2fjC1wfEnth
TUCLQX2322h+WHhLjlUSUEZVolNUoWZoDnOScU7gIXMb0jIM7TlomKF3FnZ7u5RfXa42l+YnK+1m
m7p9a8uI5cs0GRXo0u+KbHMpMp0e4aHiGpe8O6cRORqILy/RrxaoymsmgvGljiIS4nBVjY2gFp8H
df4LxZglEuqAkUVnxJqdFZfHBXpkICoakzdYXEaZp5vMJxc3acKSWUwz/E6qYdeRhjmXaHF/qb9Y
1smgEul/rzTh+xbNK70WXfChkdJ3yYmcoNyZ5Tah08briUIhIBVyDoWeM2npX/CdoZM6VtCUFUyH
0iYkVtkyTIdh2rffR3Umk0hMOal/afpFFvfXKn9fpiNl+Koap7ZHPvlmHqhIwTm0BchjCriN54DA
uxG+9kp1OOU0kVcFOBSjWqK/OWhlVtbueq6Ldele//gIIZlrlu3SsZrHpn0UR/suM+8a8jyXCRQh
ev1qpVGBuDL37ANMJmf9jD4jgdEPGrjseVujl0RaR+ggyfXOhMtJfK02KQSAUIO1MQwaA1I0/Qy7
1V1E1HAg02rPfhgbH9WjZC4BF5Blquh0cda+hS/5OKy5S+7PrMeuz3iRW2epi8SpLQhFVqeHu3xn
ePP0AeQbs38t/fpU1NLRL2FJLl7Tw2yIglsBxHWGjN9HaxjPuZYRdS4mCQ2K69cYhF+AR7O08B5j
V0Bke7GlDq157Tg9YpHl3exrDqC6qJ+sT1de6Zt9e67G8tblLbmUpj2tKnBGWYq4h84h62wIj6s+
8xuIN4JzKekpqYsFq39Lyo16LIfiWixgD9xpV9ig6ffUa+MaShnDzQSIYeYIr3UZ3q8pQcItj4gh
aNPzc/uD8OzNHv3wcRPcquxzVZlkThSndMCHmuk9DP+EDhjXzEs900dd3n+Lt3V3nqzRR9B4UgwE
xbHJWCVf+Sm4sbXghmkLV/eWufeLMbG5WqOOmF/p8mtPkKdMjXq+GZifiVuZaZ5NQOt6yaoxzt0V
tZxqFMwGgJDyHGUCHjbmiECku9cuX9VZcDll/2ARKTQ164bJNk99A8n9JuGEw4I32S1R7eFCsjHM
oE1Dz7VEilc1yFtls1HO4697yrkf92kAKjRiVclbZit9Fs9scn1pO0gFKOFaqjsyjKiS94A+jYBm
ympxIrOHH0/u7FiTU1jSETSNSeRjRQbyLk05O4dCY5U7AdBAJ+EEPvev7lc2/c0kSf9EMK0/0Nbj
FEqZYxNTodc4cuWIOUvJ/gAaYXgg+rPLr1fb0D4FVgLrbRFoAuzqprxl+bxO1AoHkq2QPJ+iFR50
xvtiM2DbpSVGsZiyYErgoNumQbpJXPSO8w0L/8gENRbz0ccgLl7aVj4PSAMrYZv38pTYQ851Aef7
7C4VGL4qHKXxYHB4uwMTvXRAQppzCu7aCKJHOf92tc7TnLWtHgitpAeHjxztLGTGESL9yYiDY4Ai
Ib4/563MKMUVMnlA+DqMsFrm3Jvzguty4F1EE86dMtRJlbFvNqtz+W8KoVhQrp/lj4ztxEuTkIhd
yqEbnLWLCMRo+XZLYUgtnvWjBhSK8bVT0gjj5DBIAj5oxwEsaK+FBKATrYbINf49qAMMamD+FdMG
GHdXcbH2rmv/d2itG9wrBsdNqMP4u6PO+T1Q12bNk62Kd48DPtTF/O6gGN5rxQT2JJzncwMo5KUy
o+JLfvjeX1C3HYqsaKhFa25RjacDs+zjYhijoK7anEwme4sMo/M5PNu4VhvuB87AU84okxeI0py2
trdSba/daMh+MT15kKfhhmpXmMc9mvJmBif6Ilk8070PV0d5D/Or23LmLNoNa2CgVXT7oy71CH4E
cZcwOHjnvd0fR/M9GBvLXKgUm+kDJK+nWYO8XERNlH8/Rb4sgaIdMqDDjbPv0g3Rb0Ht/aIYNKN9
PzPXDqsjVxYUarZbV8u8S1UCI/CYbw4SsiT3a2qdumlzKj31Mmb7Fhzc8tAUDOc+C9GzszsyrxPy
6U0ehnxrmHolUDK73+aiTuqnAkVFnCcDynPyeSsnCTAPwSOWaRboNDOSbOBou8pJTot5Zsk7ERLg
tLBaNy+d3/yK1oI9hjVL/ybIi8MEVj/vCH2gpHo387XV74AyovTDum0Ru7vXcfeCSOTLzdbz8rGw
TMgMeiy7ZOloJc6lWRDxkKCGlXm4ht/LKq+VypO8PFOvpDohmAwZy5KhkEWT75+A38CW/TBlF71g
ciWrdC41d0dzxtWiLmuLVPkvbUk3JpKgRC36+v6y3/OJ69SadjLUPzfkYYrS/90nTT/gQF3hgCCC
HXXZt21FEITpPp5Lx2eqppV5WunfQPzLStsL4nd484z26mLjVWQflz4QBk01IelxXJZxQPkoFK7n
IhkK44U+M/QTc9XfuGvNjQYcjHJLcfyQ52v5bNuGpPt0bpTw1B0OiyY0tHmwPqlUVOJsaXjGuHwN
KtWyorPjlc5tY6ifMDL5BvYU5tN5/ofVO79bzx42xmf1Lt3GpvxU8TvwE8gP2nr2MazG2hxrXAX/
SVCg5vOmDUH7hMdJF4B9Jj2uTBJLYg2FTiX580wiiyVAZG0DMyCeyb2Bac3qqLFL5E3hAkuJLMmS
IkevDQ/hBN2amhCHf7VAwGx44m+WmT4JY7nFcDOA5A9PMmPvesJpW/n++Tv7DFf5ccoaehNxS7QC
540VkfTyPCxls1ZzQ6+MZ3hlifofwrOYWnC+MIrtXVQc1N3B903D7nb4XAfWFIn5it5Y0wpW8OM4
bbSiW5QA/VE6vV7Zvc/owFSAqD+7/RlLaZMyPN7Bo2gcp12n3g8K5lx7u7oh9sBAlHViPP5zmJEZ
N0ITHCpIbBVg3cuivFNVSyliUuK/OJptR7YlWbV8RtrheODFVLkeydlRbEr4efQPp991izLfGWtf
gWkHZklp3pEK2aBUGpalgow0GpUxYnEFsc664LbwY9HCuLuySXGzl4j8EV0kJT0s4hR2punQOWa6
cqoBM0wbZAZqHprH5hk7dPHkwN7jEfMfFIKks4//2aYO6z5wTrCoTQrRFEQU5eItTHQ68xthXthP
K0CvhAov9Tw0sAPn8ZspBaHrWy/+xN+a3zuriUG/AT/tmcX1FddiXtEuONVambPLmhThVh1H50w9
RrhwjmAgjbYIDJ8V9ucgiN6TofXsTEPk98cH2sqDvrh3Leay1GW1//EB4X7sTxaFhdztQa7PVN57
8Y1qJ6K4PzoTdTGC6EOPuhgUlG11xWtO9AYiebWq4iqUKBY8Ze1fK4zK5dEOsRNJ++13ROr12akm
NVA30ZatjJcrpuwQgFVDiiecP9/JaWplkzuJUl7nwjzgB5UfB//nLzUxTUCnWR3cNdWcCmuhxSRM
aAhm/2y5aoH7SoXn3DGLUzRQ1vX5H6g0rRgMapMBI5UrwDuO7nfYxSP7n41zGcUtlTnJKyH9dxCJ
Mu9YZCyqDnpKBoiEmLhPrINoRxXsmGUxs9BSkOcviK16AEB6nLQrd7St9sOPKg04DHiaqhq7mhmo
OqALpfI5FcBOZi+RAnNBDp3/K6Z92IH2kxe6ZU9KqpGqQpHw5T/6TxcbZItF/7Zo8+paPTKEP8Bo
F1h2n/bDg1BzxC4KIxmtUTEB1BQmUgyDtELjtnbKEBATulbcipzOL3XFawHQfQvxj9dKSccNASeX
w9Beecu1QuhOrKpyhnTJ6KjQYOzt5iqK/nKODtCchODie5cpHr3xRAkzUL8j0aEbHWYrmOzlns50
FCxptgKAeD1bHr0A3ASW9fR4VX5d/oJsAeeIfp8qWOoHOGYy/fGLkQ9JMMz13b5I+zS9iuQ1Rk4W
/HhaicICmKLtRskDb/JT9FuPRmsqNYvUs/JL7FkzVGx48FAvVgTQdrpGsodYgc8IKtI5lE7wDBd2
yHNbPK+BQCLxL0cV9q97ncBg59XR97qjj06L9hvTMKMQob5RwqyvcitalMkXFwPE+NeEch8ca+dS
yDH/lITr03crUtIwNqJe1kJLOO9H0jsUT1K/owuwloLJblAMSuHRzt7eeQ0TZZRV229OPRdOo80Q
MzdodF/YnOJzZUMdIahj7sA7HhscjR7Hzp8UGOmmHgRUPZ6sk/imjZTSgSANQSqFDaXyycudmwQ8
T5S9UP3oKYYmrb7wa1AuzL+TYpysVKMMzvs1r7ycZ02+pxt74Z3K/wwgeEHEjPvYegrGIE15odC6
87Dz4vuOHsylDheeYEnDmyKnxqT676NEP/sPFhDZ57sgzLI82tylL0bdhIowpbhUK4u9F2kj2gTL
nnQu7j1wNaGvpJiyXhOEBwTny+ZQQnp1jwOsqKb3aUMGOlda6yCqmtgolzRNqHPGXLP8eo0wdMbL
B5aAcQvWW3kZjwBbtGXnLIIJuZjEs2gE4KwGTO5S2iQkwkyOJgg5GBMWD5k/JfdwFaEuG+KA3sQA
WLvyGVmaWELy8GDxGDxWvU/8TJZyC/kqQS084J6nh493ZAIu11hEgQh4gklLys3KnN/3bWuNr7On
uXqrtuxF7myeUSXR4y3B5heN0aq+iH3X+EWseqKybQVi8cbSCqxTe/oc3SNEzFt9jS+heM7dMLTk
eNROG3ZUNVdmpJPBBbRKp7I5Vl8Mr/3khpAo3VPhNIt6lL8d6MO1xDSCW1C+U3s6H8enAXHt9KFA
Ttj6xOa/qmIFIuI18x9U4LT8SIBXtCQyo3ddlIyrDHF17xSb7+ei2bxNeI9ZEbeGw4QC8S+ITHok
xIlOiFJxUtg3XdtA73TFmQyKg+6ALIxU4/fsBIqjBPhDTfVgKEl2XGhMi3dAr3epUaSCnR7J5Bdg
qzr9tRBz5oSGCrSZi/oTsxC2Zcy6nDL9GAA6SEruh2+7jo/JlqVC9H+EliKNJ8Gfe6v7nNWQN8rr
4Jn+FYdHkFN8Ysfcgf5ANxLne9w1EwbIQODJ9+vgTVYwyTmkgswPy3HqzTzXbWdcereGyDL3K1R6
Kp3Ss1db75Bj23reJ3DYLbKmjCUZhxYY5RgRTtYpXccJ7AEvmfRuJtZm3L9DUoUGyqh07ES4rQku
NLb6iobodc1Gk4hYbajkYiuawDAduz+gHXp6jRWHX5hcG1hcA51xmOeaqyyiAxLzX9rTWEgwqAmq
qEKDyCmBR0/LalE6Q4gSTTrc4wZu38vJnbOZ9ohTPm9AmGgKJR4W6cc/NjMbCtM1eU6iuRFsiqkK
qA2TNBpUE3YYlW5Tp5uDxH5FwYxMG4UMz2JsrcAybvDgKJLc3eCnDVK09PwMLmuvsnfTL3lCR0ro
CZj4Yuuprp7uyEDxXhZ8C6oe7x4cy5kEcjH7I74w/OCu9Sh0YgIHcCuMTFVLAKitg2HUM1R0S7pf
b/vfcTFEIGljAI/Z4PCnkE+4tcGDdPlRsCvcCUWnUIdfneNpVmNx4+vVfbRYTGTY65f94hmM33Vz
K1lTTEGtfD4S8mi2k1OfT3gzWtNQLSGd5DI+fXQRAjrlqzlKMXsywVZ7yHqmiY5dt4cWKBwnPyV/
n6xYMNymWjLUuWWA/Smm04WqKupY4ZAZZ73qVnTfTKfswRn+OuUtF7Ht0oRVFr0oKg5VCk314MG3
bHp7TQkgMtEUDnaZukGiTb8GefZ0oPM+Mn0Dm+zNxhjzUCNu0VMlwn1UkYHDD+1BKauw2KWQbptV
YVUtQiu9gnLXV5G6yXC76d0DDKUVluTUk1ri509CgdpfXGnD/docpp4oCdqmQf3rukfKaOLb+L3A
wxSXSEsU7R26WPsRWr4C7sdyP3+LBiS6qCHEPBfMkD4Go2ZPMiFSsOCZy/f5vD0vmzVWxa3SLkK2
s0JptwruVCZ2LSigyi0pMFEiPzKRLY0MxXVdpPbfor4uT9bsWr3Cw5IM8Zlier4oQHS8byin4jJs
Q8rW5dUqnsa4y8DoferC/kKrmvw3gUdcos1glTrDKvOFF1VQO6TybKCah20jNaxjUFlRp8aLZzeP
GzwojynSk1EznZVe0oguvidIvdTAJ3XI8ijiv1G+6T0iRSK03bX22URTc55SA/1+yJ8LK4M039Zx
wlGTsN0MOa98svfs9pMHQPnf+J2ZT1iG9jG1VLBOgmskQiz5D1J3a5UZdyy70rzFZxaobeYcsENF
wPDcZSfhoC8qyPu0oh7+MTd8G6yC6DIo0Hr8uIdoGgduF9mBKCtllTi7teU99V+EK8siuwANjggV
Ifge3YoTcc3b8LMGZmgOLrVSE8vdJAirytkADGi1bdK2kQJcZhWoVJ9QUicJn04CF8vpxp8wv4mW
GWQsJViPPnBKmNVkadZKVAXnjeDKtPoZM7S+9lBPhdwCeI7gFxhQy63pwBJlCvmK9TrWJT8RBFIS
jD3rzBcF66gVau/5s2Mn7nMmkg9zkC63lEuPgdn61d2aYNfMZ6RTTW5V/UxxlIhpu0/MkyUlPxKh
NLCTFf4j/pQsXeJWxN3l1SnrteHUiROUbgLz224CQx/c4OIdAe8zDj5un2uMG/39yRxSrJ4iCEms
954SoiLPBUCmYoojbZWPhHt+VDSCWLaco2Ha13uYgpXGcOi3KzW5MGIuqEt101K53lHdkDYf2gRe
c/vjK9wAlnOaMYNrP3Cjqxg3J+bx/2Tu26F63VhAAxeUgUPwzzpECu0thbEgVI0i30GbYhsi3HMt
hkPEM0BfSzD43FBaDZtNOjickLoRAmdoboXaR/YZJ+BYT+W8OstO2cMqZVJVFTwWz9wArZQc+56k
iWMM2FZyAefJes23V06AR7v9qY6YyOrnRpI9silbZ8CxIZlfMZbeuSemYtuCZQGxPdh2zy7DXhdV
cpY1yRvaqI0tVzuqvjHsZAs58YTzO0QKpQLMaVzmI4bGlzC73zNIq86LlA1CO7/I0rVZ4751b2yj
D8eZFksHG+kb6bifvMBXRKy77AUnMePVI4Ba2ub7sfTv5H+8d8QaU3E4fRw8OQY00Qmi+LYz9cty
xzRWwmujrhN4OXK8qyUaWYyN3bk1yrZSrPQ7xKtg0ZGSLa+Al0k0R8/hPb5Dd1Ou7p5BrYBX8jkS
/0Odttc10iwWkwyZsJKvLot9ZrHAyyVq+szYBAe40UU1TxpRfEpYK3xzumPwFZueqJWuFzsKDevy
l1s+rV2agoSbK0kdCLG8c2wiYT8RuC19jYvI1x4BXfA/4HsGLCgxwEOz9iezf8mXhJRyg49Ly+PJ
VgkChjm5Jwgnro9i2TUY4fpHYMCgLlHn6VuzIxOtHquOdVHiWAFkg8n/nEq6XJi3DYMFEHGZDXcv
YVCID+Zo6i5TPpjAPuCcLlbmgfMNI6G7Jrv9yw3R/zajKpAcDafXk367GiqHvIi8QrK9kUF77oqQ
ybd2LVl1t9s+pCtpCE7qB06XWA4DZ67sSEKLpECdnRvyxv+26Yu/g7+UQvEEkVp485NW/QDnLJ7L
18qBDrRAU15OKPX3R4InpoNndD6Yv9iZadgIrWkHTNjYePJFoteWWv2sBkXKIYBG/WKvR85UVtu/
C1n+byR0dIu105L89DsGgkQggk8KdMG88Q6L6ZZt35QuzDibX04zG4tiOFU3IwpqOprtuwVtLlRK
UT5H7mNbKBwQFy4xfiJATnrVxWo3dgqS/DlfFo4XhX4yuC1VEP+V5LSthSFpdvIdo4F19rqgRhtJ
aIm6bIfEW0OAIGDC1q8vVdma+GgV9GFAIAANEQiYzDLvbn/f7Tbm7c7PfVrDbfAwrwygpTQtcFS+
uuyYn/VpSBceTG1TAGfkqQVSTflV255L35yRYiF+ShNXM9DR1+OiKYDznRsOieMN2SVCTSWMyssm
pWtjRLvmofcShQgUKkbPnKBEPPsvDut45EgQBewetrAyAYByi4wLfVyy58zbwN2zacIT7HJqRBaK
lHaco4kMv3SI8rLqABW4yRkcNBCyOEgDWMbM/BgJJFukQw6dtSyi/M1ER6E3BGcPFmhmmLepcivb
O78gLXpcRhvD+qgNKcYcpfqQUG2Qt4Obi/VqZ/qcA4TXRpZHCua+eGctiskMSEr6jgXrdQOOsQV8
ZTFBOLb7zJV2xE9cSXLQgsh0LHD2Dktnpk4tGgDSsYDh0/i+g081CzN1o2zpVeHW+msdvlWHF8ft
QgjVPjglaT1+3vnXA/ckJF0wwwS3qDcSLVOBRSjm5qByzKem5sVkTNLtzWMh3NfwmvtmenH+puGm
Kt6QYvYmTJ6d1G2oOe45JZoW6VImjDpJOwvL6UBMYGk7KsbY64GA8EZ0mMGo4v5HDPwgPx8qOAhM
pFsXCfWPZGjWh2Bw63XdARJ9C8NA9C3NZPXRXm9mzTVGGXG1eDqM2df+LJUwaFtMaLvpyeiJfaoU
4IEksfWFoHpAhJ+unx8TPOOKrTPMTF5zI9tOuSqprdTzmc52DcCJiRajq/2TSPeUx1Lx2wX+HOAB
aEuFC7rwmRH7mHUDuO1Piin8e7IJJguX0Vw0qDW79270CAMprO8+5oG0jqMwJautdAngZVxbeZnL
le5GLeytJxfOjQGUXGa8ZkK93nFmadoWG8j9pOgyN0NR4+CrkHf4uhyZnCqri+p1SvqgUxgCB/lk
9AxpAR7xIH0vXjHnSFkCfs3oypywb5CaRI2WG/RjwE2/9ksvIMF8RB1Fw6kRi4M86q8VFfnKbOSg
1inIYqi+XSL5lnT2SAlHFu+RZ2g7im4pAvQ1xcA0OXMX4dH2WidGeNNER5pVWd72IVv9EO882nUs
dSD4XIxhz/Z0JT8vXlKwQMtBpaWSTeuX853FVwpFGwUO4pg6uM6z4Ff3uXE0cQc1cYqEd7Fy7fop
z3EIwBbwAYh0neQ0UD3oFb9uHP2fZ4YkGY+57LHh9NSoO9HuYLWzokEzci0/yEE0KsYNaJdQ7iZi
M/J8zee+qQpiIFBi6e+Bnkg2DLvaozgDedIHKxdb3+D46ovkMeOSVnYbP+tgPmD1+m9HxIbhUriE
qQjO54IRFH8KcFS5vWdpdVBj2hffEGDlfsD5zXylwWD8DQvJIpCxi7rx6TMVY/tpx1ehjuTYe/cI
ub+F9HfmwmDf+6fVVmzyEFDmUgusfSTOIrrYkeCuGqOJfoUkRv8pUOxFZMJyo/YAE4TAXf+UZsFK
ROmXHwVqXFyk2frjnpI2t45uXNKkw+nI27d55wrikctnleYM9rSbueBtTXO2m5SdBxLv3yAv5v38
xTUaqirf0KcO0RqF2oNDTVTzFUXNumtcI0VjeYcwZ6QXfHvQdOro/kCTJNY51nRKT+ozrbxuKjs5
NkHUnaVVY62PEUWBQGC+WPfThBQcBQmpFwyWCqspcTEGgXjjLpLhke2Vpyl/7Eo9ekUXBlsFxkz4
qVYQ0pcNUAnAo86HtDjPzd46MWZRtfF84hFErbcJr1CtNy7rNFqvxs9lnR1DH615C1afito10QN3
hlhiHMD/gp6ojOLuGBsRTesqily/rEnCKEmyo7zhg+9p74Tt+wr+jQwRM4BoYOztJzvgxTknnh16
Q2qBuABw8KbmxZqUH8CW/rFpGY2XstCGeOGr5xxZs53I+t7/p18f2kCLiz/T9tyAPNLqtpMXzk9l
dTmEfe51t8AWY/HuQ76LuyezytovMcx06lgFMDHr7T0aYhv/vt4rrTnDI33GsvjSBHQwr56vJlUU
DFBQIrIiD1h3fC3bntpW5GNr5aUUdBB2YMkEDSdHiU0e2JoU/cvo4w3lOln7twSCPRjSlYBKx6j9
5eCARwp7GwdSx35y4BDpIYPcgJ1pAfwF1lVJyRAOhTfzmnqwEjh6VHcoOJoc+BHtn9PCBETWvCq7
J65EALcDtdyN2NGm6UCv3ENbCKwtzOxeS5l/uqeanYk0yROP0B19v02KVFUHqSaxv3YHdTBQCqC9
0YU1MVLWM1cP4kiOgr7hQTfXqlBvjds0k3z/6REOgy1ultFKtVOzbuxLxFaKq2vrcAWXSYxaIwxV
MAbDZqP3Zaglvp8ho7Fv5eujUiQHcFqXzMwiwkpwSG7tOHFAXz4CW4oFgiOra4IFCRCxcuOM3t4o
tlNZhGSZ0rJywMpdagZTZMaBgDYMerVtDO7CwkNzbjqwlPM3MUbN4sxBkWl/IEPvlPXygbRnkKT5
lzPfiL9aLLB1nPIX3yk0OQG9sxkw2K5r1kzzZuKaX741yhavG+koy+teKK0VfEcY7AQufTvNzz65
g89MleQbw1iJyi8ikKTTTCygbvrWUvogGq6OpKlEy1oJM7IcejdWOFLnbQTgAtUhvsYade9HPOXr
8xDRKVEw8pXhYTZ5L+26G5DSXWZWjW0HP+obrQPsxkhpE4fMWErJMFLHXTXdg5gry3msZXOagPaE
P67bVS7xy3CVUvRz+vG6nPk92o/CwMabQmyxscfjKLXwzQGkrIw4I4fdVaTG9FEWH35IjILkVe2j
Hr5rqi09kdEKmVy+zZ3qZ/DeTm7ElS0HnsTLkHuM8EzRwubq3LH5CivnlTUiVNGl/J4JNthH14OM
qoN8A6wd5/+vJXARx5UM00V/CNrMWUjkMG5MTYnvwFyM4tt7/hHLdV8GU/kBLwrJuRJw+/OjfkVp
QMvteTrQ/tjvNgli52vp2qn6PHo+5Mjo0N0mIM1oGgALs+tam/SeVcyRuwJwLMEvl8kYbX9MeuzZ
BL9Flvm4eyowUcVdIuodT1m10R+3SNHSufD6MYoqwr5i9K/9NIOY4EcLUpeisgRym6uz3Z4b/keX
DmXBym8vddri+qLTAsJeXW9o3TVrXW+t91NilIY+zh44514CnwzGckOfRm6eOqNQsAPCyLEAnsMm
E+UtGQ/E1OBiefEUDT9Qr3dAKTKH1c4xcjvv4R4DiJooj+ez7lSNKgq/fdG8ipf+r+uYtPAor0X6
h8BbxZJJwaNyG/Lh8eWGFFiNJMQf6+Vwfmxkktl1wr66LssNBihOEPZmvnNZ/9aYu8w3pvntt4Zo
myvgvmMoWf8PhZ6G+r3GP2yJqLsTcLszkFCP8+IXDrX3QK0MtmCNXiVK09DcmYQyHdxZvoVFSfly
LwOh2+FRn3LrvqSB0o/eXJF70PtrZfUJ1O4ArQnH8QOyqqCoMnABWlSpVUO8LR6csHKVGNeU1wzW
DbgpTu9KT5lzir7M4Mbx6ia6MC7g7NV2vSJ69orHtGnEtrLXorkDv2EXZL5SWd7nZgyZi82BDqjd
a7jlTNRpbEBnW79lyCWFIko/791/oXM+fYlxA2I/Q8mxM32SdrRvLBtkhqtR50MBoQy1CyNJSjhn
VLg1GEyyQE6a+ueFBS5/yJoNsGsBgaYWYcasD9gdqzPuP+61Mv5SE3OHMe9T+aUrkD9ye8sL7wcW
lFmgftJeENoCiBTCY16Y2RM10fc3M6dfXND30DrWSMdsDrlWf1ij1ZKIxo5Ufc8C4jt18wphI+ui
4XlxCJPKPeExjsfNNYbsRvsydMfWmHiXWRtK9ZRwEeD30j0d9ndO8aYhPNavUxFoA23m1LNKNhhL
J/oDLhBVLWLAFK8qXI/T/EV/FnZTJMreENVY7k3gwYfAvds82LmzPD1+a3DQZe/RRNJXHStnTYVp
fj8DPn8gffcefe4MU9imhpBwk/2E/GVKYfEmnLm3bHZJrY5TNm/manXepbCwbKv9bPfH34u8DDPi
OK/I/rKo9VMcYSrDJBSDMA613MIH+1JkcATRQs1eJjjW9qyeFCOt4sPKxY/hcQoSCcrxfn6I18BM
elBjov75LV5ovJnfb8XL2h60SgIhwgkcDIACTN8+AGEbU672W6WpxeoK6UADw5pQP8CpEQgl9G96
LN5C4zWCOj9qF/gyvOo/GZK8Keh0RLSOg/EbZKVWY4KL2Nff3Va1/xxuq9UDg8ipKb2DrlCy9Ni7
TsTC2UIIdL0ig8RMM4ZfBFAFVS9uT8I4v2vWZpwzP/8zbNnVk2q8qbUORbHiFcfUsHdUkH70mXn4
2sAeS69e9GODK3xSwxPqClwVdZn8VZiv7/RCDkGnezRcSdyUPMqQc77tfRhyYUFD1Zz5vaA004Hg
bRgt9UWqk9mfdnbaL2561ZjiuLOVQBnpYteT1e8CuqIIhYTAGh82ykm7jGOwc1gzz04PS8D2zd6E
IM62cK6Xd6h/K4GmWCjPCEi8fLDRZRl8XlBTL+PDEeK2sksWvrpyCtiV/+xvVVkXfkCWGASpPK3a
3/Ta42jMmaBZdOn1DndkEY87xZK6sOafg+qmnvRRpwW7lngvjlBjRakKaL4j6h7kod+Y4qm/3UKH
jEiwBWmuariumGJJgj7Nwk2vo8tuKcepLHSs1kE/I3WXmVyMocES6kKWds9bY4IYaF944FImhrRs
MAwFN2kbHI6KWuUiyr3EqW5Gfam75yVodHslA9hv0jT8mD6LKWlXYwSSchzQunORdi05EdmVIG2y
XizMWkdZBOHCsJlRGQJKOFUYdwnDGgVkKhMCfX/1FZr25NHwd/Peu/l1+A5tk8fMNKaihU137zHV
JFWUp2k6/QAUjnFtAJoKpnw8DL53xN9AMM4e9iRg4E6wCxE5/yIMeFGQM65+/RO611Rpu+SL/8JL
bfoKkDI89wwPQVnasjDc5XIBwMlyhAyXBYFDQtzn8rsgirKHtjk3PgBLoBSDIGQH29OG07p5BUpO
rI4M75+L8XY7R6850yqBxWK5bvZG8QWQIkCp7HK3vIl8EU1EI0KD3S4S/E55YlIYf0ETmJw9a8Jl
4CzashXmEdzdp/aMUNblNxyp2OlHGUXnBgP7Cdpokt/b9qQhrHk7WXXN26XJl3tQhN9aW4R3dnzX
oK/rPyurb8S85LkhAXwyzV4DhvEhBNTgbgX+zFsoGCGqOVfLCFdKV1G0sK4jklsopqH19S2wzCEl
4wVk+mRS204pZKfG9x8cSJ4KoIlUP7nyS48L/KpGEXNWsnZscoF0wHd4ZMXkSCOjtOmSoRAfkVLK
fIarKz8Y9RtvcspzaiJRjWTLP6oKw+kLYjCD60UHGcXVWFrV7+h8hnEKEJVmTezjUe92mJrbVBQu
XgaRRUWjjZ9fwNL7RFYQ+gt1h0yUWjMEMFNpCPwdmXZPCtrXJnNyDlJZ8ZsE5xoCzKFLxcB+uPuw
b3jidCtnUj3c2mEq8UpdWcEBwkfq8h4oHyX8JZjBjrL2RzMH1nGhkpnGpPw6dzg2GYSJyRmJqW2Q
bUr2JRzitcuaLsAet1YEF+vyIb7zCNXnzi8/wM6+lit0mB0IsqL0tOefejUma39FBNHN537N0lKa
RmCrCN9H7m2F4+HXxjCJ2x84YDniicnUpNwGoT7TsZFcFl10cTAvSDy5mxl23Bht/BZOTThG3sy6
5huJ9ZVfX/5wuhiaJ7oh5nS2RgkxSvXGOYIlkMszO9i8VZivh08MpVpyTjI9LnluJ3Mb/8RocOMm
uheYP1URgsNEOEuqzJs1rabzhhXhUJWzPuBlN/Q/Lteajo1cZq6MMLe2wJNe7g2xnnp9WZufpIQN
6pnOiV3igsZ0CFtPyvM9xn6TipeKK/W9kvUPBD933RqjYa26+P9pCa9bQe6hfxCXHbfARGu8o+oF
5HxDJlToImUCoiv2fnaewGEAtKeAn64dYMlXJtGpTDdBeM7qrCnyLBAdx8vDkK82NnXi4IBmAPbg
KMoxNa+NtwcVCdxqoX4J/u1cwsm0lrZrv+84pcP/h1jHuiAMOW7Ujj91uq0weIC0zKs6uqZ8zV9Z
GNqcr39a/8l6cl11HO3Lg1Dr3OqSdE34ad+5gjPkcGA4yysf0IkpDodYT8MK7yGXVRiZ+H/eWCx8
rV6Ds4VAaC3xzZNIAjE196OF+VFQqq/FVua2fYYIu1/R2+M/Hd2+n3pMimJiEvebls2CkdBc0mha
w0iVXqqdheOmjnbpsakS1ffTXWSL8WTyPr49sMKiGoQP1BdIpJfuTTrrAL4Q3zaNMkWj5u7jEwt5
XIlRSMDywyyXScrMTm6pcGPKSOLkxJr5/cAlDrQ5C3m+hQCoM0TJRGXHBZ6gQag1PvpXTyfe1QwE
xb95zEwxkT4tCUGhKalfLqHTR5ECaoK27nQVOxFJEIlWTDiMwTdp/9W5wN55obPq3coy8z7nvurC
+JLnEeXLxoyopj8OsGbGZp9Ma04xCTr5LBgwU12m6YhlWtYKK6b4iSkKrRRl/mG+IuiNKP/W/Ur3
KP1ByjQp3lsJOp3uRARl1IgKnF4TjF8CTIBY4XYIn5m6rLVGZYd97vKQE01JZWx17hIT1V4612fM
/DIsfNdI+1KJVTtfyI6Z3CTxxWmSSh270YHWtVU+JKOLdzuFuqRqCACPB+zPxHCu6q9o/UVRUNVn
nj2H6q8R7dG8vjkNceI7esucMhKXaSoFMB/i1h8wQOM0T3mOj02ACNAabMfSaUoFJxHJpeYFtdE+
9DaLuEGmxNl+QpXzHlB5fyaeW+Cm1dIC6BRrTiAgbqiSWkD8lMPsdk8mzy5Vrp/VRxF/h/FKAN7I
f8fPbpqYYJw4cV9Jh4YtHVdPYXH2lgJnz97GUpuUk437rTalQibdd8GlW6D/EDU96RHKzDESX4zp
i9RBDyxHJu2zbknZDN7sTcwrz0sGT1VHaeAR/UiZSeAeqbDqX4Fzo06k/el/ph7b0/NQjlaHtZod
Zr5hOmwh98RNH2utz0SnHHhRUB3c1xnI7CU5nnwfIpGbjsjN51I9J79wHKtpg5UapHwbx5Wq/BfJ
oAv5Qp7+PQJatK7g0TYeLZ+SLORXFq5zurko6HuBClvW8XH0RJzV0EDY44sHW1xiG06aEK4hwquT
MumBxqGCNDn72n/iUt+UXgw8UWFaI2h9/fgCoMUkCk42GlE91Syw3nwaFRQMWkQFoIT3FoKzS2Bh
BvnLuvRIazlAHdKx2WEhSqoGMjZW/0eyka5youeuaakZB8Pyg7kaNGc//cWACE1Una6gnobZCBQU
wz/PYzVtkp46RVyqS9csz+3SdVMxMGLK37Mga1b+wffSoy9xBUH75peIVBekExyif3RhUJiSZGBM
d7b5iEoINKU0meR5sHAN5h8pSHI8hKV5RgZvX6FnY0T8qaSGhE+j4kub3fXOjk0+cDCr8WF2eS4U
i96ZTR6w5Y8JYumGwFf1d+5iTP1VCcesTC3iy+UYXi5ZF/2nnlE2QbMFEOp6Jzz09tsMKLYaZ5Uv
s2qNeQZFfT94qAwToJcGxTQNzT+1WoAZCOjcc+pxLwAU8pEdeG2CzFp2iRzSDaD5+itnzJYN5Yh+
1eIjoksHSROUXOuyxRk+i/QeVXzqzlDydEqAWr99aL38nup2YWeM8zY5QFTYoFjprOUolgui8LqE
20K12a2PDmHg5zibUBm5l5e3IZND/OmVfI9y54JduzDGBfBFZHUNLrjnO+5ICiKW3HeRcsmzTZJ4
uXWAVab7r6UAOsVpjAIVx/P+BFq/BxhfIRA/KMZBYF3c7fFrcA4oyFJiN3OVAB+snNMBYdELBz4E
R83C8MPCgVoKRSKRu6dGVC//WVyzTIPonJLkrFGhL7u115AuOy1i/LG2orb6sQxu9ws7d5fh27kT
/NYP1bCXKWY6d4zN07+buOcMb24wo/Z2MFm55x33o9zebkduWNY0oevZ9Wi0+L6I4P3MiwAmxiPx
POyCZmnWCelheX6TRsMOk4J36K/ChTQ88Mjui/CTC7PSMa/ZtdnrYQF1EE95OZp50jQABMLRYm+Z
K/4YXvVciMGANlyO28LTeBWBIGQkPykLT4khURMPrF+f9vPw07mPXl3kZRpU/TFu0kuQQeL57iU4
IdOmPfur/Aav98M7cQ+xmd3YhGRlMvlKlCjW1yVG0Lt+E60fYGgC5mEy/tdE2AoF4jCoB91M+Ksk
fSYjRUCyWBz8E96FDlaFDCW4eVd7VQREM9X4aihMFKNVUXoNqu+NBmzgb/e66TYZ7d1ZDcEnaX9q
pYDDWfeEe/OFXwEvxNtqLiXpxQGRSF/zccRY2/+QjjHfpk2kkeBw9+xbIq3qPp8uCBQxGlWYhF5d
JFLn8J1oePEmYM7bPBN6ErKr6hqORoxMFov/7YcLRFOOMowGQrMaeTYVuGKQidvMJ4qrhgFMrtXV
+OJx82DaCRdUS1eNpQnq3Vt7ZQ1LcGYl4DYt1Io2URO5PKm5yw9pn49gLcUzhEpLetEZtzTYEYVR
ybLFOUKnGCuIaP0t7ub1UBUUFKt9PGfAEp3kegk6p+ixs17q4tqmcaHc3qLgdVgBua9vfu0GjnVT
WB7VCQagUUbRAivTgsnhm2LBNcpxj+IPoTQBXAyqeqkdEmoRMEnkKP2otrXrV2MKeS0VY/JegtTk
zt8+k8p0cEtrOzNhrt5mI4sdZPCHFgrvfLIJk5pxez+Gxx23WMgY7JwtNw7H6DqkZ1onK3i4nNtG
3e0Y8O6QA4cRSns56UIPSDuwWGmHbSUkrKICDyCVP3/sxATxAL/SWeCQVqGlKpa1b8ngbXMFyEFe
tfJQnI0+zZnXeLY8RUOcdeGIyO7gQzr8rGuaiteD1YYdaHNtWvUHYSMeYvA+vBxYfhfAzEpsSdPV
qhSwiTWpHQ2FfRfpIVwPPiQUk3pl/EMTxYAwZdA7SSvxiBotBosCYvzMM8sA4GJFaGjyOzooLYkQ
lF0K6zYP7n+lkYWH46487o4Pj3mX0VgeWew22MDhUUwdwBmhBzcXp4VDKkWUpVkE4CZHJTWMPLHK
8otCEWlJY5+J77Hk6FSeuohoApKTOErwKsrvoDfDRDGhPRf8JvPnWQdVWhQrqtvDCnj7QOvZ/Omr
HpQdjUsgpg/UeyqKhmB8SFn3R/UjcwbZWJOJcHW3d0HpBYnuNOiqzUjrnCvB1oJY0quk4NN4ZOb1
bJ0KDjbH+VbNTaAw0u/YnwYz7TNZm5fZD+DG6BEMwKncXs/GiDT4wGKiFB571YgZ/g3k8Y+NhSK7
j3w7W+LXN7TXXVfwNgMx7cgANhWFPwbFFn8eqkDOJ8YU0JPpfIt5IC60Dylv1g2lRqhhUgNJjq55
sGD1GtjHOnYydTtuXbhqF6q7fn88ZR4cMTKieLbEQrpxynlL3fYAGEd6UmuW+rAB8JgXhEocMs4X
BOup7FAAYfUQxgqcPiuURH4F5ZaS+Uexj93v49uRoEI7CxJuTGTI+DqoYg/lJ76RUyCSqJwnUclP
u328PmksiFyKZ4GrvotXUqzR8LWjZHa4mmF6/SeiBRrT+y3b26vB/jecbJ6EYSaCNs99sIt10i6q
En7G1JBy5tWZbVyAQP8d8tFuX7I+bGNcR36uzVqUOr6ML0bZtqIw/YUU8W4KJ4FsoMCHPEKsVtYG
N27TTs6BFJ8g2mQth4AyRAjy3VCXnL7/YJQr9x+Fc9cFrFSbM11W85vD+rBMP8g1X3enMfkCeX2F
4t7kIgED9NFnAP6evCyyOzhT4IB4yszUWzGV5JSBBDJcglEla8LRjInMvpa6RiJIjzicsuPpdzwG
QPQiylEAdlKoHCkbhgIoDKHXwv1Geydx7t8cxg1koxkKvOeKn8prqVVrHEBMIO0RjOlk5dbFfqpO
JNnbkDlzc1Ysk9kfZXf/N8+CPgujUG8pURPrSnA1OKPn0ZCdRKPw6uq/HA3gs12juwi8b+3xhCYj
78Ed6n/O9/XSh3aXMY83URExT3IEp7ipmw3W8GpnWveQOvHSWAz4Qv5LfL6iTJrH+kwGZgeUq5JV
UI3pwOzCrFYJv8lYXhjAIdfrEDMSPjWckhCkecbhZuqY06HPepMPNf7YhvDbmEGCcucPX4VsUzKI
PVv/WfGuKHd3xo3VOczw4CX7CxslAL7IjhL9dhxrnwtrwqqGjcw297zrMy9IsPvKMP8g6z7ol9+5
+2qUsuqYc5RRr3Z1T0m8M+0UZrjAJQaWt/SHia4ygjVxxRsCbAQ9M+QoRe+fByijpgEL4/MAtdZG
D68BaPjFx82B7TlwgnpGOQWU4ki8eSmWGtPKToN0wCI/H0rgOXoPBqyCRKwdMpljG0amVqfpsvK8
fhQ/qMJ09qLJCAC1HNr2tObT7sqT4UJ9I8MI7v6fy9DKQdNVUGz+euH2zWCxfnxjLyck3TobiarS
roXeEIuemlivT3dbOSF0oqvaYEq6qPOrfUtajsPqv6F2beEERq8I8okrpUReHQPSa8g6oonWw956
PEDf4aCPumbOEAKyxMeP6I726yRLYndA0E2ruWGbato+byQ+wR5oNtqX3PKCbkh0EQF81JE5m/Ko
F8HQUPuYcyRTf7LplNgqZKIcUyBcouI3DCtpuK6NUz+6tL/lPfqHaeiqfXYchpAfTAkDemsejZW/
rB0kzbqHJbR553VUnwBlPb2PEs/e1xxbZV7O0MlPYQZWW0p6DFcPzjelqv2X2e2bCOskZwOcD4QC
Ky2vLKKfvevzMLs0s/WA5xtDCD0PD/s2O/Dk9nCXM0n4k/7lyl3EbNUWsknnaQbUB61Wxng2nzjG
q2CqSTIRgElE+om+7CSCKtjEhOQpNJyym1oYSog/6CZq3gEBpeEssXo5UTu3PiZXpMhI+z0LgGOx
hSW1/lP9BWP7ZdlAsCXJ6VSmvf7qpywwnkeLrcSyCOMj9BGNIw7zcKbnOBeeY5KpOAdJ6/gCN/67
E7vQJ5/OwUsGP+lDPE8HYTmaJj+36r5mp+qmUs9BF+B+27YSp3EY7bq2TgNURVdraWtyb59BtUVD
YOGLKQ2rwyX5OHLNrXrtnBM8XvUz6EQQewsBPq7Vr4pFDgbTz9zV/guN0xuwTAutUFDNexPeitRq
HOE1HqwMc1jUkr3IckKQQWYjdTe/vK/G/EqyjLcK3KKvh9qLdENx/m45beAtO8m4Vbej/LTSLtVO
8FZnRY4o3pmMZy2Gkax5siOgo9NwI56enPU4vzMXwLBEEdJqPSx42vmzAF5NbpvWq5kAtIxciKOd
EKDCLbThD3wdUmB5a9yt3UqFsyM5R1rhiaIfhz7bOzD5jpoiPQrZlTvP8ecVFt5v78mHeUV5TSla
xRW91VY55yDdLR7nQkWqwZ9DSmtVEx7QLZC35K968ENGXp62r9ycSBMgYSBCWAL/uUPF1Sl/+pew
IpZSe0Az6gM2mF5NiLOgx2fxafuf97DuaQI/ceFApYX3dRy6C8f+/Omviep/A+oD+l0qMhf20Wdv
24GTTpJsLXg/SdMT/AV4Xd2wthOPX6fS/7m1j0823cALfy775unFsjjkUJmve793A2kTQ6NDi2Hk
dZthRRhF0DaZ8URDORj5pz9v9n46bGJe4cAlwaYUvtlmOf19YSNY6gs0mvy4OnovhCUo/AQSL3HY
ZXJ6xRKLAtzNjd78zP/C7640v6XywzWTmAqd3KK9YtbMVq99cgGYWmgmZOaC8xjry1+WgcunHpsr
kDC2Q28Q5wS3gm5pLe0/um0YPScoEC10/gsf9bA6By2ia5d/8QP3Ph2ZjHcNZGgbyYr09N/vlPHD
9tLHMD8TSo4ZZTvCri+wqEbtY05POTxgjZSN1X+8cdEoyvJODsLzrS9T6h9KFStchpTgcnCF83Cv
yLBByXb9GDi1p15GZ5hgRUnjoElJ51OVVySPX8qA659kTdBh1E1lggKmLp8YRoT3CSGjT5iau4iM
sWwZu4XeucYUlSNqhdl9cGrpxsKwMZ4hOYRshPXiwnokD168Ebkzxbq6UYXh363MD7+GBlTNdPz3
w55Z1c2bETvUjZY4IHMBZN3pnlEynKXI0n/HyHSttrnaAbYgBF0M4EZxMwFr7rtBVV6LWUDZZkhX
UyBxQ8mDZLaBzirziN3SZmrSy/XPeNtYoy32Rk9A0zx2uwRFoz8EvrB3yk+IJ92F//2vYp8BphBB
CgQY86NmDmE3q9ulK3RBz17TSsHI0Mq5nC+3Z/WZV4QE3hXbpVgtpJYGPzp0bNQ0kHT5siTtPYbh
03SM+gHhMtjVyZJf0DOdNensHq2yUwc79F3g+JYDvjQyKiYeR0trP/2GJ9ji1EQ0wgj4fj/4RXxH
DFMU8fvPoVlpBc0YT4YCx/0saa3O60g694h31OeEKYYG4LWYP+eTwdyDqagZmDklt5FQCJ3atvRa
/Q99N9W+1XP/C0RX5/+XdFM8K/i5QPozLre4LvN2uezbd+gCsf7YQs/N+xVAu2Y1YQlthjBsL8rQ
wOXY7spl6jwdAFZcWNuhjbmX++km/KR9sVElTBLPhDbQXLtq+TQ7RVGIDtmJ93GRzxi/K0zJkIbC
MAON5s7KCm7ohNOFO+Zeh/nRb/XhRfH4O30nWiRBA+m0cc9CmU/DNzdrlxiAUERAzGI8sxfW3G2Y
09W7so9mNIwSzXFeYyQTqGDx9O4C2lC5llmiCaEJ8fousciz/w/BbhxB2wORM19HH7sUj5Cm3GG/
2UiBuQYiL3RMey6f0sVJSlLgbBBV0hUMVXkXdVwLRLw/1SgI4Qg4l23ETkjxXEgHg0PbLCLendKp
WqpMWgdRUB6ledc12YwMrCD9l1M2+ugFjVEA7avrMA5ZKrNeyDV2kZIxRvOZ0qe2YHbKJYRvQmED
2z3JERYQ2wRoyhVm4Hsk75QKYB/4NGqzJSxcwLJh7KCVKy7CGIDQd3OZRkIAxpG437wvn1YKcP/G
Y0NGbqCsGiv/9KO2uXChQWcGYrr64H9RsrOUKeyr30X8YOwzPhaoLIpWpcTzN8eXvt6Wl2o9fAGs
/bNUc8UQ5IFl/zwAegG7AzudFpj50Bk81BDrUDVQPYSeJaUPveiAItZ8OoAdxU3CRcCb0EGCl5Xv
yP5GZYI1e6iflVslxSUsRgim7s/6opUoY7ctMeBYpRBdn/YLaNihFtKBQnT2kCWcqU1QOfeomY/b
b+JFNtCM1eTCV68bPP2sG/hLBHoInDodShyVC8re6gYkVojFRD7+TVdmOWTTgtcQzCeZQWCTyFb8
ypb9oEZsV8QJTOM/yn+de3qH7i5bW6ZF4dxCqAJ8emybEHbjAmucJkw+PjqSF1fHcdouYMBiMO7F
amwOBQ3mu1qhxCRtLNtCBP5wBB+QhqjKtuPUCW+bX8dKoUiu8OBM+nHfVgJbd1Y2Wk65S140gf89
A2ItktAKRtWKa13jcysP76uKXXOsKhvowzHIOHa5J85IP7wJXCiZQxj+wrdmQXnjabU7gEQzfSU/
zaL2N96Bo6ig2kd2S+MQhB6efU65FfoeaFQv9GNeioB2VBjg4CcdFEY2KESiKJKoywwiXPZt+/V8
t9djks0gHycqzT4yUqBGDOcPHJIZETxxQQon4Bc6uzqY9qQpXI/Y1OhlhqCaY0ujTRqY00XwtDRi
nSSUEsQhnNiZVO1Ms4Id+GCi8A/m6MZVlm201/eTig6pMgO7lov+0HZSSMpUKzT8j4FkdqrfTuvU
eIG/7czeAR9kKyzR4bw13ODQBsf4fUu6h6IGp1vgiFlx3uy9Qy+fogHpVXV4mVrKJ5zS2zQR2ULB
paryD66dKT1D/SNalKvxhISYB8boM3AjRBMaMttJXvB/MYGkQTSh6VJuna2gTDtLxe1O9ZSnCuVl
jHBfQTBdC7AQTOu0n3GwyL174k+u6v7nplnUOtcJxr7n87NaD0hEbdO+lx937cN/pLtP1YA5qtx/
xRJpT6ux9/fIfXViiGYJbW7OfRRPxusgypFdExu8qybutZzwQG/QNKCYX7MMXkr22GA8cHkxrg1L
zviwyJW9lst0rtGMSKIhz6+FZEhvWXHqWyQIHNIULpgS+EVLvSMqZiqD4T5oXJzbKeEEQB+IWctc
E34nmOph1HC4joDrvILcGrp+bELpzCxRwlm5M1Htb5wIsiLIMGWM99luRo7BIbG70OGG9yavPfXL
YrxfVqiouUF20vhG/x/8pZt4DHSJ1iWKPhhqTPxEIxVpalnEmgUSsLsD7FSxnGgZFAMAQDxKPyQB
qfRK/YM6GXV5xpzz9EfLvgDEpANFq3zsjyH6YoG1nDC5YcT7Mxtn+jXykFkNT1A3XJawrzx2iKp0
aCDmm3e1Ube8O9Eg4lmu/84zP/9VAjYgUQvcGvbcpUmpE+ecHjORYVWsNFzWPvUA6W5z0dlttQME
AHsWSgAJSqus5hQvxy17wFaFJfiDuiBuakldtInZ+e5By1TTokIRmmAL4+IfpuhE5ug2WwkUbojw
4OSv+jYLiOOMW4CnqGcFJfzgrcGTViXzRkAO7WASv7k3t5+LYqn2OHkWHE06FQ462M0lNau+b4oo
5+map0kaIUzkTZGQMsto9Azl3ozi/qBTeJGlN39kBTb5xGS+bzKoZgEqIVcLzb73YiJKHnbL0imZ
RN16djMQiXM2vuy4J4daJCtwIuXgzbCENUPd3975txEzgMU5fpl9+k9k+iNKRq1wIc3JG+G4+5E5
a4NLEOcej8nmCvtjzSQ5wEXOLBudTGMOOadiyoNzfkKs/X5779nvU+JLIX0hr5X1GqMPH1g2J1mJ
u1AHgBh93wqZy/bx78Eu/hyZYtTG9xh40zGj1llLo9ctxV5PC1gk/Ioa86EfMmFhY5yWiNxtNBiJ
zldvpd0JLFi/z+eRyonjxF17pAB4nOgiAnQ4W07OqXZukptxfeXSMcsr8WC5iTERSBBmyyCMiP4s
dGrhk971eGKNfQo0iG61L9n4+GlSR4mLsysI2GlHK7GTtpsQaxER09gjGqhleoy3K2LnBsqcGBCQ
+mw2NUFw1NU09keYedGa3pG1Qn1ipC3oA5DP20Y4dxvmVt28aS73vfdMU8v5IPVTz6z2PyEAlDOg
th64lg1fSwRrD92HLCHAFYK2ewqDXSVvobMH1XuVoQHUCFTHDgb67rSLP9eWqVLHZC5rzez3Ny0i
VIYlOWbNLn9VfcI+zE9WSIDLDNz23BqumGtprUCw5LWeFopjyF7NRotkFYv0t8Uku0hOI8ahHmr+
vv+8tJLYeEUqIQ4yL+9EDAZ1RfM5msanhpLU/R2Ym9wV/xCxfT+ZOYRxw8nlucn7Gn22tJLUVDIR
QQhb1S0umdxoGHvDwo/dF7yJjsCbeaQv2oYdSo2h8ZWIXBdUjQpx7aJ1k0j3gFYPaOh8JU4+lFM3
Sb0X+4bSnUazxOHkbMlX5Hw5bYrknmev+FjUIMI+U4RCQ9TCa46doVbr14f0PBgohj3EtGdy7aPD
GzZl8qBKN7g4l6qb7JWvMQUVnUawaiAWqWMtNZ1mTkKN6TyHp8WApkiflBdR5LcfXn+oXpnis2dS
BCszRnCzZoD5WQb5mm5uwTHAnCmQ5RcO4RzaJS7O2xKybnSsItXKBqiEwxGlOf76XNK/EGV9BQXs
U7qPnpifqDlMi/diMkaoAKAHB/kerEa3U+ZIOGKub1e6SJ36ZB+z1lMBMHfx5XCZowLo6I8SZW5i
9hpvqtuWdY4NJSNoVOX3Jxl/IXxxX49h6xfQsfoFIoQzQftfs9f00a6d9SpG3iF2kXHe1vN7RheE
pPeQFORmrpMulEN7+HBwE7t2r1BzHPtg3hMQlpZYanx3dE+qRmOW0nbCYy2jNWDzvn5F9aqV/YBq
1TTZmCMPI6YTrNV8V1mtt/PvxZtDs7uacZeWePbo6e43n5R2DVoDSbIJlKePx7ooqb8WrjMK29vD
hYaROlf+EyzwOZT6TtO0vL4OF8FvyfjUmoGnH66hPsgf3kVJhPBz3jYuMW4UyYS1NrDXbT44ZZ6S
j8Lh+1D7omLR9eMvP42ixSf4WgDqTNlAec9SvfQ/Wvpg5LLuNaauHJ6HG5Fb7UPGQQISa7fN3KpK
lsbC8oo1nrJX+pFPazCjJfCTr9KPbULe1uZSMG6qve2yzxCZ52gkvWWZnhnS75EQZL6GlsRQ+aiW
OhMlCm8IRY8ydWHuzNdvZ+V6IVuRcLb9Lx7d5QeCZqcBJ3H8JUyTpjqc3ySnqgx6qDkOPSZZHg5O
nGn7ANrJRLTq0RKWClv7pYvD94lzxUtLYlqUvRQ0jimhvejKq6vv2eEv2Z/myoZq3vWoQ/Zp0gm6
/iN42KDOpp/oJUqAfm3+Cb23iew2lBEUlTmT4TUP8rOZ5nRnNqellx/z6DRGmQLwM1VMQR4gcZ7Y
wPSQ8OouvbHXcv5XlCgoCwdtlF5XoVX0Co5+pRI/aUmKauezhCNIhMTTW/oUHggaCd4w1wLTCgil
KmegsKcJhtv+c84KnfZSCfnHR3fBi0xYMz1bS0xuGWQZ+/8sy1A4kGCrmZog4rlDwwzzDqWg6xCY
cLC2dROuxM+wwqAsjP5baiBMtFQJi19/BfbVao5JXo8Xl88QfRcwciENawqJ9w/GsHyTLxscmGQ+
7N8ZUmwtnGx47wkFcdukNatHi8kn9ZEhtN4WOc8U/9LTIZBvLQrG9UEkJn8CrHD+4Po7XOQeau0a
M3+gbjzQ5Y/JFRyLzmGOzEeePjpqSOKa8uiFLOd5pc42w55J6OMmLlt1ZiThvdnX3hFcwDUv7Xlr
3mie91CUIg5yN4eC11oxGtyQEqPcvWQ7E6BtTs67zmTN+MiP0gNqtPxRfs0dkVOO2GAEonwIv1/A
hYhqy0/TSmGTfiNyPyZqQ/IcgVChq4bR7q6+DkpzwBZawf9NcBwhRra3UA4y7Z8HdgoEFK35oB41
IPFD1I5ffo3OInhkr+7xp8fO74yRkRCTPT4q0ej/ByPqZMpj23LhKpu5i6KGFy6MR9wby+qH6LSq
ww6ep/yTjf49nKxKglIOJhG5HGgzz1uG5W1LrymUAL8uG6h5/XVIqNx0RQIFCabZBp2EgCKnZ3Pn
d1i5IypiOGuzqc/g2yBFZy0TTdEVN3pNhJhry4ffg2DPj85yeoyB2dxTT/VbwTzY7qC5PlMfWfXr
7uL55ETR+2CMjZSepm7JvS5tPrtAUTPk606ua6W281AglflXlQt+SMznh3BXZ9MjznKfkH/jylaE
tU8pb72HrDAT2JRpIYXCNdu1M+Zr6aZMWHGVuEAO+6eCa8hKvK54PQpVuErWJKxhq7x+J7XbvwAA
MV3B/VMqH63g7yTWZVCh1h/XkQ7mA55gA+AvjF4ZL9kG1+wtv99SpZ6beLmVCx7fbQl+3e6P2eRJ
0VY551NloKXQEUaBZF/LBv9iyPPX2ZC13mvhfUM/9IqMKvoCB+PRJA2EKyUEe5fnD0fU361XwBGy
OHwByJSZ5r3vIjsL4avWxjkAGyepwgWKibZ5Y0toYj8iW0F9e+HIe3rrbY3BmZk/NwfeKYIeq+7D
ZwvnpYCClLdXvuMl2bNEvsxBmXC66f5Jjbyq2aNBCfKZzdQvQtoDYhXvQaD8WmCaMQ0uts9wesBD
qMiQoPElLC2RwuvyXulE4qwhFtUrQ5oy9bKyFy3Yl/D48wcUHrUJ1+qPcaduOZh/9Ne6ea59Xl5L
CzMPBoePXlVfhLwULhvbUhq2Lt1IVLHo9FWVJQD+vLIyBDCkBaa44ZSh6T4ntB2Bbg25Iy8s2xu0
aRDfN3CW/+/82gGqtAvTnHD4A+5RCxqYPBO4Swg6uRlN6+ObgAeYiigv3FWIpeFrrcGTOirP6pwh
UKxDHJD7ETSPVmLlQN+LTBvfyTVfy1i/n3ARaUGVzdRcJhI3Qu41H5LPFRVhhn3IbF1rfJF/+XJ5
H+UfaIZ5DNS/lHc7dPW5eEkbTxTfvVjMNiie0/tAu0BncYdfRUhsGPrYu0irueqbRmPPVQWd7pbQ
22BypWNSNmKgkYwtktJ7pjinplLO+J6t79wglkGKLSpY0fp7izQKTv+CG9moFL9UHFOVjuL91cDW
1+c+hFlhmMa6de5wmZPDZkJthW0vFK+9gs5YDWQ42KmWyuYN6IbeWn5n1Fpr0t3GOE3SuKyydzoW
vb6ooxTErRY4QQ0zv2xqCW1Z9FdLBeArJfEppHJuAwBht5kAyFBLTvs1QQZptmQnxuDC9JYZ5fIK
7iL0zyyCJNCiHW5P1Tne8WdHcEcFJhckBHShRZO1UwaHJVgqDNO58fqMUM5biVz/PsFdvYfexo0n
6+5ZEmlsxDNeL+3tIYaeqgZzyOArV7t8mlv5m8mLnf6FJSAQaqONsGNq+tJZcqhJvyxeaKcvJbKh
Jf0zk3oThVgQgF8wlZiNB3ndP5mxhwWc0+8kJQySkILStxvfgBQ1acagjmIvBrt/66qrVI06G4Sc
qg0uTmVTzykfcNrelCwBZgW2iP4YNscw6rXztrsftF6kNfpTMEd+vmtUEk9msS8dtU10aMGzAf/L
YL78Z3r6J6vR9KGKtKGgTqMAwqpLMCjs2vJOwvzeelXtJ3sSVLucJd/zsRfW9ra0yQuEilGsWHJH
kr9QJgUjBpaoe63MgOC1X1YeJGAwNdYUBogPbjzwMqK+1Do48ILBxHZMtNG3s6cPTJ5+beO77YAL
iGFrIIzKv/q+mrAg81s/OUMSUhFsJ0wy99ApCv/GlLyO++C28qBpEF+rr/N2wGvCl0BBublBRDni
Cka5GE++WzZjz6B7mz90oT95/ONi9omV5sVck5nztcXKbw1Q5SH3SZQVubpOn6SwrLnikAHzHAGl
oqVV+c/a/bWpD+4y3lYjO9jXdfcgpDMeGYoLku/Rng+xl6iEVncZhWtmL9focHAtq8Nv5Rtl5U64
B/xwjyRzc2F+seBaHm+Gxqx0oPO4CAlAGOgFYJCR/Qn/p7zOPVf7nH25KLp0sC400yDeSJgYcHSw
QIuQOpHjabHyI6PRHGTsXsLCXvs/2ZUvFnLyLFVDZVALAKLuxcyt8Eu7aHkRQbql3uIDgyF4zJvn
Jb+R2QdOqcmUX41GBq7Gq0vTxLUTHTaKQLYenqpagHjysokpjHdXDnXWoXcATWGExuAmZqPghcXO
weK9hiPQ3fKVyIo+j3a8bz0yGPvstd5jYyuKZ91YKqCr49ckkAWNewxvdIoQM33dTAG8skZMEYfW
lVNRw+Irbfv4p+XqCU8YoSTTUf59K4s0lekpGU5VX2RmrUT1NrlvmemcOrY+yJBdrp303gjJ+a8e
gYG0qcZ3HeD5tQj1C/j5li3cbjyeIWxoYcI0a5QDX3TQzPV084WYUL5YgOs/kiUAqHTVFacLA/ez
bV7PNmLP1WaVOIDHxsV890QPFB/v3/NFwEbR0VrNqwE2z4Jl8xTatzYwaRyFKGXrcFs+IuQjxrpr
UEk/kPOwN6FKd3Bkj2NeSVIB+cxQzs5FT18Jk0j15h9Og6O5Ugncq5kIexJPL1bCZYLofUvSx/eQ
PQEUTyah8j1SsuUiSuPja9FRtYEzDhdJ/7PHakFGY1/Vn1m1fLkzXmauE+gINTxTT0g1fLtBMcS3
Eas4oZfK9A8elF5V4sMvoIQiaXLTzAzAHEdiJsOmjWR7Q4ohK/nQHvsTPF5EfKmnB7TuB192dxKM
LyKpL6uQ0QX/cPavM79cyz8vg05hM4DA/ZVHw43w6gBnCATJpaEhCMMwrKu0y1OB43pSM2oxwN7u
dp6XkUvO9X2vxe+j+fWgU6W+IeXcJflr3bw+Cr9NEFv4G68UZE+C7RAiYmy23u/Uro7rwMMq4RGF
4S6KscDtkazZ4Nu/EvYBkti6uM88gfJ4pfJGPEZI+u+G8wlWvHrbj/b+/qfOiuBs1bCP7uJ3v0fe
35BzV1XhmBIfL2eHCH6LB7TJsZZK5mfBX75OmI2UhUuogJY0f9miIV250BlJNpy15P5NfG2FOIvU
I3CCBmN9ivdJCaur4xi0EZlo1Z1xtO6psLlfRo1moIAhMBGhBauw6Q9q8I9RCeUQHAOQFZcVM0Lk
dcJUsrEMyuLQr28KnbAn5bbY1rCs7QMuNBad1h5urMetY2GoSVEwtDPhawJSfqcHpmRp5icMSMv5
XvIbsmd7KbY4qrRYTeqawlsms846lHOzFttrzNvHsf5RPUBLjRspu7Zahe60hc2CN6IxmThB6j62
shZLeeIO56hptJdNes9HB2NcRvUClpk0KK3DKG0ohdvnBgaG1Haz0vvrGomuAqo+3qjkID6zN9qp
BAddV/vTgRyScLRvF04QwvkCTMGmVKZL+MbjLzJzsBIuY60KjDBuHAUgj6/uk+nKl2YSUdIhwKRD
4E2C+MkVoH/Ef7t0pGY36qQDYsmPOyjXGndiH3Lxb/L4PZTYyyLSVED139ym2p2uQxyPq8m22QbT
Zzfygd8BLg3U7H+W7WFnDmuTjw66A2rD/GOUY9W434tv0c5g+0OlW4YTWew5OKmzZ2RqXsRRgC2f
x/2y3hwt+pm7FIGB8xLdPMmVNrsjXRUD2YCCeYhhvYW1Mj4eolvt3KmfclL9TuzvwjVrpfADUnCa
sMkmgeL63X0hGQ3mKYm9P+0yok1/7509VcugfPM8gK2eQhY8uPOHJr443tFFOzjmKRpEi9j5H7yk
69PFX/dhq0xN7IHR6QwOIT5PPOxKL5KQTsK7R/Q5VhcvF2iFQ5dboSLUrxs3a0YtAptx6PsBTwWQ
6oZD6ITP/8tFC029ZLc1Wu22vn+gxrRL8zAgrBm43WX2SIJ+puTb6tkai9SxmooZ4zihNP0aO7XM
QiI2ut8+GMRkQRXAiv3UdH4WraD/1uYplpEviPGI3YOQ0ebPPUsuzvMSeGxOt+HICC4ITb9xCTE6
9G0C4Wv4hzOSwjELsi1Ww0G3oFe+YTg7LQNg+J2E5hpm5cVgwJkxIDgp/SuIrsPJsTJ8/A80G4Lj
MC4nLTXV4sxbrhzz8/N0F+EUfrddEoXv2LHbbCI5xS8WjCo+srqAp219neXc8H5QySgaTHQymoEd
bAbAxED/21gRDqMg3+y3pGVgPZon9mlbfYbjuiS5zWn2Q8qHpiQ3oaKK/vnKmnzFg/hE4xo3XjKR
UUB5VsB4bbzyj1VhEsFAGE2M4yc5QTR3AjVGG8N/Qhta3he8ayCUaJPo7Cuj/saZSSm6gsOPEv/j
TjFtXARyrKAsXTL7izRdpmjaHntcI+8KPnC5QgGvKnI/Inu/unutwlBmY3lEnnZ0oU0LBIV2q6AR
hAZ6MKbQoOCQ0TzJJPBpo5lDwxaHmUm5oWv6AqEsQShbjQxuOLJMm5jiQzZBHL63M0nMH5zxhKRW
D9E1t0CEHz6c5EqgmybRhlC0uE2Q4loqgqs9vmGzaHl9AvTcpywwObrQRigpliQbG7Bcc+1Ahpz1
6rR8Y3mQ4D3mB7Pa1utc9tCWYjhXWtSEHs3tN+jmsrKGk9R9iKmVb2RXNu3MaMNj5RypdtZ8t2qG
0j7YrcGrHQNXoZa43FQkP095WbLhVtU0mYso9n65yxKkwXwp5rWYjdqJPsdvixTQqpMJvfDnZLRN
WWncfkabHZZfl1ylHqGUGBRFLis7a7e1xxwwNlGGDBo4Wl9PXUsFbEJmn5g/7JwBNg39JwIOZM1g
p5TTlJZJUe1SybimwPLEqzOUqbZKP+1ce9PsTGw6kqi7AntcZdJ/HeLML7LUcKKHqaN5d+8KHtmK
ySPrQoSdB2/3GTc0c90QJmA6+yG9e77pe8Dha2KZji3VI2H2vWwMYTv7l34oh4SdULYI5FhrB+fC
ejFurdy6ts0/cLDJ5/EYW+tD7vB2MNMEjt0xjiHtuCGhUQU+jgWVXn1GOXCM400thzUSyIHU2NiU
fGMNOQeeRvJyeL9X8e7+/t692WV+89g/HkNWWiFzvI1z07GALs8lV73QEOwI161QG7JtRfcQmq69
lZLshR706Bbc1YqhJ5/Qtl+jdNbRru9n4bqSnaMRuauAS2hBD4cK5I87ovj85Wqxs70BSoLrBKnw
mJaugVTH/znz86wMb7eeVLDKMDHUyuRdofBvRWZ75bDxJgg410VF3e8htRFXClG6f1fLOR27w/0v
kpUT0wFD00+S2Dsie/vQAJtStHJVfDHXkH+/V2HoTGdsgemZj08xQLNZi3XJJqfaG7sRfp6rg8Eb
bv9xhVfMsV5etj/5WGAMjlHxWfXMxj0zOyTgJtxTC9MiXwkk4loiRdtb5fBXs8nnIGexZuL159nk
Yc/LHTXchlWttlg60TyLUvvVQ8yxdRXFiRFafdvXW6BI0uTgqyZtpS67oPoTlU7yorymaV0yyB1k
3QiwbZR14Hr4ZsuxBgKfghn7d9OXJe1RWdU7cNk1lOcmS8vXvvmE/iEwDgAiBz4EpH1JuxF+ruOO
QhRsV/LVzPFP54htH30IeBlypsaozTWJYWcoHOlQAXPkJSbEQCRufEjYSMGdG3ViYuNvUAwdUWeB
vCB+O44ovrZN8c+fz6hNlK1CMjQHMIKqfpAhyWxXfAt1S4QD8twbvgmG/hwRLY1Z3Yc/848bgzW5
MlyvZz04nD2nyMM4sSB8WFRhINxC/vODIACjIrJ4p4PM5X+q/RZsh8PvL49Y1tj+iYFDAViVfKBT
YKi2v+gWRQBVz1HqVcYDxdfWJUthAW3owXixPljfu0lwLp4YuXGTAJgWSzWeJlTuLEuUVAILy7cz
ulsANZETJYUdCkC7VBekagemGp7+ZUcOWoJwzHGOxgkMfWaMZJiF5VRZBmkYfcaedBfZcldIN9WW
zphVb/SnyyhUuBbQunKjaymJgZ5of7hmhIoMEB0ANXLC/O25xSnMa7bchG/sDxW+LzZvbISgcPT3
dIvJvnWy1pzQICGW8T4QiDpfY+zP5EAVTBHM4Io2CiN5xrR36dmEKf1M02sCst/1BBPJDmlZ7KZp
eIA6eHY3oNCBSNYXphTzpOFPBvC8pUNfgTv8+YcWAxkhekzRDgRYYBH38YUF+UnAzrYSqxYpvEot
OCAGOM4lkVI2EQtJOwhIaMbzHutpXl8CW1D5dS94lnx0SmbY/lJqNNA1KngTnHcdPyT4L/vqmatq
Vihoy/VS7/uUr4u4XqMpgdUpC3OWacdKq5KQXypr4tXDXodHoHXLOs9N9hILqp/Qv8b+bOQcIeJm
H2tUY8zYoX64MyY0KCXYzA9QhT/nwLE58awgixAexwBpXW5FVr7cM1QRTBQC6TS8XwVFs4YoX1Gv
Kyi5jC+3vIapedxPXRJhc3NYhXJyErJ8brJDGwSNNuP6mDq4NVw8sQktSSp/n4wOC57QJ1PuUTq/
nSwEkn+jn7KPuxHFsYSfY52KgVqdQmb57iVD2/NEuITgOqMrSMq1G4+nyrWkRVtRS0YnCzW0g8c/
37o35SB42hTyUS+woNRcs1QVhSOTUKXcNUAfcvO/DpX6SLQVw5rveJZ/Ro/3NSeCTbbAonFBVpo2
wTUfP9INIbYzQxML1b34FP3mVQz6SzaFDpG1QcKlLeYkeXB6gUAHg5D8cbw+I1lmm20oYXSCm1tV
d1n9tMOWjrv3Uh91n8FrNpfK2SELErsMGJ9gEX2bzKG6p+8fomkS6wukE021BzMvi0VR8Ik4JhdO
QOJOrZ80Agie63NPUmMzglcyLVJC/AWFmIJLSnlMpiGwM8/x8dDTEFX/6g5mFiJ+nE5DtXc5c2I/
9OMRyKxayeqLBe0cVWzMuuoTU+hzRAv81xPG/goK87dcl/DrUID8TvgFmyAZ9y6CXCZd+PU0jsRA
UnrMdJC7wyCy1gzBYCQhT75E5RAk3BK2Z5tKWxKgGjZ2b/iYU6wiRyHszZ+F4F8+3al8RDsgMCTa
R+ZoGu0dy4EHHCd1U/ubO+jP6ROwj1uHO8nbVSQYAKUbPI/fnnkGkn2uPaUtXcRFCW84MDOuZ6x/
2Km9phabEYh39wkvSpDHTScUPztQFGOV8PSN8e4QJZtb29qdhoXFDUGZfw3aoVyijLgI77oBICMd
vPnpmgmk1jPrY6+8occs7BJMw9SJF1xNj7wCpuy1nsJM0Ww3JEzzEhy920cBPZjlK5T31R9E6JUS
RM/rcgT2tN4rs4F5Prhtcm5KMgCeDMU6QtvrhTsUK14FDxL9OJj2A6VY9tA4yZm7bNW/Xeorrq92
t9KD+1Z7aCXiTPd0HAynSQHS7XWksTdjmTiGfqgSVB34xY6ik2cE6lPX93+cyO/QncwylMXhVV06
pzM3qCAwJbANcjAI/FGWeVeH7FFnjTJahXfra/UkZjwlR4sj/Buqt8OaxwFDj6mjQqkNt8cLUI5H
SGgPwm1j8uqVBVpPYxfupX3BSxiAYySZz35vMob0bnyUVAPiQjSgybkhsIg8/7hwWnnWUPtWVnOA
FaVX4MR+S0AEpT9YXd/d6iwB1TLi8cO5KFASDGgzWswhewiB6jneXarIbQnSjHLmsaE6aRplXWtB
tgd8Dn5kIycV0RS74QN8GKI9yuz8vL3aVIQLmYLljca7TFP8DPCAwz8ne0DO0t7g7fdX2TxbiE/T
iWCzLtW4rXGpk5E3Cmj7zkvoEiMgexN1IUvoVsixTx1kkh0fCZ2zscx/Vzc9i03sWND3JLFFbtc3
lykSKrD9XkHdDd8a8D7b39ILmHGY5LFgFUaB/FnjI8EfSGQUZYeT839fqT4eVx8AllurvFa/t88d
jcMfY2HszVfHt9d5rm5v9+fo281v49UONM82pimu6YiaKzir/HuDdyGHsiCpodU0sXVhuAclLnE2
uaS28L48UWpQCQiCrWx06KAn97uSbQxlmi+iQd5r14tiBh9TL7O1C/+Gm/UeKZP4vgskrrCW1/MD
BJu+I5MFIXmqdrLXOlFR+A7llvd9ec32zD0xK3cqhoykolnnasVu4HfKXUrvqyl+sfjBB0RX7H/G
cymDWjTSsAdPFN36WRLDjY9Y4CdFtSOqN7R13m5zYb6I8yXUHdU2TPJNfI5Jy2y7ozb/x1VFoFXL
NyB/TivwmngJzaUE+ddl3AnaNQblLfD0twdhiranjim/JLXHFOQUqpLNBFFboQrV98yUuR6DVN3Q
TzX9BzmgVt4Sdqmln6X3fIzkiiMJYGXOw/DFlmIgWQRWtzWiIciDK81g925qLwtHgKpZo0HzCwAK
bMEkFrohe0n6RDsF7v9tXjqF0uIFImHvXGr26k2ngVI6zngZ9/KatfskDGAoL9kp1WPkU+4azrry
gelqWRDlHXQ+8WNzDaA5Fo9++nGzFGof0TNe1LblYDkWqXMIBwodS0LOwmG+o4vlMiizZRKyz/VK
wL1nMf35iqAhuRgCzKIVOyTDZbHPS+Be13Y7qTWiYYluUdB1bbEEEMbRR1k+wuACC09cTlHgdyhM
EwvPyrj7qFcF0YLP3lA25WmULZckD5Un0TTs6Bs6YLwCkZRjsJiSBXVIRgSfJR+mnpyJK+7m4yQo
iqTvkrBp+jePRb+ZhyWgMAU7aZbWLg5uHHCEUSE4acqifV0idV51dp3HmpKCcZ+yNSlQPavKJkSM
jYEdH4mnp41pcnkrTEAHoKx2JqkNv4g9pAGhAGBcUG9FbvQWLlpaJH32+ibqZpzlOJsHh9NS2Ha/
LKARO/f6RRwikfW7h36lz274hY9gsdgfjYvrEdXfsGdsYXUpNMhQfSoUlkz24/I+TxJogCOZqZCk
TH1bAaRrfkJdzln/cPuL8GtH1ySvqzJXqORUyczhHVhJlRopPUMvyUnz4v5KivzPCJw9seUY7WBU
ZkkdoiOjjCYzTJ0OmfBDFNIaCsuYb+5goZdAlTTXcyAPTZQMlnqWzjH1mGeEUIqN7gxD00i4ybJv
Js2zBlGG33iltQSJ5GQgETadlsnI85gupEOJkPIsUghq3+JtV7S/fMxd/aIFTmS3RrfhXHqmNZzB
oZy+3Za3zGI9Ler5wi3ai2S7ao4L90/bCYOSKMfNWUMEMgRHXil1a+TJzBfYcQ5wKNNjwPjimlRg
MREUGP9dhGtc8ME3Mq4JpvH18B+YgItcvPk76PC7eWf6PhmorGCLSGBusU71DIhW60F6WQHh+JGr
6RlJXtqUh5GjxwD0QDzPLKIXcTIaMf3q56EznnLcasJS+2AHhpUpjphGoNGzwTHStKIkvFB7bXhT
dbwGcF5UcFtNK659zVCGsiJHGPsQigT1k2+Cyti3p/SOllNAFQW6tXEVGg9CtoNm/VqmvaWKcWBM
vxYHVXcsJAaty4zGJ8GjHg1jY8qZLNVelXEwSe+S9FpTJV2rlhJBiyyRXnjw8Z2Q8hVIRKh0ar82
TWlNS0xUUu/bDsr5n+QO3tB5wvOsQZUDKwIfys4bVvIUPFbS5b9s802zGUrr3i40bSHizIwomUCU
6LRalGqm+b6lXeQtRm/CrSAOssNXqTTgLMY+bDBl3QL+BrzXoWC5MCu/beBY84Zt6gnBGIVO3/tX
tP2foO0XMqhD5byG7Q9ns4VOdz8kHk6h32PtNzsSjcOMeDfy7rz482Hg9ZOCU3/jCA7YIVBC1Jod
9UAvNWM5OSXC1FJpJdS+5vNncrzgB4h+rI8PVqf7f0TDGo3btIjzaoeFrNf7fSMA5zdV14QOg0jy
mEs/bn3Nldyv+J7QKp2G2UhdVW96oYjvHFq08MWXlSZuVXs/Evohf3s0FC//h8vK0xtsaCsHXpF8
/v8uNBl78wZqLfNZrGzFXZ3TgbaW8nlyFa6QXPAGS5VPVOVVOViXfEkfOVsl2EZeeSHDzdOJbHyj
k16adxdbhjeYbFob1datfzr/ClHaku5khJGWM4bahDtIGNYr79f5CcOY0mM8I4x4yTmcyDDvczh2
aSa4txosMBzbSqUeDXCYDY4bGz5LllGc2u5GHB3WmbGZchGUOIcui9YSLEOMNPe5pqxtWS2MURK5
S2YNOMF3d/XGijl364JEOg4D45wjGvuXvXgKga6qm9BvWBwouXFjaqQ6zAQGdhgPfvLwHowD8FB7
DA6NpzpaNcnsXEeAEs4juELq4hoRx4BvjmLJosw+eWoIwj1MXNbI1UZp2v4p54dwiInjJ3Paw1Jy
mrQuI9wxxla1I/0bREBYiszOONehzIlF6U18MSG0FnJkDzWSJNXeSX030jR3otSeDH/1GLQz9NJu
i6brzQEcvd3CjoLD/PbqbPSx0CUf0MwT9V9+zg50yx9q9ifQ9Do3oLuvMmgOiQmTKJuTYK5YG9X+
UzqN/muEmDlmkJsCyO+525Q+ApQ/u8yqI2IOOz2nBwQe/1FwN88r6z+ntv6CkK1X+cAExugp8rXY
RlKnlOctkmx9zzW1jHX4Vl4O25ozJ1QcRnJE+v531J4NdrukgnqtAubb6XpfNXub3dH4s1fCSHnp
o06eqNnDkShYTavoJsniEyJHV+gZkb1z3vYWzzjQ46a23L3xnGiUtv0k98uhCGYfDDt19E+aWhyh
qTRZ5VIjSgl0RcXM4hspk0gcK62c6dV9H7BPg6pDkWllBYAO5Ils1GWUqp+g1r90VMgiE5Oe7jzE
AcjZ5DQSQ0P/M6pGC4TVq6TukXaJ+CqyvVaCtKPSPMeGulYDuHbcKWo+GeS46UxKKJV+LJLIF1ew
fxEAsntZgGi6eGz3W3MSjNW4uGwD9/+/XJZw5rGYA7z6AWB6UYuXCk4+q+kQMusVPW92jV2owWuU
B9MD/zGNzCLAzVdrXgnz0gE3ALS0x7TsJtSdmcyGUa3cagrRmX4HHf86g4Gd+X4BxE1M1CrvVoxi
oQDHs8LSiM3y5RKHXuoyshYocqJ2/VleuKFsgzpbSC7uiF8s2bVcyo9v/OpYuG05WvTnlHxdtyF1
oaLuQk4bYeikdgLP9qBWCgV4nWdvLUAxJsbnNPDxSdIA3M0rClq24bHBWUI2KFbI0qLESV02cHrV
LMXS0YSuanHgxapkH+wLm8+6/b/2fjH1cnIeFlK29nijK7vw+/ZVkwSfWQAR0GEac4Ej8Cgnk7yA
SVrepHN9K4ZeoPlJn58B+1Q0UHztAI/ChBxGACZxe+Cs1fm9iCxiEGWUktSHfDIwVDfJNidmM2B3
cAU39HxpzSbGlXsWHNAnkQPgSYCRPISh3mXO3F+FT/ask20LyPoNfnUdxnepZAqq8wGgXXYbNOFr
laRW6eqrjAf46RMCrqCY9bmvZWM13t2hxMcvSQisRtF/Lh9n1SXBhgU65yGXZbrEpkkso0Pi5wHL
8qXEKzIjNl5jXGxkqsLaXxS5uyJWjv+xLvTeGOoYACW+d5qSEtoYPGTuj6d8h7hSqMDReUPHW/GN
kJCyujDGd3V6Tla3rxpWHZKbUWI35ecwvYjJI0jkQsw4hv1Dot3uoT+F1xA1wDwi5JuC7uND1GfH
is/4FHkdbvEmiuL25IefubFj5AhH2/0ZlSfzr2KNrBu2i01UDQFk61QJdbwGNVW7MF6eoJxHAhxX
ZgPEevmf18DAfoUJ2ZiGJuRWGkNyu4yq7VpTCkdAZYHvR7JjevGAlYRcwkct7duGv+S9K1sHpy55
gpII12dbZ8ydxLCUf8LrF2XXCZskv98qKC+ZK/2Dd5836bg1kC0hphxQnNMhcnJeo6VOlYcR16lr
qxGpbRcu3stIY/O6EqJ/BMPxfW5pIthcOEpg1wVDH6VuF7Yl82WmA8Aw3ivdIXH/a+aSah81AUbI
f/j5Oz7GtDrF8dFxS3i5fK86s1G0aXfPGV1iAJl9QjeztIwCtZgZ27tiWwP3mzrUnnLEMl6fJQBS
R5fGJADPP/VNsEfVcMSeXZX4GUTb4AvLmG1TBiMDFKZSsYD2mdR3kecpGsUJkXd5neJvSg65HZr6
g1Gbf2PDzrlEdGpBgdT6Srd3pYmsRxAid6TpbGio+vGA5NQOMAj/d7KM7WQL3n2JBQ+9oPt81Otc
ahn22j7V6VfAcTy1qSHAGiiuCjV+0m7ZiD6II6u9651ZJqHRk9TBnOXIkA37C+/BAnWa8rdHWQTd
xANzBcRyQL06jIniRYNpxAhN5Ox1xV+QlsmIYB2uzRutNKjqxdji77bnWif048PZRMhH80Yy9ODy
h3cAdSJ9TAI/VQw2fyBgNxP8jXyFrWyDbHyFwfBbouUIzda+eL8EvZdRcD4lCWxMOwIWB1n0kI4D
myvxhyIAgHP1FuHHBuYw4g//NfTgIMbnojxtUVFPymUU/KF+YRj1fmVNsaC4xqSR/Jarm0FRXPTL
QOMTxxt38NJdCNo53hpx0khYAHtcgq/O3JJNFmmnJjaJ5IL2AWpimar66BzasxbD+AiCErWx6HdR
nU4Iembv4fizOe6p+t74kUMEVrTrI2y/cgOdsnazaw8E4hd77QcVAKrjM6VohpjLxlHj2HjSG8Yf
VZxkpzUlggAqHbd8dN4WlcelTgSTzSPbtzPmurMw5NGU+hOAVZsrMD5Ok+NftE0wI5eKvOhohHrz
eb2oRevm23NKZZsxbB+9T6mP5K6bNRiT1rHRD4BdeYGZ2vpNmxm+ObZyE6hPnC3pWWO6gW4U0NWC
gTv2FF/H6+sL4+aeXf1RKKOOKgdEkMlCn9stzwAlj4YS6cTo+/scU6bB5pkN4AYUbnG5bqIIIZPz
OSgh54EQpo1KzOmjhDhP2bWx3SE1qfxpzMxxCx065ImizKU+FfpCd7Wsb+Qd7KuWJKW0TpVaFt83
nyl1cwar1ocrdw0WkcPLoJvONFXEjnThQ+R3eL4DpIvgvViBSoo6AgZfqmnajZn7vetcu6hVm4Sg
OF8PHV9UR6YNCOjhBA1I+9Pp+pobYa/QnbYAg70AApC4A5F2MMs9easI8ITBkCcDiAoOL2/0R9k+
KhvbVq/N3A/OTponXduynyk2o9WXGZO3B5e+PKxu7rC0+n7BFNITRTTJ8hqgWj/VUsZZrrfGZbAf
mZHD1XbauDKyZDhxoU5zHcJ4H5jLxKnHcOctS1/F1y+wIP4EgVRI/Lse6Z9H0m4y2vEb6f4lTfQ0
taLYkin8B/VFxbEVJFF5PDoA5vQWaunSGg869CtUOC+VasFswqRRX39WxDKAIJjqVC0mWiA5lv3s
5hlcN7dJASd3nAOlqx0nZ9h8WcFdQsLhz0RFZjGLY2t+AIf/5Z5pjAq409AXP4mca0AgyFtCC3Hb
3YE/OFbiWqX/FypGnDjTNvGoh6K4o49EUZAE+TPb5UrG45rIzynALnEptz566+/Htq8f1bPp18DL
GuqyWoguDZ7c2fo9PmyiBiZk/Xr9WZUb0Wt7GSIiwTKOP6NJIlxuP6uknWGoIOkqxVJ6jw4319mT
knC10qatHiEv9WOSbN+It/aBF0ewKx7Iq3n4FlKQkdVHRXbWEMfIl7MlVRorev7zIQy+OihND934
WiEb3PVJt2L1PpGyRx0aBHpK3aLCUTk/N4RrogPjvJotEEcBZn1YSD0bqmO1u88pU8kNlqtAqhc1
TDiZoTxnqivAFBg1DcVoyXbkMgylNLqHZj/+XpLRzwDkpvI50pHIo0Zz95SeE2QXOYuHwtSTVLrI
vT9e89/GAFEw1icS7UqBVpxFF6BqgYkYFiz5Fll5xuN1ZYPr262AXPv6yjsxW0acJgah2Giy9j5F
6ZDJ3s8KhePghOvmW+43kSS0gmoR36OXc2GbBbFByd471orq3g/J43NZyuF7xoKLCryQr1Ly5YWs
4ofBaaG10fROKQUBKko+PqW9MDbkfjOwJEp2WoCWZzv3wJFVUhaA2fIukZz+HzvVhFzR5GFCugQ4
x147Rlig4TqPRJ612/o8kXkXo7q2YTqe1dDRO4fmIPW7rMteJWIaWsx5FYBymMcn2c00FmIiDEzY
zR0QbWxHCbvrvs2WinuPcrPIl2YPeO53CBFHSCGI+PIYz2wVv4Jeb0oyQh0n+b6YpZqqxWqlQE6+
7hnNrn7+AxWlR2vgSglNdkGC4f/GvGigbehLmZxlB5tsLHwuwsWtxg2j4sJeGcBPEJP6U7osyTw4
VWLetdvUWur0YG4WRl91G5SgF0pJxfYGsIaYmllNlPIWbMwJ1JOqL2Y3Aue4E+RwLbeafM/el5EY
pHK6rZQABnGUGEH1kB6eJDdANkJvKeMglXtEphPMygPpnilyDg9g8sCmAR/bp2fvBsUoHkSUww2O
gbP2FTurMjDpvMOYSFMeoRzIB5WVp04DzJ3S7WjWkBwpeqf9Xb590Qjky+OhVFZLgc/yDddMU4um
CauEtGLjqNT3R7cQ+xdrzmIiIIrqkc1ar+knNVSgSU5B9tehURUQk4cQsZR0UvlWYFntExcrH8+X
VOnOsdzGlQgCg08L+TrVqM4l7oFoYkBTnlaTRwYQnaNGTAT/8HfxUv/Z6vsNeAqQfFuv5904SnuA
VlNy+sGFqTSSB1YeRB+yrfqzfpi5REgUXmARkDAem0YvOYH54n0/FGp8qRb7NOQc3ioc4/foddau
moMCXFcMllzf8lVWMcG/jKGwLewItSJ0CjmqDuM4VZoelOtXJZE5C0hbXhKYm6bAy5hVMsOWuL4v
Md1KbtQczkYzXkYhdmIGVD8GWK5e4dV/4aM8gnGGLu8pAg/6TpZBOiibWw1tN6V2fncCriLoeeII
jQjLluityEpBXv493R1FmxMPrCdATHetcc7brO0vffA9FemPLIfN0SSWGi6LcrVWMmpmCY6Am1fp
JuQ/Da5GLMq87uZxpkk9O8r84Lmf3ABOGJHcwybxBb7gFdCVKStb0LfXT1aQuBTicj01NoivuGjP
DhIIDGKJalB9roc0SLzSjeBCwYk//wJmwlm+xDb7w3NBCtGw7bJvrlS5WLWzNzijwq/OIUU5psjL
mTxRzZrZ6Hehe4ifNgvaMrrfQPk3O9pkPEtrlimGQWOpCH6aivc04PpQGV4FeRQJbe8hVGkrZKA9
NDhg/nNmL24y8EV3ws0DnG6G3C/bRH3KBJ8P3UilZzL4LkvGI1NZG/FjkIGd9QXNxbFE9sRQ6Iv6
CSY945pYoSL+f+/+1QDVRadltE55veRg/Q/4yKW0ir0KJhGUVfJncicQaogGQs2ndiV9WAYq1lf2
gvpiZ4qPqLjoqi/cgCIfW5AFamfgciTjIECRpktdj6/4GJkQa+5rlOzd11VW9oeV+xWd9b/4UFzS
q+WEG66D7nTzKtqU0A+DtSH1a0mjfXYb4V6CC1l1G8zjjh297rrRwmDZ2PnrI2Ftbh0KKB2RoTYW
9UHKRoKsi9lzBXYlggDIC4z2G1+RXzLjkUbwMkpoPp20/Ope8m75AybDr6BPepSeP3HDKPf5Fw4v
Ri33WyH8f3FVc7AR5iTlhWLUrLteEeWxTia0T9fImUCQp1QCE+8u9BITITF/GHynOEwyeUpN2Lyd
nUf/LgBrRY/cPgcISFlOYEzA5xg7KkeZPkACKOP7x15O0tZlb5XsBK9FBjXMpVtiuBFs4htmzToF
jqIkCGTecOywfNAXym8Evg5tN3KQFJjDh9wrMAZv3bWz24DgVzarV/0ZylPWyfxjS2OwOTjWDT7m
F+sRjV78qwUeo+9BaZTFPPFHtLeJjPAWlu2T0v3EZ7Kw5BRQKo0WafqIZSaYUyNcSoAkcPVy0GZ3
TZtbrmSdIUqQXtyL5i8Hjp9rFSp5F/VgNcq+sN6RBBrl2WwK5+KqrUCp73c9hAP1WD2z97uSvxPn
zFvrIg1H6ER2U+F6PLqbKr61+stBfj+mGXz8voT18jn8DphsPCegA6ebhvrGZEeWaGzhcvMJgo65
jZ21f3cmFmntguUTf2Ttet1sjm6Vd3eX+3Oqnf5QkgR08pfVRxM7KVmdAQOoFSbLdl/P+rDBZJad
zyEJRok2P+gOzgRhp3hPQyzcQAMOpzhVqkI1oMrjDh7XeHpPiXP/ZBGiZ4bLDAtqLwUuO+HxFD32
iaJBr+06bmKo9KVqJTJMKP0KIgW8oixxS6gmtaFtJp09lKIrH+SMOzCcNuEKCgyIXbzenOxhKkH1
wGnpEWc/2navGKeX+ixUgHmPelZ4TcjluCy4K/lihHUTpfnPwaJcPikUJb9m3Ii+YIGCGfiCuI5S
NbFs6SEO14kT3yiYmEZ2MxRhV2pAsSuRtxcdXdb3FQRQFh6K+H2tvMUtC0KkpJSXPy2E++HLuvgO
IcHIM7VRUWq/alcA8LTisCRZDfnYTcDqFVdPaRd5FEGH/LvOxghVuQU3hJe4o4YERtEzLKrZwut+
a9iNu3mGpHsw8r+w9b/DTp1CGXXWmJLVbuOxO5IqKCNCHgePTqAarPjrs/LVKAttbeCngvehmuTx
CKPvlHRusnVfeOxEejORqTtVOZo/OFGcsyyrRClfapflAU/vfKDjBUoIJzwUMXrzXof64wDS2Jr6
4b+3rCcdqiZEEAnmMStoOCaQo1MoL0P5LgCiLpn4mJByWO+8lgrsOvyXrLqwHepz5AXXF5g7OT9G
wHa9F6qMMNTxaufRzh+irHphXsLFaVQJx9eYbZVU/EDKlDxYA6hpjT4BrfoeMATQ0YT15VohDY0z
FvJkR6WbJ1fA5RSj2IdB39h3Auxg7cXbcr22gnMEek2GlP0rF/O/yeKiG5symJws4vIEkQSRg8AB
qPm1zGce7bZ7WbaalPLSsYZYNm9JNkoFJS2wrw4zbRb3g8PEOF2tMrwnmXzrI/zYbKeRmDrQOySQ
bIZlY5o8Tz41JcBiMiZwq3fj2ujFqxYsBd2GBiPnzsxWWVoOdZNQN/Dzd4CmBK1IaYxvDK6lKQen
s/MyUAQLJrgfT2zCSooqzi3MMa8TT3oRSVX6wMLeU13VCZjdGhwi+KBiJ3J+Xkg/5WVsB68dF9IC
9Mg5TBJPZiW+aciWe2MUaegNGx6JrBACmzNt3DyzfuDbxvEQxmi3WKuEspOxbwEZpcuSwr/mE4ij
NUlxXNE9Lj9+1Hx9kGca7Y5bFzowfsbCjKdr08QoLG4Id3uOT9Afoceogjo9TWBRwRORUQuqj+jD
55wY4Gt066FBigFUKY2C01YtHspmuDpFyvTe3CePhDgVZMh0BsjtEwNSStA8N/++jgrP456O/DEE
Rb1xKxsXpkT7AZp2vuWeRcEktYY3LmZZ6PKiuTpnCv4HezSOQGNSdzuh1BFZDBmrEuLvZb5kfLLz
38x+4vIjdY4pYv+UVg9eb26pVzdiWvUI1j47ZsuEkVLDfw/AnXrLnX/3xfHdFYZq7HKjBOlBEuCB
G8egRKMzjFTnXbXa9l8RWZhqjmWCDeEcOs0K2HDI/dglcPIg0pbSirX2O3s/kAAklkXbD2htoE26
swGO5yHB54FgXOI+jmLYMpR7cDAM1XrSD6AyTmMQ1ypImOEdZf1ntXw0oRf6tsEOXiK2sQSpEiNy
DUWIdRQivibRJoYgQDioyyhxfcv0htUU7W0eQ7UntHp6s89ffp4Io974Vd+Cyzld4J9wBPr0+OHF
+4MxlCELWfbouuUbVeIj6vO7vqJWAjoztXvl0GUlMsbqVezftYybMN1TsWvBbKOKEwl+5WolmDBH
D9ZaK/y76Y6xIS1/0hC8hmUqp+yzA+/dj1DVhj+MDLHtx1Bfe6Eo81GP4YjJoCFPPoEbBczNz0CX
88cMC++7iSO17tEr1cxKjEboBUAHfTSQEtl4ZudDJuVnVPsyhbrSkFDayN3Xk5VGjmT3dCT3yqol
MdD8idiyDLc8OCSogvmSai0bXH2KFOVnzm9mNnksH+2Kcm6tmgtgJhLrcyxm8SUmNIW3dFm3ArOH
liWkCQDmw/uD0DGgob9RkgZoVlnpNf6mpM+ujbpXF+XW+cHHPmzVJz+61FBKo18Wyv7a+SUDg0wl
VPYRv5N+1EgNJxve7dS5hNMyTm/k/iBXqiE33Y4ekhBiAdGyebyyCflnNmVaCTARjsVm4J7YihVX
nu+EDMEesv48D4d7OmPm3opD4akKaBuGrtAAoqI47niNEduOypt/pbEYsEoe9sdkqgIn3P19mT4P
Ao+AaIMgs9vjUZut2B6JpuWMzBjtVlVSipzDM49nzaRIZxDEn2s+H1OuSorDDjWrPDbrLsyjKz4/
7fEVUWfySbNu/S7BaIAET1o5N1FDGjAlO89uULP20mi65Jdqh2lxK3uQf6sSyHoSyRedemSdOFCs
I8ibOhexpYwUInvZyd/F2L5Zp2SVQMITOjCZThxJaYEOV2zhuIdxNoyUSbLYuKqy+JIgCEKQevqF
2H14VUKt+ZFS65Pkz91rFq0enRILXGvbA6YfdGqPqe5X5EmhOsWRd3jj6mmiqunIqSOx9ZohVhLT
ayDSQAgqNsDBlVX5rdQC9b2QTkRwvNuz9oxNQbuXfiNrLpxyi8PFwbGXmySMveyIzd55HXjUMwHY
qpFWcnEOIuKqCFLdccSAxyC+jVob3DLcS4RKdPMHirlx+Yrfg9ia7k2O5Yf/SXBFgmllgXV5Mo1j
4rOd98wUTeNf0SDC8Gj7yrdE6w9y76YCYqEC1gm8cAi+dZiiJNEQPDmmnZSJ06kaxpe5P088X0P/
ILWjU2FqNiSikqF6dJyge88mS8iy/RIVbahgLECJapFRg9RFmAbniGUVMIqCD05mZV9XHnK5lv5S
ZcpHVTWVSfFBT1ueZbhDZQ0Pp13g/jraG87Qt+xoxbAmv1p5c4UsHbVmSp8zwcGIpr7IMdnBmnb4
0l9d1cwmhV+4zh56yoF4n3pjpofsOmnRuN43l1ud+3kXuTVlv4vdEOX8jTtzsiljPXlTkHY6eKPk
6Dx09mcjF/3KvQXLZdKi5kDQvlKK5hQZcu4pXgiMwiMldogB/QmrQ888Z0glR90b0fzMZ3f8m2zR
g0cot5617Sb6o/Ctp7c5mDQcwukWilzK+R8k6nJyqTL0T2/2ao4akoE1W6m7y9kKN261STQL8C3P
vR3lNV6SkFpC2en0ueXdPReBWeMLAySJ6kXfayLJZtCiQCvzNV0meO8c6xnk2g4MDZuGfn+s/R0I
xc1JKhq1OSDsMlPVkW+qjevsj2i5azl9WmRsiaKaBDmsrNU4UbiMw6JSuuIxbHnbM0QKmHaOdbtf
FwP8gq28kms8SC5kzU7zya6Tp3wKTwTLCKjvPBjZ2y0bwnom9X5rSdTpxrUAUhLGQJ9PofSUMzH2
LZVqq1QpNiOq/SreeBqb7xKo7SgfMyPSjpFp4Tz5QhITNMcm6na3oVLyQcvoLUf6pnWJoPa4jbQ+
sJRRBjzxbrYiwASbUTQ1OG9N1AW3J904Oe+5WizjIaTmxRyoI23UBBmQGdaoVpLNI0GFMSx07zZo
aNtYhk7ZUwG396Fqyd6+4nqk4ehHcZr6q6kXQYOAijQMWosPO+D3uEwtEtx6IqcSNy6hpwHdhj0Y
oHUota4PlD7a4Rwi08OSRMX7Y33amtVFxv0QapggSa7CVwxVzDIEvpajf4vlBKejDawn5glEoGUH
o/aKpidcZinQbcPxmxlr4CH+VsR8B7TjAtLVqJPCWhSy0JWP1zk2Xb6q8C+ZAj0ILlMoQ88dB+QG
D/g2i0yDPxCrab3SOYn5YqrbYfMmBWA37THC98+xNWpMA7XhNmBEYn+kPqwnpzEGUWzb4Xgp+AwI
3Oz4DwgcZw5R55Rf+X/ROMOdWAMMqeF7+Kq/azBc8IInphtvgprFGlC1n1nAkd3bvmQENSDWMskK
epGiVMPVRJGSMH1oYlN/AGXT51g9gkyuEXXjmWTm27IIWnAEsy5kadvowFSndTRSZQwVAsgjx44v
8lKiqs/bdQwngvfzgcyp/6J6MJ9dtraAXORKMGRVYlejcFPgpKXUJ38vHjMB0AuUBpCSQn36JJ+o
vvG/MkEmbzBqfg9UJliaaKuPE8pMyuvVKAMq0yIwqFTXgtgArPlw355iDa8U5We8IXx0vieqVr0D
ZjN8iqs/Mu7SapfmobUFI917tGjgVjBdQnhLzFuumEjxNnf/ETrEOgJUHDi8K99M+TJn2zvqww82
k7GFhW8HGpTaDG50NBIobh6InioFiFMLIOdB7zOw0MxSFddAeOXYuiAM66TbtSkF9cBqTxkyLcam
fg9eUUtXQHDuGPAWOLDKmXUFMtg/xARVkZv4EjjHLTZS8CGfP/DM9ySC0X2387MCCFz8FIfLDJ6h
ZonQpWnH4SkO8xSnua4ISDPB8OQ7IxufGKq6pJjmfjg+kwHOKQ/ZEFq+7XAewIrnZZj8Ki5itktx
tPFrvhFX5Y7pyuLtENMZsmJDxRFISj17Om4a/lxMYji5kaR8w+BV3I7hZcgdviar9EpJxFZqM+iE
sFgBbUfJsbKm8vClcmjT4WWFzVIfrzxkUCUekjDBC6YtSqSut0H/Ia2tllmGM3eX4YWToe9SXsng
GaNLSyUXKi8ud72gD4arC6GeDl2cUGpCvfhgmLFo1HZjBOsrvDwOIRVGJiLPwUELp0Wx2b1He8L8
ELOONY+NU40rh1YARfIs9HuVGercLhtGAYEj8LdKLdPlWPLcE+lrLrNZWDbUY//JEZ52GDRrAqLG
bvn5p1LsGB7XSJuG2MUyxTk4E8kmG3pJoLEnmGdeVV5xqMqmn2SaxA4O8g51Y0fWYIfQAZTAHmDu
SAemHDnklZAPzhtSN9lt5yn9cLgEmgeHMByI8ER2OkXsv+vPXgBC/s2ReVwQKBhyNqvaScINuvhg
E8/XVaNTiAYd3Jjpp7IOLuKckyQfkIQlwWsTyVvck5o/sguGxhGdEnSmjzxOHN05FLvviARi+spU
rQRS57IXmW2dj3OExDClmh+iDfNig79123t6K1xJ/sD7bZUGNEXVnCxXKObWDLUjbfoaVvLjMjui
q4JVnFv3kFRLqD40w6lWzBtlShy+WBnZBJ9LyOBSNLZNPJerJOtEHcz8KWDxv21sxUzzNIQbcG9W
misYe1JL/DnKnETp0EnNWTz6uhP1DUjWYldTMQgjYQAQbUmJ23pnYV+byjFHXXf9jcAHC9QypM+0
uJN0bJPgAFugIZhNdNsjXjq3qGAggN87TiGfE0qkUdUFmW89tGS2A6HekXMpeuD3aZ5oXV2yiaEH
s/LneS/QKucfDFMIq1Jg7NIFwrooZ1n1MK1yq31LuH5IBAVaunwg5HzbuFjAF3Vk6pcT4z+nC/NK
Vy5exMuyPO/97weTe49+8UxtzkWIpjxbXGezuqA6GZIgn1enBFhydoypvI2+aDbKY+OFahn5uTQe
AFBS1cPkXUoT3suikRyoWy1MQrexTfknp3DLzLN8W2z5OGmAxLPIX0+3ffbxk/HnX0Js91aw3PSN
3Xa9TUgU+NjPeHC5ovdNBsMPYIOu4g0w080Z86HAkOSWdUKGgX8L0afJq1HId68TAv5bkCcto+tD
FzRKKYXq1DajC1p0+ad4SyHrmpgHHKIq1joc2cFFhijtzb9HG6dA6GIdUlETHlLdofPAoIYeU4jg
Py6an6QdSGb0f9SdcyZitXjyTbrEOCsvM7kpdoetqVyZhF+4cvCKIHq7xv5CKgxIOxwqg+cZEPf6
5s8+KoArfkrKKhfKocuMH9ciauZks8sj58lK2/MdZsMEXgGPAFw/H4gixwZPPtr9Cv3ws6WDsH5I
g9CYXLNYF1s/30D4tzReDjci3MfQKHrXGHoDuOMcrr9g8C6UkazJwEpq6jhzygiVabcXlp17i3H4
KT/PbdccndLf9o44mQU9L86Z8Ih0v2Y36gN0wJpEWMd0/emeMA5m9QBdOMNpd0HORwOMfT2R5QNM
L8bnKjglzfjJBqN4UT2oo8Y4tMaUYbnlNt12pRxcadBYmxNTcaYW491hN1ZFuRiq77nuuSQLOk7p
/kqpvVp+C6KDC5U9x/nZUo5LtF4N0b7KFMwmdkMMQsOenp5ejiM6jmMrz4wpqPdIInefHGxbVo5Q
Ag+CsjMBm8BpwGt4bB5r/c/gaWBpn9QilciOzb7fwmPWzkG82a+9t1qb/XjWC9rbBPL5QhhgryQf
Bu66RYpo+J7iZG0rOpu3TlvC42Aqbiy9TCJHWh+hN/nfFfwG72KHVqK9QnE80WAurEMOgXDeZDe4
elg5Q3IZgRJj8b18oUDk4aMuvUZ8RWKYcqhFcKsA9C83mfqA+Rw3BNP7Vc8YPhBKqu3MByLB2TbB
lf/gwvrG4yj1j0d1mlLWdp4i9YkTKk2kDSnDQQ/o3M9MwbTW+5fjbAp1NUKZ6HuBHS6i5mfd8bEx
uFVATag9HgnEdoOSKjYlUK8PqN4Es6jBdcopnS87U6+5gQndQZn4gRQTBxP9HcgI4XcRCCwTPd5H
pSEADtjMjr4XQT+59PC9ohomgiPzpZFAeBIlxcNiIrbN5sSK3RuX8sw8BP9LHbmL5N9VX/+zst+6
EI4N+1dXThfkTw/ZLS9sK61BpONG/UmVq0ieAda6AgENf3tK1+uJorg/P5m/vnhN2CiQcOCUnc0u
GwHzYmi2E5H3yUTunetPl1wA6YACONssBqMjeUVncYjCKjBO/Mc/Wr9oHsbcv3X4Tpaz4CHETGmL
pTbCp3S21aoiHOJiOP7FimR5yYNtl0u7A1Q+20RV/nEhwVie4rcEVwH3lL8oZWwhqDha5FN3v2/x
74fskwyb3B8XGUa7/uNmKEzPB236+VDT7NiIViNuTT05BG/LeWH8lDrT1ERhpBZp5s39X8zjkJKf
zAQAixow1fhxrp8B3OtCKVMPVQGbpwNe2yeytbkgUaX39QH9vOdLa++tt9ZKBDouxC3s0Amjy5cH
45/l/7JqnLfCU2xW2HjXBF7Iq3wHBv5YynExvbpUBCQFx2WNoPkNmwn9krNli1/KRL89oApBB4wp
17ndpHfs0fP8C+ea6hvHrSB+xinC5l/U1ybwlt1aSfROgNfmcUS2DHtaEF1jpz6oA/b1QfVc1+N6
AJGagvzF6ERzI6OCl7OfUyWirrLgznT1eskIqWezyZR7sEGWKhMmEFdcOHIG8y7X2/0maEFp8Grq
R6Iu05ILwyNvhR+hHGHoF2ntmMTvX7dQjw56CkFrZDxkRvDOr7IeFSCQ3NHujIjTZhvNOemHG4/Y
/4yX84fOtPpZ3gt0848FujUjSEpevntAV9hfrpgLpD5zqB/Nda8tcnvi/IVZ7DDtGxbQ6LPFaois
j6qG3yICd1d+xmxEyAhXYPYcDL6rNBN+iye/h2y3fR3H+rwu+s//LgLzv4wSrbLaOd1+U7ORiX6x
pK0RJI522ayfMGDA8f2YDmHNY+isbNUEjYL0nBT1qxRIqxoOJyCd+mtmQkzsyJDfIMkeCKpfmYuG
CU+yH4NLFeM38Hn015I9ZvqilK2jK7NGHHZGLnxSsfwYnCu2gYLYozuKFjE1mFMZlXyjvtpDpHlq
EC9JG3V2DKpdbUsXpOTvCH/UNFrhtEqNn3dkc+vRK2C/WpdEKBjs+n2S3ndbKm0ds44zuQHiE4Ed
E3WpZAHB0bxvATVC2HhyebqfnfgvhYos76qjIPXIUIG5w5ogJ47EoV4nL8buA3ocUfYo4Vf+3iOv
JhHkMLOTU35cSXNRDJluX0c9o3/pDaBGdqnPaiGEaRmKUzxHLCZCBHNBjUpkh8l5s55T+BNywkn7
RuEWlLkbA6p6jOU3dcCWwERjCR5jCHj+v/GPMpFU83MFEBl5iiCZ+CsVYQLiyqqOWD/KdVjzZ/18
HeuFzB4T8kumlzn4BlkfwC2Tqnl6XdgRavIIEhmETz95fWFaNTap3UoaahXZGSZURxnQtusi33Ks
qj8CtIupBwPYnZdJ4u7oFD1usOWLh18D6d862pMTJELy+DSfsx2cgSlrNl9OLLsVEq7ly8MtmZaJ
fRIwwdiWPJCpOJ5606tbdaK+YvuZIJqhVNdF9JK6y+yhfz4TzcnPCNS+WJQQwUucqKPo1OWYq+OA
um7yYzRGm0N7Wa/F+nCYmdNXH+5R4Mf5u0ziUxaoSzJZRXQ8YVW/TMSAcCweGaxXOwbfl7M/spLb
UuJ3EKjfGYnfkFgR5fT0+9UonHZ+9C3MZJ/hhn9+2S0Wxo1RQyPesLl7gUa0seoL4zYyFk7swK4p
X0CCIvXpVXF20U+Sklgj3WfpVbq42Js0n6e1ni6KmCtcnzBxwr5Td5RjIBFPMQCBgowNzmLpOb9+
A2KRPqARecqzGZ7Wwzu3QSYufqEq3pIZGW787Xb3dskgeaI1VF2dEXAC+CdhH+OOXuupEO4GcPVY
Z2Ewjzb2tOXDDUqxC9XhdjMZyRdpczgAPL12RqMdythEsasifTYlC5GrTOR0WAOnNS9MhmbYw+a/
k7hZ1gQ3noBPOLu3E+8fAx/3PCHWR6RWjxxhPrEfInkNagiapys2h5U3LP30vJKcgdAjNm5iFgvF
VH4KdazgUJUpRXo8Dipp665hr35Erz5fjDkcym5gM6fJ/pCg/T9+O0FQEiYiceceFcikeDDZHOaf
3AffKOWiq6ReDvh3M9nA5jiMB2CnZtPv4cV7ywwbf3MbNo6TAAJvIEasRuY/ASLeX0UgzgQGkCwF
vnrAghCTbAXS9qP8omHfKRi2gBik0EW5X1ZMVGQ+f24aVluHNa6ALZeksjy19WU1bphvcqDFsQr4
IBh4nqQZZHAD9fEWqD7BVOhM9q8ei4xQJnajVuDy7Ywq5Ho7MiKxFlqTpKh0Jc8yPBJdQqFj1YdK
b1e+V5tddibUC6rM9+mJmO8kOknSpLBBacU0+36nSluwDIEcyIMDUIZ4SC5z74JYBLEizX/lFdpD
U0iKZNqeWzmgOs27q0aewsZkP0Kl/oRzldk8NMncjg8e+IVaJEkEBnqSUcLQMwst/V2UJxjhxuRy
dhN4Aj37glsf7ZezWacMvGPHvRJsHJdjAhMs0QKkHJIBlB1nnoyJ2u6Gjod1xat9iM0rtxnlWTUW
d++79gGTpz05r0jf3WWSs6tyucnVE3jZLVQe0RYqrd6sUA1xF8QB2uqDq0aeMUX9rsb7Ep0xH0Q2
EVaElPROM9htaa0QNjbfTQocSPeg7ds8oR7H7ljHBMC8ToPOMdYIhRehu0w9RCZy8xccPzoKeOKj
4/p63VECECW0Sua9/F1x2ypCTmKxQ/xqGTZWxIIZzaHLu6JjhQzAVfPYZYiq06KYZVqwM6yPnq/v
t+pWSadh3Y7UG+gyjSpIKzUZZP3/p/BqelYeu29VFzenxD5znohUE0SOc9Ktcr/bTc/Qw8A0l3eQ
h5QfICXAM33axT8BnrUQN1Z9zTk5fMuCJZWUiFU75ERkdI61E6OLcPg9fmWMuJkTLNN8L3cMlvcC
kTzs/3gxDUqBnVD0h8lKUpcpME9QHJ1FrgszAxCmoFhHCMfsLRztiCcJe8lMa3sglxKY+qTXWCi7
GZhVNkO70cpHNwMXYZewKxKPnokqdv/EW4G8pWOCA0AT67TXjPaplfAYcxCOeCmV89d3Gf7tBgiE
j/SSbYbQMj4JNPrOr2QAaBP21BO/wNaKX9t3z1oBzkVZm2cHkaDbfoB8/U9eL8+vQEt2O200kMmO
8OBL/E8Dq1tR9iju10i7UG22Is0WOzq+227RRgKY9OI4LUl4MEYM6xJAOjsbulLsO01Mkk9EvhNW
fpGBctP8MgWn5766rxcHLI6mlFclSe3LxNKHDn+5BPz5wkQ13f6cnqijhSzQYofjYSDTwWPEYmTS
qzeoPTbDm05pFc/Fez9kU/sakRVi7j/TpjDKboCVFz80yLxTjA8zq+8MNnc4kBbI1W9ftrgpzx2D
GvidHPP6aATX+f/KdUbmgdn/2o4z9U+FxMaqzGXtVz2WZN97qMhbz4ASSDb0RY+qvepbxQbd32Sn
FRGxujt3JlV7tY61vk0BQRNNs+/48cxR1qBkJTDgeoAY7wpo36hGwH4IdzHYSzBuXD3jX+EA4Dkn
jKlj6ahySIdbP+YkS/HFabv+BG7rNijML2IF/gIzGp4di06TYr5fzSVRSm/Cw3llropWdwmYsyTR
oFQSfEvqGkfvY/3PTZAjiDCrNCfi/YyTQxcOmv0wjUp8E+XO+pUGbevPhLO9sVeSH4FuQulECHw2
5OysvPHN9beZ90g0cz85McnO2x/ETUltdKBxuJgtv+N1hf+rqGWuv2Vsf/tJ2iVFq+e9qzn4rAF2
qb2pIvZQBFz5Ni371rQ1P8PybayRQZCOJs7dRpC0wvOWXv7+w+mkRCeZpcmHmDxEPJC8vPrjD7wI
Wfq1DcLWLPooQLUQTgMU+YTG4EDeGH6HjsAvI8JWr4KftNV1IBEgvCU1HGw+zv1nXNLwSkrFCBfa
+6czbkilIxho3+0CVvGDlvxSgr36g4b+DqqlN+JY8+a5wMvJTbSC+ywqQycpJZZq8sy3F0dHcUyZ
HxpF0u1OCOfR9154u6A6asUUMlYgFy76LXp0BE0opDlzFVPLSTvBgIFklQNbEDEqae6peNhmZHLO
fGGSTKk7qeKoyNFwJx0zHqkiphfBx43t8+ywXczP70kICxKtdhlfhn+8seaXqy1toxV0hFCvu+Mb
6qjIAYtyKmGPjOlh0ORYG6oNqwrkFOMfYA6oOYJXK0Qa5YsfvH57iTrD+Zt3fV3gXiJMVMUWj/mK
tTg9y7NVQMjZRqxWM8aldpCvkbAZ3em891bJCwF3MNmgVYV+8jWGaXyK+U801O+6OPNaXvndzcuP
FL/R458lZbYz5xz6YmAFjuGIa+4G5Q53fSeUesi78gSR3XKWWvGyl2MXlUXVr/6Y4DgGdCTdvFFf
UgXX8vdfKOCu58EPum2p6jSnO6uzLaHwkGpLWOvUBGIGXfZkTKZqLs3xPDClaF7NEeNklyXNNXCn
iHR7o4DoLZsqnkJPjG64iFHXUYJOPDZqc3ppSCXkIJkMcgTqpSUaWa28E6GqmTpYyz5I5PmW2PCi
KfdpAcuDv+u7NcODQxVcm5rgcqhxUzsEQQhDkcJA06q2imTSs0yQ1Hc3KXewWE62qshnqWMSeYPU
H4Xs+AUFYJvE9liBs+g4Or4F/Jnmi8uAj1H0VysIaXxbI3tSydgcUxVKstEAsmPysUNMS6Qvaz9p
GEANjBj69b2vO9a1QrCXpv245/ps9Tg2QDb/R6lJ5z9RxmwNWwJzIwMrUuOaOj7rk6yu24DOoLF4
wim9tm8HXvdkdamMjpQa3TUViQ069Pg0C+IN0zDcoVW1DGUinykkw5pkv8kbwaHKK2tzUmxKF8hw
3bIQYM1i3YcoGeu7no8/FcqQ3sJOYwDd0qoPp/c5T0uXO3ceW0Uq4IQ7XH417vF5fQfBw+xL4mYN
PhcYfwo5i89RTxqwgB3pWylL+mczlMvPdbFiKAtSqMCP7JtglY66XxynydHdNH6OrBaf/xA30oOm
+TRggRCUt0Kr/6NK40Jtu7AD9vmDz2NL6n9Di9FCacE6ytfwPmSxXBfPp4kJFXKzqIC6jWvrPP7r
r87b4k94ANH4RIlDAK1gK0ruIjvMxQmAk48KpqgTN6GZLh803iQwaOr5oVGCOpn85ng0y0TtF1PA
K+qt1ai7WN+EF8Ct5eLbPUYMgM4tVDAll+eF9Q42o/YpZtDoqxOqm4juCHgwDPQnmKRczc1CmAm8
LOkXvkB+UaDER/JBI8aD88ls29EsnE1JEngAzR/FFz3y7inAtnHdZPyDXf2suIJTUButIRPZj9RA
kpSOZtTwqr7YkFR9latDJ0xrUrKSWaxXfgORDDrBt/Yu0G7iijU3PIAaYJgkehDXz/8bJpUzuhio
GeaIzIn8sRbkq/nUpxo05FAFxNoZcmNLr6Xz68XUwDL3Hov5oy7iQRkVIM9zk3Hg5Pz2OLe0OlRS
PfHA2pspMu6UJSyIP6eXH9/BxEmC6wtjPapL2NBS0utMPa3ruUoTx/MbfqqQ+PAqDJLSwkTYrcA4
luKayxP+gQecxdtpUOHM7RU5FwyvMLOeTC6299KH0ImdJG3WvBSuehiZvfoLMXS5xDbLW3aP35Cy
GGQODLVgm8sBzj8EQW48mDwOEGDDJfSSMIGAHN0gdE+u9p1iYwwTLi4dCPEi7IsvSNbLJzN+lqhy
3y/WVBgi6sPc7FTS0ga0yex4urQxIkIiJlOcBfFqKQQ+M/Yel9tnjtMhjOx7SfMrz/dhgx3Osqoo
Oa7L8SYejI3zQzcNJsDHmwck01n9Eu9YceYY/mdVuVn5TBULFE8YWxax/3Y5JjLfprtHuzoujqYR
wOKk1yMyy/rRykQs/8UaQfVPGNGcd2SwyvvcH/O8yRX7yaV/uTg7XJkvgHCn47FuC7JFtKLerBEW
zKYeSCYtT4CEdTscD52Gt2GoOLHrRZ/CsbzNm/WtObkKaj50rJZIOZVIusoGfMb2e0REouqpjjdX
oO73aev0PNPh78T/SHQ0sR5OUTzvkveKQmaVYuG3a9Fg2w3zO2Wp6pe7yMiWsHZDUu1YtxECVfOv
xSilDVbzh7pR113QnDRuFJk2n13nIWF/+dhkg27/0Lh2h4ilaRS0L0VPYV3tMSgUSuoz+a8voS7V
G4hox5IfsuE3pl8YR98HutT8Ukjlo6obFVZork2RE+YgBf13HgNdCF+Mv3ln2TcXUW+sVfUsS4Wk
03/fnUdTVTWb/FtrmNia1Dp4R7BumvxY45r8MGMxHhyr6tN5TPiHda+b3bWiYJtnXTlVYPOLQCcv
qB9Mc6X0UZAJmktZjyqp5a/xC2BJEDZXpFnIazGJmnKclIxgsgNTZ4aNbjrG+mPvE2XnkZMt325+
E15R3ZzmSqE68R/pFSIm2AqZgedtMusMz4Sk8nPu6jmYHx+UTOfay4WYHsxUZxXwC+kqTo9rjRNN
QVOIVWINCFQQMB22T0BKTmhWfhjR00lrfHqLVCV7m4H0micmTeIPFcrneQwYwFRVm8VYudRff89K
ucT4j1iBvz3zbwlt4htWJT5OJY0SBK5WnrFg24Bioxh5N1y1bYIsVOnaRyLz+kfjGvoYI1KQGO8B
icmcN1yT02v2JSKXtP4W/iwI5xX9lTgE0J147cU3FJsIZXku6SyPPfx6l8qtnJkgdenYuas6DpdF
zQ75CV0WYnzm7M0k+1v7Z9SApNIffBoIVGddwosf3TLayZssWbetCVMeLTwGFxmVK+Z2ubLXt6IB
B5J+8I3vykOVvewRSXCqAcKbrUSQFK5/DqHl7PLvD9TRAvmJmYaNzxFPRmTxnJVPM0xOdMACNG7o
2WHkvmq2u+0s0m4PATR2x9aXZ3G4HGhNyP0/Kun5ZoM9nNY9U7pxwIHMZqTM3YG1cDJmf+QZKBZh
pYJxp94QRK8o4BIIPMTuP3Ac+xEWmJIgAOjN8VSfPuqd0A+EjD+xiiZRf5xiCPqVmFMWsWJMaOTH
pj7f1qF8lrUzPcPvHPnAvCrOXFXP8vVn5lvS8sUxqz+9/lDts0R4yaiTDQhEStjhG0W1gjCrLmJh
qh268mdaVRA3WEvOS/l3pq5VT//mtWWsIeDStja4dkvqhpFehWtELyOj7n3Ool7WEK++zJBQ0b9u
vnt673GIj5nK6dDsKM1FOtzLIDtFAMwt/LpQJLto860ojzXmf0rVIktCRG+Z3oMx0tTxB2bbdDfw
S2hKTy+1nDDz1Kj1SM7nZQWsxIMygcQtjNktFndrJlr/QZR3TRS/LTaPcEpHUnqmc4jINUZOnBg0
K6uyOHLDroBfVCJo8+leF5CdNPwEHV/xIaLFydDZebZxE5OWrqf813DnQ7L6tCaqEEw3UGsZFvIM
WSffZQP+CA/wOvquR3FSErF3/TVhIOpmZ1vwq83kxt16luiWDYjuwF6QFkXdDJdMdaRVI3NDor1R
59jkZBFljUjQsGJEUDItvEgXG2JNvmGb++ACdp+suMGA+Abg4s8AhLAoz4Ia17HNzgYRizurHGL0
FjN3FrZMg9bqhFfHhYJnvDd9LD/cDuRwUaXbQDUw2Y/JXbeHnUKN8g47KLIvP4UxT6DHSqifJKZe
qJh0nGpVEhlTFOpcq3wUzrbgYOykGNhe+36z6s4zHwJHj+nqgoPLRVlYKGBG9Xz04LCEGGPC17bG
9MJK241hR6wkuhN502pi83E+Csxy+uRFccEFcZ3U2uIGkrVtJx1bLyTHpT4Z+r8+M859sDCyHgeM
QPZa6DzLgpLviKozroVvHgVbfQ7CUSmi/B3aS61RBodeBZDW67JIo3lMu5/SCFNYqLxR3RoNiHYi
qmGI7PbHb8oVcDUklo1wOoYjSnfNZE2QN8+MA+UYzT521PF+agS+9i3yi9IE2QeMk+CXjbQQakyQ
3AAUaZRy/M0f48UHMkiPCoItBATSBqJoaUEBpr1tgID7jWOQWon1JuZrlv97jLMRdockGQ4SCyzD
rEGuppg3OVuSdQQ5gjPx37DH0XYJB9BHPq4A6HHxDfSrNGXDmUY7n5dxfq1VpM4XlillkzKUEmew
X60avFKwJq5NZShrMEYugTr7FHbPcuqtFYYyb/1rwGJzMHFBAGpfEZSQ0M9db0M5R3MyXsh8wt/E
GJ5s6Y+PyxqssFI5/6olBMuoDAhDPVaRI/QVoQD62x/UmcPmPTSWp3XMDODwGJ34luDVVjNVpnHC
RWbIDBYlkak/aNqOjzJ8qLfdJhDqvFw+MEJcESz0z4JcGv3+E+ZdIw8h24/mz7OHg0W02aWZTX+A
X11SdNTmC51D3Q2r4x0Tz3NzzMqEYLcYKA6tGL0HccY/tb7KjWrb+6iQM4mEDzCM3GTtHK4hNduq
HEoSJfulaTRYm6pVaKy/i4IMrIsuneexefV9lCGGSgsY7vLVTblSPu/3WsyKuKghBDJuXvzZ4xiP
UW1//y61K4HjQnDfhSNh2SvP+leURWD5sZ+Jxgmc11/5GbrqoY2OZw6nVqs6J6gzMtExP8RwQl3e
hn/9/8g0TJ5m1FrITahwRnQSzpwB+lnmFdxLOPgNBQXG1XTmlUXLlq3TqPpzaKgwtE+i/Yb0BRAi
8VhwPDy/ff3Yb5kPylX0Rz4EQyx4WFqln4dJs4FehrabJkrj0s8E53us0XID+PZSVQuJroclkW/+
P12Mimk+PH7P3gXJyPPWZDp4XimWR5sK39pgs5RuIIOoFGRfGFO9TyJNLLazAPDvGzLc4uZRJaG9
76qR8/rX+kI62ntKJaa1+qjCaNUS29AqYGjZPLpLIlOOu6t+AOaQIXq/BVcQmtumgzysbKP8XG/4
jGHlcPfzE5bu7+FBFiZfh+SHe71+NTjHJt4clrQ7ayM7YQk2rFXC19weuOSFzRf2Wqrm9ysfVFoz
uCEMy9JTyZiu/hNJywqC/V2S2E62U+HJezB6jRumppACOUlCS83oTeG959jdIJWOzTXjm6Wrlx52
7CuNhjzT9vyAeKyYPqBa6OhcDC0SN4ofSkbc/aaIXhroyeWSps5j+zm9OAkLvSmOeRCqXQo+oLEz
29NX3IZMHWefCBX8uxiv/SWFa+IHSJfY9mA9nrJUdiCeqCWMPYK1NlTKag0N3r1EN/6PLRHjFcal
8xVc9ALn8tsvY7s1TEWlu8axH/jwsVotuySxwzfres3OCoTzDPd8m8GZVIVztpjLQYqm97hENi9C
19rtH9lW69bKPwVW7wp0coifH7/fSmIqAaUC1kQ0XMJwTZQN4b84O1MhPrgq7u1yOldst8Yfv/oG
5HQziIfvoM6iOorJlHH8vn4qF0/dcHHGW1GJ0YcAe0hJ4WkTRxLuzJ2h4I0zVEj3WZph+jaahm1Y
h34Egaw1sxp889Onp9VJGLaeyeDDBZhQc7+sEZEmyy45SN8uVx/3W9SZ9EYfb0tYcnR1F/F7QnRq
vPkjSxm4h6ashZAYrpKGmz56GM5j8DGhJNV+ZOdBAgL/h6xB6sSNZF/PhMyTBuO0bXjhwj9Erza5
wlOJJDXkbPmzj4q7RVbST0WdlLeg8HuuHWU19aIT3SNtS+X+6vDvQ40L8xIvnC6aR+VkmYXgWUHo
18NGn/r+f8SaWMG3OKxNhzVaGnLRLalDbP/z1Bal7ZIzRoI/YGEe+k5HfOmw/saDEMi5bStpXpW0
+OVyu38ag4Wl0WYcQztquf2JtZayOTdsIDonou5luwUgvBupK2FJVuNpU1OG/y2niW5iTyoa1Ank
3IkxCYbpdPJXKDFswgwayuNBSdmKAxqN3KIeolF1Z8x+QapgiE2akWOK9duV6Iu1As2xWA6b89lt
hE8XIzr7LnYQOu1PlSfaP4fQpx9iJwoWp2uQf/1wRz8dmVS8JIEp+blsPg12HXE0DlqHtqbMF/Xc
RqQRuQUKLynO6t50ppq9/knK2A6I99C9EpT1xcNZMK2weoaq99L4Mb1lWDDJ1pQDsEcWtGdXt/dY
ivMn32pUI+ahdVNY5Yq7mOPdkRdr5/ZOkh9SEmZEKKBoGMb9ArknB12Dsq/llG1QGtwK3Mqk9Abs
F7uQM1z7x+n671y6le0iU5EKHS7htQB1WD4kzA9FH82meAB5FTAfjojCJ5zh/zcKWWiwQWmOPCmr
P1ex0Zv2iL2RzHHIwgyynL7hdRguW3SncdNaGtCmaHDax0dt8aFQyRYVVP+vT4OLUveIsgQw42A8
2FeIz8QKzfflWoIckCgV1FE3lmnh6t1Rt/y4uk2LHks96/i6qJldp3ArgKPi2t3ziR1VDIsTxoN0
9UR1hBX55sx49zz+P7O+yYJPz50yrBEgGIJUQEVeeeImDUxYWv+qW3hJqObjrbE5Na3MXB7oJ2zd
Cc1q6dKiLhPuZGFLOSafxZ/4ywO7dfT9OWjrmOxuP7dGpEaobsHJSY7Nnjj7utso3ruPNUPYRY6d
RMwLcFH828nLEj5NplqnvMNUepYDB+xXBGuNKi7RlMD84ULdHuoAQLobJJJBf7w1PnbRCpf4OT1u
I12gdu9Xw2dKJQroVTM/pRmQKuz/oC3y8YhdgG0u0N14xr1zBKv93Ug5LSKkuMsJ9fqEoUFyM0Ym
G3O+EFuPIssRyVmW4HRpSoRo1otUv7HniPgJc5m56YImS0sIzh9Z2v0IBxY4CS8hRvlitOY/uhzu
6nR0U+aRFcTg0jHWg9ippKtvnRzCzhPyepfp6mUgNeLpM/pw9vfEs4E36j/+ZCHujqWP+y8myK4c
Oa0dCqGX+vc/5TyENRomrLBFYhtefCV+dVeuvldIwOnuZ3X1/ysWfIttoS5yf/L+SmRwNCYmNgty
icJvnUWouq+DflXH3LtO1Zg0sxrT+CdDaYJlDApxoWOAvXKeefnjLcSMg2eEsN75iWQj90SKbkiP
WQTry5jp4TqDqVcXk3OMix+70M+R+jPwrdRzbNJ5EALpKoDaBNEbew46CFwDg9VA6su1jYVnhGNU
+HLZIbZowKLtceyvQPq4VpZPah5HyfaDNMdxrwO4cgU9lmFSYP7kcFE4G1ZaICfNm5f2NYkU1DbV
SrIwNiyG1gOXr7LyR/ncGcOwd3jI9EGVWoQhXRBzNGvXQprcZtKl4ydjuWVvFV/HCIJQKYpb0fyS
J7bKLI5l8wxI41hQDidYIN5ynBipBwiVaztbn+/P65zOtlCBz9/5M1/W9jaV5XkmkSSh6p31etb7
rTL5VxO/l2+srRnCEMkjKQhTncsgEoA9mB3TPssCB1QdtGpKa0XEsaEKmYBUL2e2zLWoSmP8yxR9
2sShoZC2eOEJEAChARwRF4clprrHPPaD0UG+E74agg/90nLwxAvNG1ONZjIjni610VurhxbtAQJQ
bymM4w4IVkfGkkbFqO2FidcBjXgMoNFlpjWY8j5TbSnoul0xWnnOL8ujlNemTDMhjN6FZPxDLRoL
F4UQJ+TTS9e0RYIRLDaZwj1taf4HsGWYa75vKEHLXwarysi8ZOxclJMTiZZaNuF9365jGSNg4Wx+
ifLFyqmq3e/cbGzkNwFItl+YUJ/TEb+kniKjeYvRSps/TYfujsTOCYaCrmbkAdEXJMrokbAVlZcJ
pXO32AXFsBu6q7o+XdX9Zb8FZogJ9DojWFF1dJwxu5taGZp9JFcerk3xLT021XbC9UKKS5UCzQgK
NwirseeCsp31iI3Qa13yQWyZq7LeL1ClGCNVp/Nw1n6hSJAuQkTWat87ytbqilsyiKdkwdSXhBmS
43Q4cjEmvgFSwc+X7G2dB+MoK5oYSgk+lPPN/HJxgIxdAHIz+VIsdxHBy2P0UjhhfShJ/wGx1Tb5
1g34PCW4d9SSVt+xbrw4VumtqeN7q1mDDtLs7QXwzfJBdGtWMr+NGRrZ+zr9n5c9QuK8i76M4Cw9
d7CjMWu1ABadd0jRq9HLwb9w/rkh5qBd8vxGa9ooRzNkvvEB8gcNS+WhW10U6mCMF3nPERyn2rv8
kMrbofPdbItibm52Et2JjgVQQdVnROtdSyUy1/aH/bKtJ6gvH3vd5U47RfWSqYDDuNhFl3VwDQL5
a4/MY0DP0wj8HE5mSA0tpslT5jq6of+LcV8q333+n4wRMh9hLoSDwlemQrTMvKlKFmQ0JTx3arqj
s6CDt0xp2SOMk7t7oL4l+25foR+GqI4Cyqz3TGarY+uzr7t7wDbMiwnBNIwQKXFsVTJfRTVKYPgu
50ANVGHqPXzZo0PBkF0WVs+hKJ2Hdnc7xt/WXpA4T/FBQcEZIz/t/b2GSOohOfqG+0gy3G0BFCzl
cJbLBnkbJlH7KgP402iIr34p+GJdilq3P92xYD8e8idxiah5GRZqhKBd5dGPNlwuNopROcUj0mp0
tdx7iW1RErVdKXZSPGXl3Cayi7JT4bLczo+Dtebsa9Uuo4LubsYlr5KAM1p6UchYHdtdJghTZ7qj
yVyImHm0pcOKT9kayD8o18O5QH3aQTN47f19iUROeRgGqFSIA46mckyc/nFyXYOk15paOchSP9UI
I+pVfv7dcJ1pcQBluOCsexjmWRU9aHSkKqZRuwmW3xFQRyU7q1dUhBtOHvzLSHEO+Umj7ZvlCFWi
ayTEG+lZQ3UAXeVe5XwtEvkQmzYhq9TntD19mLRhHXDWiBP7NxAISVpvY8qCuu5KiU/WWsyv44WD
hg3e7Up7JItnCI5lhCaOmnnQSQIrDQqbj6+xw7Tw5bpAP86Uu7VWaEp9iABziGrc+bs1WuWRBMMa
1zr3nt36B+4s+czTVELxNAldDZH9S+7g3RlWX+Wb4DFblZMtHQAM1cv91Gb+qGeuFRyFZ5FiTKXu
W5gEWOOpLiV0ZkjXT3kNoRTgpnsBwUyzvEVDbS+FMWpBUDy7dJllRAtvdq00QYcytH+odPUlqQBX
laH71D3jGl9KBlb3wxleQQ8hP08Yl6hqedMwiN2Xx728qkcuC1sUZkl6ecOFqQKSN4fMdOccAZSs
9v1S2NRsE7wFXIlWMv7pkSBXKmt3T3Z68UqHi+Oj0QJ3klzo4zEEI7z8p+rHJkorkaB5DRfy44PO
2m8TAHOGI1i3tvwUeyc4Y3bE3aaLQLy5mKaRFm63PFgX47X2DXj2iuebquHaIf29sedET3t5DB9g
IY6qSMX75sflM0BzTIdkS3RotsC4wve3ZBni5keAeiw7Y3oezQgV/L6K6JSoYNX2Km/syIrg5oz2
f9xJBlRIxMWCbXMJLZx/IjSeqO/C4iM5zrZDY74F13IdmBWdd0hN3EP3+frCdenvJt/YMoqaVQPZ
yeyDIB153bQSN3xt1i/KSEZilVgvFkuEMbPKKsni94g4SxfZoB1IHA0OYQxb1C6uQ6V/iXmU71VO
iQUJyJYTirMB1azzpsCDuk9oSWJZ9TE619RKGVYFHJ1F5/MOKVPwhgG4NFcVYrPJWpoItumqdn5R
ribg04grH62ymedm+7BEBuuFBV0pVMqNt26bZ00uXOZsnmhq20GnlMRae8288fmI1MD9f9T6GRRq
JGPXTNF8e+yu34UpHSfSfzAWSKWWis2XzdXc36OAeW4Mk/TEEXAXxgOksof+I+VToHwNf8LIxBzH
o9u8APvTMbjArvY5vTco22gH+Jk+8LmmANuzxS4Jlk6nlyDEoZ7A2edfvBeid84J5f9eRcMkXZel
rYcgaQ7btdBOh3povd+eUaubYJfJDYRcq/nuMVfKO0RiDF2I0OGSywgGcuyvu7MuUKQbujEBcTMH
J7RrsAld6SG/CLUAQzGTWXzb2XZdhBMKVDydF3CbXD2f993ocS7PyiEqbUkFcHsFKoEY2ThNpYzm
bJXEM9d1fcundp8KHGuU6L79Xrl5nm4a9olKiiPIv85KgJl2ET5i1jRfl4dEQqvhjGVvepLmlzTz
IdmLBGmiqS903yATqyXfOdEVZkJtMKMKM77qXZxPIMUZ+iN0V+CzD4f/6za8a5ksZ4IPVmCzhchc
zndMI9pjdYCko4wn9RDKWI2BiTI1CH/0qgGEvpCvWrhUmLLUMs6GTiuuDvGxjptPSqcqyN86OhHm
fnLB8uhNfgAAgnwC7XcHaGEKzd2FdibRB3cMUbTF3RY5bwgpFYt6iGbU74OAsT45LA0B+RadlCwi
h2Vr7dTzqqDtTkFgYPFbucTXhK/fTnajC/Wxpva7iqJm3tu9lX1rD9vRBtIEM+Ylqj+bauToztbB
18zWvQ92Q5ZVUyYWlRcq9qU2L4dJm2Haq2epSULvdiRt4V0gwBtSv1xdO141PZ8H4rmuu5J7KWIQ
XG9tGdGGbPkrH8UN+m4egGPU0YcpNPd7uniAsTRt5BRCpA0VMp+1n5RjRYv7LHUv5pSO8DURRLC1
eq5SJgN7gPWLq4rkDLYsQ9Wv+6dtouTi157kqPZhIYIDov+Ar8o4LvtHg0XRMUbcPkHbD4elT8CG
ujJz5Ubg0D8aZ7Gspk5vzGFdEVNInEMMdF5+CzFLT3PDLoiefttTz3E+YukY+jS4QtGEs9KPcbNe
Fm1OvZuuBn9Gtydn9wfTqrjtLsFAS7Mibp7wL/U1imJQc66SESkqKTIO+1xSFaouCoafhXXD3B7N
/CgQmZjJZqn6W/Ms1NfEdiNAwPXvraDaYe8vw5nVu5JFU5+wAsYOuyCRfSecwQJUOMd3S/GDjpH8
+NEeFIN7WWzk+tJHRYQrqBkVbqTz+dAy+gs/CwH3vh64cREM8xXt1K7m0OgnuJAo+Dq1uRs7IGZP
P2BGt88LfF/otNcKooJrLMy5y0rHQEiLYUbJ+kbRJrhN5nYVQa+vDk3awpcY3Ch9hac7AKCtvG8n
rRXHODEVaQoGz8Zhsf99p2+0TVPC0NhrsxQvdScLISml3+9TqGsGqHs6+3cJh+IyGKDLHCivrke/
2pYnfw4hKyZfggAnRunJ2iTVMq3y8kXm7+9ny/xpJj6P/gErXltvLdtZva3lrQ77mhY0qI7uqW6O
PliK94jcnBTCYErb17OH2YNvP0dFOj2SZLD/YCwxCyy46sOiJf/OgqIrwjWetKa5XJhiLCQEetLy
CaOCjbi7XyUPy60U97Y0Po+lif833B7EHMvs1Q54wkIcZXf6H4ErOs6jCOAv0y/JV0IxR0CL6X4M
gsa9IZtDlCw7EiDdzpjUZ6mdx7/fZvTA63JGjloQoYHctutF97csQ4bsJ5ei6AE1E/fdT8eozqj5
74OdOssTHopKR4Oahqnt5ldFNOSj4oS6ySKLSPVTGHN+bQXFYMT6bUuw8NBvyb57GXkahFrWEP8j
GmHO+1cw1BaAZvgheGV5ozacb3jwO8arJC8U6QisTlu1ZgnP69d23ipt4N30d6min8oM3GFQikE0
qMfZLt1sfvzEa876Xb1jFHGq+FMWKsyC6JqrlDotQ5vE4AHzmBx8Mc0iEazdECYPLV13vGgdQjUG
n6HzUXm4FC8b1p1M4ZrM9fuYEnmp8MYUHqKhS3xJzGtciG8flQwltPWfgYN5Sn1kqWlK+0IqQdBO
/R40pChUuqcTrr0u1yWFPkxeZbeYY089lXxC+BTuF9GfDZWhBA9OlleqGGtGIce9vuyPoqJcmCKF
MODkQNdDHYrzBZimIN//xpAa6KZNWWvIUvp5g9/R58PUMvkSKGVw5IBPk4E8czItXRocI7BlXcZx
N/erYkcuSnjaCRzAng/GdbqCW+VBBtzCxHFk0/I4ywlpsoFtDkjFjtYEDj32wrsR65roFlnqo6lX
9WwMxWnFBnczwMAwow5CMOZw449wYKIANPm2DOaO6ZinXX6O/ZYDMn7eEbeFoYs3eK/Z/R+UcLcB
UczhDS9CBBWOiv4XaLvfwekkoWpubI8mSbzqGjTg6QugSbZO4Of12w8RpoWXQLdjbI5uLmWgl35C
qiuZf9G3Rl3VpagmNEd9RKt5813ypANH6kqfAjcncqwdXlPW7aAWO8Ez/ErKGpG2qEMzOB7YQrrq
WrElTUD9OdBbWoG4c4ki7rubIZ+JkavAFKX4Z0yLni6hbYqvLRz0QtR01v8UkclNRVJYVlvcpRJf
j+XjHigLGvAgtRcMVqn843MBBmjlKoi2fJ79PYU+8OKU8wfUPPTXuq6H6IN3tYhRWAD70Rt/V6Qq
QBBW158SpSWbmAMfI6PujuNMdzEzk6UD+sXwS1tlVw4DcP4mf+HswQtOhQ1ukHojMdWSXl2SV2gd
/LoFWUhQcxRFHBhhWOfAvJ72qMpieQ6FRSSueY/pzjb9pn14GkNoPOe0KW6JEB0dCUL9U+l42Tm6
RN9kEvR72d16TEJoQa5jLpie3DaRJxf6zV/Uke4iUJNeZvxOvt2ZxG6whSzSnymtuUHF3OvL/MjG
lkOP0Na54T26QxGKdklW7NFIXx8znHOtWSRyPF4l59gKOQNi/k3iZTO3QXtS2oY1kTQLFWHHSaav
5DJtPSIJ0jELxvTjdQ6kt+gl2HPfLeJvpZYrctiGy2lQMwAKglIn+ACgLPMtibePDf2Nyj4q2Aib
sHYgCAzfstRQvhHq+O018P1dHwePrpPAfH49uSvr81geumob/rIoyW7kpVaRn8aPOuhrLcaLt3C0
ozlB5cEAZrLJaKt0D0ew+TZLqO/KlolEsRe5bZMXgkt6p2gQtN6Yk0d1AyfRr5vfYy7H9Z5JhKGE
EPR3SyoPF0gSYPR5SzJ7FeNioaFNBG2CwUUGMqGDUe+XqxSPp2bx2JHGV6PHsF0RWMscPiJUT0Ur
7am1gFMGWBGFN4UUcDsVh4JdOd+r2djHxX3g7jIyRv9GObb8PxX5Hmc+sLF3yWq2fU4l5gYX+6Ok
L3DZDnc61pERuMovZSLk5UVRiInPUtK5StHbPHhxJKkmlltcM7xVaecRA/ugvt/CJWnpsfTOdgwc
v+FfvIVmBuuF2noxt/be86qz6PbDUeRIK7b9ymO5czEF+VPXe2QWfTh9Dgn8kNdmCJ25uCXqY+AD
og+/pPKuRwU9Lj/G2CE9ZhF+ca4LGTPS99wh/omhV43r9PKrB8VXFJpSZgtRUah+J+rrb4BOjDcI
DBEKn/OQScwM9qfzG20gw8j7Xf3Lp3wW5uHUC2DQvBvRCp2Qq9ExvJZgZH/YQHvYaELXA8cdpAnZ
RuSLqSqtEUYj29EC54ZLA+9gGBIk55ft0S8RtNyv1TKjzYVqSFwwJ3Lz2/P1NzBimBA4vks11Un0
YNr5+78nytf/V651SDfw36vi4ALyKNGe44rUOU3J2DqRRN4Gdmvc4fSMsXgXK/17+fV2myhIyKif
LI3bs+OycmIZKcvFLMSos1kyc2E5Zlz3V50dUP6w5FHhBTXak8U6z+ekyou5mfK6gDp4/FQeB0Ck
D5yDZMZjxTBNjlda1FVULjA/WzSXAJHMOOsqZeXm01CRvFY2CNuoDMHSmvFUNzzVji7a1jJUsFBs
E+M8SOkxQVMvbcR7Vv98Tj6BBYEXKyQyDFC+eeIuMOeC25cMIoojYT5DXU/axDSdu9bCAFo3zSfD
ZBtyCfTOAyyncCHmp9bXrg/1CC0Nh0yA/ce9yavOdTAauLUMXFaIgkzGVhRfF2Qu1RT9HgWLD/qy
I2efzrLFa0XBZMcbDydeBknUxGvyrXvEuY9oCVCrQUkQZy+uHRRUHuDBvL7OoV0MKz6SntAiQ2ml
QXt8jcmavk6sDt8msx18ktWmVcI2tYdKFB7nWpwLvf+bZVQ9P+Le8mM1D4gvJ3/41T/WwiQX25xc
kr9xqyYoA1jWhqwWNULRVPOb85M4RUVW2lPbNZH6Azsga2NFo4wN5plP1uWQeipdBE6ULTkvhRGR
SuQwZLsHN2yXWjOYGAcBtJMmPNTv3HFww0qopMGHX8la77Y53g8ndIerhAiAQAQluAI0RkfoyWdp
gUZpZ32UDwHmPZQd4Ti9B0UG0jqP2CXwW2brufiTxlRzcahsIj9xt4ttDzLvbz5lf3qT+fTHS+8Z
G1Djz/xfiGF7hvPosVXaqaL2tx7WaiLYG50XtXyD7oWJ3ziU/SmfGBMYBY2Cq8qGGQOmeaWFOY8U
c7RxTlA6Lal9HKGzXE3szZkNe+xrVPmpBJAhhyRVpzIFjmbFSTa7iuHPAmXj/N/gcemUbeCKDVee
LOdoi9p73vqRIDCiu+iYtvXYe9/PiPGwtFWkrAZwPUCPw73K0l3K2Bagj7AkClwAmezmcNuBzUhI
JBPreM9Y2Yxj9PW6yt/EftyjnZfu0HEU2tyBXTihVZz6+haiY/szuV7bVr5hLp8DZ45Ib5/zKRJ1
rgt2KmNpIfd3aTbGRAVYeNHErcAKciYYa0x/NnbKQ3Vo69FkVCJIxPdhoVP+m4IFUHig4q0BFfbq
yyW1tNdEZZ7Sz+RNazmg5qUQ9HaAGguGNVg7fyDfDXOlCH5fblnwtPe3GK0nZ49Yd7TdcQgZ0lIN
ELwESEfabeJNrdW+O631U9WVE7AwCU7ICBxOl93EFs4TD7lHIu4/1WwA8Tl4E2ZZ+Iuo0Ag8TVsJ
M2G3gwKZ1GSe1mXirWuue/UEuAxlZ7pKdCWLv8c3ZkIdrg+ttHYBCwwY9qL2exFB9tp6nl6AMh9h
y6onD9w+OYbKSbn+P11u1OWEwI7B4Jom/ceGZSn+wK0EJhzxrRRDknKV2FfXPKGF8dh7cRGBiSGA
Kv3afmgcYm2ysrXgVbbIXInH9xc2awbOEf1tl9LJpTrZW5j7BKehOc6TFnP1lF9cQOeK5SuVFCaG
0qARq2J1BsgkR5l2S7udcJTU3hjqQqeAsirjA1oSDMlHUfCAUzSEeFZXwcRUJAhvLgDNTbd5+rpw
6TB7waEV2yDQ6KxdhCSpyk20z/wKf3MD06P56PZSFlQEfoGA9wqPTbWIS6W+rtFYAd6fyl8W97QQ
j8dTTMMLbrsWuHD0xLqsi7/F9aZePT69Shwq0givatA+jYwV1RPl+r1mx7LizQ1ZyJMM+S0T8sF0
7UWgwLIPC6asduN/wGjCRe9ms+gQNqasj5Fui3PJsKgMOXsUc4qQ71+NIFolteRtHfDXH4JJMQbC
ASdprvCG+p2KIrWGqp51aA9PdE/vMmHO5d8ZnYfMhRn9ahah4cCnq5l3pbBcviZhSxX6iik+onvk
U7SkRNKFj1Dkr45V9q2b8udJ+kX40pgIn0KRGqVeFcjibEywpDmyUqhfx0QLLhFMO9iuqCcYtMXy
Imdyuf4FwK8odDxV5OBBExKz5KM4pJ1lDebBdXN5oVmo4Pf8FY/oSpTEN0zJO7aFYm+ODppBsxjG
3IL+N0NLld1XsD5lnaocvvQ+hDjOug/7fpxfBS3Iaa/M6qF5woXw2srbWO2JahMhOgkHn+CxehxP
9VxW/WDMfd1oJfTV2IlVei1vpsE0fSHT5D4ZiLuuYTLkO9I771tqoFYdUpNTTJcaNTD7w7lOFz7t
RopKYFzGkW0Vr10++KtHR4xZB1jkEitv9aLI8Md4mrRsdjR3I5bL9Ol3Jr1OpxYAnixn1aX0TGem
e8lASCfMQD/APm+1vJqBhfo4fob6dxoH5qepxZpzCd6DlzfIRu/u1re1G8roVw4xC4DH3dO4oY9f
zdIOeJM04d0zcNJw82PfxhVjtGMK8zsgxRRfMxu5wM+u89llSAiJSIUJKyqkgQpIDq8CsczJ9vET
3EW3uDH2vcqoNtH8/4dkR43Jxwwtx6ZfaLpmNaTSj+U2nfR4PmRFAxZDmRcpuw1y9r9+vkaNSGh+
A2BbITBjJ//YCQsI5vm/smR+bLa/2wwSdfguUAreU9ufGUmiJb0ANdZ2EvYWzntc8b8p5Mdns94z
IZno2cuk5CweFr5VVU+aeu6Uat8ne6Q8oJYIGnr3VK/Mblzyrr+4HM0Je2RkrB7ARx43dWsoKflp
967Q2z8K5k2E/sd/h78DZQd/NWDQRR1p/wCd6f/TqNGecFmG6BxSK3JWcNqHQy8Ra4Hf9l76Hhpk
2igTA2RPbqb9tgzL7ZD4iE99AMXdoaCR31U++vWSYReUkH0ifmnx9Oask0qzLwqilAriaJVFHXim
FXWREIOWtaQTN/3MHb40MWvIJj3NoIef8rPrcDQIjJ29YRkM2SsjTdduMr9QtpHSiGc1GD2C//CP
It4wxmNs4pSE2gopQ6Ud5caXAK57gpJOJ23tnNm602WVNuKAXg8m0QXM5n0OzFVXDWVHDlcOIpqs
k+F3MH+akNz/ru5O4BH6/80NdPVGitUwqe7VF2ZSjyFMpEKURmHXR2s0WeTZhpjRwWYsPzCHV4Ba
bVhpeL7lpR6VJ+KbmYnHjuTu29wV0hMc/reEuYBoDxxyk+nrP+VA6Fd66fjeiEu59QPGLSGUBW0Z
eecNoKLoyabM/lta4wmbCfi6HPjRUj2ODF8X7cdTQpJaeCnnWON9o9NMnPQJK5Qs7DUScClaShl5
hSEldWqa0VENawJtFVLebCmCggRr0yerNSjyNJVUac7T0KeaMvRtutiipVN21UwLV+x8MwMwu+Pv
gVR2KHpZGa3iBgxG8GPC3s9rcbnH/0XjzJbmNds8WmiWWv/sC/VteG+wneRHKIwm5E3WEiC9ns3Q
KwIYiP7nfDUsZ0Z0ND/s+YjpH4S+4z/l0CD56LqVcSeRdRA8R1h6DWvsRV2aTQwJI1RQi8Zp7xVY
UMWGngScimoBtTQ6gltEwfej209ffmroitse5ACH5jBUHC0WAjn0fyFfSPkaTLPrK4YojqDvvnqN
0uyIM8tTM4jAkekmjkCPN2ZjNUOOcTGFOC0=
`pragma protect end_protected
module DVI_TX_Top (
  w_video_clk,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input w_video_clk;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_ram (
  w_video_clk,
  n36_6,
  ff_coeff1_0_5,
  w_dram_write,
  w_dram_valid,
  slot_reset_n_d,
  w_dram_wdata_Z,
  w_dram_address_Z,
  w_dram_rdata_en,
  w_dram_rdata
)
;
input w_video_clk;
input n36_6;
input ff_coeff1_0_5;
input w_dram_write;
input w_dram_valid;
input slot_reset_n_d;
input [7:0] w_dram_wdata_Z;
input [13:0] w_dram_address_Z;
output w_dram_rdata_en;
output [7:0] w_dram_rdata;
wire n8_3;
wire n46_3;
wire ff_rdata_0_46;
wire ff_rdata_en;
wire ff_rdata2_en;
wire ff_rdata_0_39;
wire [7:0] ff_rdata;
wire [7:0] ff_rdata_b;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire VCC;
wire GND;
  LUT2 n8_s0 (
    .F(n8_3),
    .I0(w_dram_write),
    .I1(w_dram_valid) 
);
defparam n8_s0.INIT=4'h4;
  LUT2 n46_s0 (
    .F(n46_3),
    .I0(w_dram_valid),
    .I1(w_dram_write) 
);
defparam n46_s0.INIT=4'h8;
  LUT2 ff_rdata_7_s10 (
    .F(ff_rdata[7]),
    .I0(ff_rdata_0_39),
    .I1(ff_rdata_b[7]) 
);
defparam ff_rdata_7_s10.INIT=4'h4;
  LUT2 ff_rdata_6_s10 (
    .F(ff_rdata[6]),
    .I0(ff_rdata_0_39),
    .I1(ff_rdata_b[6]) 
);
defparam ff_rdata_6_s10.INIT=4'h4;
  LUT2 ff_rdata_5_s10 (
    .F(ff_rdata[5]),
    .I0(ff_rdata_0_39),
    .I1(ff_rdata_b[5]) 
);
defparam ff_rdata_5_s10.INIT=4'h4;
  LUT2 ff_rdata_4_s10 (
    .F(ff_rdata[4]),
    .I0(ff_rdata_0_39),
    .I1(ff_rdata_b[4]) 
);
defparam ff_rdata_4_s10.INIT=4'h4;
  LUT2 ff_rdata_3_s10 (
    .F(ff_rdata[3]),
    .I0(ff_rdata_0_39),
    .I1(ff_rdata_b[3]) 
);
defparam ff_rdata_3_s10.INIT=4'h4;
  LUT2 ff_rdata_2_s10 (
    .F(ff_rdata[2]),
    .I0(ff_rdata_0_39),
    .I1(ff_rdata_b[2]) 
);
defparam ff_rdata_2_s10.INIT=4'h4;
  LUT2 ff_rdata_1_s10 (
    .F(ff_rdata[1]),
    .I0(ff_rdata_0_39),
    .I1(ff_rdata_b[1]) 
);
defparam ff_rdata_1_s10.INIT=4'h4;
  LUT2 ff_rdata_0_s32 (
    .F(ff_rdata[0]),
    .I0(ff_rdata_0_39),
    .I1(ff_rdata_b[0]) 
);
defparam ff_rdata_0_s32.INIT=4'h4;
  LUT3 ff_rdata_0_s33 (
    .F(ff_rdata_0_46),
    .I0(slot_reset_n_d),
    .I1(w_dram_write),
    .I2(w_dram_valid) 
);
defparam ff_rdata_0_s33.INIT=8'hDF;
  DFFR ff_rdata_en_s0 (
    .Q(ff_rdata_en),
    .D(n8_3),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFF ff_rdata2_en_s0 (
    .Q(ff_rdata2_en),
    .D(ff_rdata_en),
    .CLK(w_video_clk) 
);
  DFF ff_rdata3_en_s0 (
    .Q(w_dram_rdata_en),
    .D(ff_rdata2_en),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_0_s29 (
    .Q(ff_rdata_0_39),
    .D(ff_rdata_0_46),
    .CLK(w_video_clk) 
);
  SP ff_ram_ff_ram_0_0_s (
    .DO({DO[31:1],ff_rdata_b[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[0]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_0_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_0_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_0_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_1_s (
    .DO({DO_0[31:1],ff_rdata_b[1]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[1]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_1_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_1_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_1_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_1_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_1_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_2_s (
    .DO({DO_1[31:1],ff_rdata_b[2]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[2]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_2_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_2_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_2_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_2_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_2_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_3_s (
    .DO({DO_2[31:1],ff_rdata_b[3]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[3]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_3_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_3_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_3_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_3_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_3_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_4_s (
    .DO({DO_3[31:1],ff_rdata_b[4]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[4]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_4_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_4_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_4_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_4_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_4_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_5_s (
    .DO({DO_4[31:1],ff_rdata_b[5]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[5]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_5_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_5_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_5_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_5_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_5_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_6_s (
    .DO({DO_5[31:1],ff_rdata_b[6]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[6]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_6_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_6_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_6_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_6_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_6_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_7_s (
    .DO({DO_6[31:1],ff_rdata_b[7]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[7]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_7_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_7_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_7_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_7_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_7_s.WRITE_MODE=2'b10;
  RAM16S4 ff_rdata2_0_s4 (
    .DO(w_dram_rdata[3:0]),
    .DI(ff_rdata[3:0]),
    .AD({GND,GND,GND,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_rdata2_0_s6 (
    .DO(w_dram_rdata[7:4]),
    .DI(ff_rdata[7:4]),
    .AD({GND,GND,GND,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire clk215m;
wire pll_lock;
wire w_video_clk;
wire w_bus_valid;
wire w_iorq_rd;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d_4;
wire w_bus_gpio_rdata_en;
wire w_led_wr;
wire ws2812_led_d;
wire w_dram_write;
wire w_dram_valid;
wire w_vdp_enable;
wire p_vdp_r_5_4;
wire w_bus_vdp_rdata_en;
wire w_video_hs;
wire w_video_de;
wire w_video_vs;
wire ff_coeff1_0_5;
wire n36_6;
wire w_dram_rdata_en;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [7:0] w_bus_rdata;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_led_red;
wire [7:0] w_led_green;
wire [7:0] w_led_blue;
wire [7:0] w_bus_gpio_rdata;
wire [13:0] w_dram_address_Z;
wire [7:0] w_dram_wdata_Z;
wire [10:1] w_vdp_hcounter;
wire [1:0] w_vdp_vcounter;
wire [5:0] w_video_r_vdp;
wire [5:0] w_video_g_vdp;
wire [5:0] w_video_b_vdp;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [7:0] w_dram_rdata;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(GND) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d_4) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  TBUF O_sdram_clk_s0 (
    .O(O_sdram_clk),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_cke_s0 (
    .O(O_sdram_cke),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_cs_n_s0 (
    .O(O_sdram_cs_n),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_ras_n_s0 (
    .O(O_sdram_ras_n),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_cas_n_s0 (
    .O(O_sdram_cas_n),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_wen_n_s0 (
    .O(O_sdram_wen_n),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_addr_10_s0 (
    .O(O_sdram_addr[0]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_addr_10_s1 (
    .O(O_sdram_addr[1]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_addr_10_s2 (
    .O(O_sdram_addr[2]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_addr_10_s3 (
    .O(O_sdram_addr[3]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_addr_10_s4 (
    .O(O_sdram_addr[4]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_addr_10_s5 (
    .O(O_sdram_addr[5]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_addr_10_s6 (
    .O(O_sdram_addr[6]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_addr_10_s7 (
    .O(O_sdram_addr[7]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_addr_10_s8 (
    .O(O_sdram_addr[8]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_addr_10_s9 (
    .O(O_sdram_addr[9]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_addr_10_s10 (
    .O(O_sdram_addr[10]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_ba_1_s0 (
    .O(O_sdram_ba[0]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_ba_1_s1 (
    .O(O_sdram_ba[1]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_dqm_3_s0 (
    .O(O_sdram_dqm[0]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_dqm_3_s1 (
    .O(O_sdram_dqm[1]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_dqm_3_s2 (
    .O(O_sdram_dqm[2]),
    .I(GND),
    .OEN(VCC) 
);
  TBUF O_sdram_dqm_3_s3 (
    .O(O_sdram_dqm[3]),
    .I(GND),
    .OEN(VCC) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(slot_a_d[3]),
    .I2(busdir_d_5),
    .I3(w_iorq_rd) 
);
defparam busdir_d_s.INIT=16'h1000;
  LUT3 w_bus_rdata_0_s3 (
    .F(w_bus_rdata[0]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[0]) 
);
defparam w_bus_rdata_0_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_1_s3 (
    .F(w_bus_rdata[1]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[1]) 
);
defparam w_bus_rdata_1_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_2_s3 (
    .F(w_bus_rdata[2]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[2]) 
);
defparam w_bus_rdata_2_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_3_s3 (
    .F(w_bus_rdata[3]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[3]) 
);
defparam w_bus_rdata_3_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_4_s3 (
    .F(w_bus_rdata[4]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[4]) 
);
defparam w_bus_rdata_4_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_5_s3 (
    .F(w_bus_rdata[5]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[5]) 
);
defparam w_bus_rdata_5_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_6_s3 (
    .F(w_bus_rdata[6]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[6]) 
);
defparam w_bus_rdata_6_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_7_s3 (
    .F(w_bus_rdata[7]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[7]) 
);
defparam w_bus_rdata_7_s3.INIT=8'hF1;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]),
    .I3(slot_a_d[4]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m),
    .pll_lock(pll_lock)
);
  Gowin_CLKDIV u_clkdiv (
    .clk215m(clk215m),
    .pll_lock(pll_lock),
    .w_video_clk(w_video_clk)
);
  msx_slot u_msx_slot (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_rdata(w_bus_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d_4(slot_data_dir_d_4),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  ip_gpio u_gpio (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .w_led_wr(w_led_wr),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .w_led_blue(w_led_blue[7:0]),
    .w_bus_gpio_rdata(w_bus_gpio_rdata[7:0])
);
  ip_ws2812_led u_fullcolor_led (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_led_wr(w_led_wr),
    .w_led_blue(w_led_blue[7:0]),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .ws2812_led_d(ws2812_led_d)
);
  vdp_inst u_v9958 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_dram_rdata_en(w_dram_rdata_en),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_dram_rdata(w_dram_rdata[7:0]),
    .w_bus_address_0(w_bus_address[0]),
    .w_bus_address_1(w_bus_address[1]),
    .w_bus_address_2(w_bus_address[2]),
    .w_bus_address_3(w_bus_address[3]),
    .w_bus_address_5(w_bus_address[5]),
    .w_bus_address_6(w_bus_address[6]),
    .w_bus_address_7(w_bus_address[7]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_dram_write(w_dram_write),
    .w_dram_valid(w_dram_valid),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_dram_address_Z(w_dram_address_Z[13:0]),
    .w_dram_wdata_Z(w_dram_wdata_Z[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  video_out u_video_out (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .ff_coeff1_0_5(ff_coeff1_0_5),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_ram u_vram (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .ff_coeff1_0_5(ff_coeff1_0_5),
    .w_dram_write(w_dram_write),
    .w_dram_valid(w_dram_valid),
    .slot_reset_n_d(slot_reset_n_d),
    .w_dram_wdata_Z(w_dram_wdata_Z[7:0]),
    .w_dram_address_Z(w_dram_address_Z[13:0]),
    .w_dram_rdata_en(w_dram_rdata_en),
    .w_dram_rdata(w_dram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
