<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<title>MOS PCell implementation – SKILL </title>
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" href="../assets/css/case-studies.css">
<style>
body { max-width:1000px; margin:auto; padding:2rem; }
ol { line-height:1.8; }
</style>
</head>
<body>


<h1>OPC / RET Technical Notes</h1>

<p>
  This page contains technical notes related to OPC (Optical Proximity Correction),
  RET (Resolution Enhancement Technology), and lithography process optimization.
</p>

<hr>

<h2>Lithography Simulation Software</h2>

<ul>
  <li>
    <strong>Overview</strong>
    <ul>
      <li>
        Lithography simulation software is used to model and predict photolithography
        processes in semiconductor manufacturing, including pattern printing,
        resolution limits, and process optimization.
      </li>
      <li>
        Common applications include OPC/RET optimization, mask verification,
        and design-for-manufacturability (DFM).
      </li>
    </ul>
  </li>

  <li>
    <strong>Common Tools</strong>
    <ul>
      <li><strong>Synopsys</strong>
        <ul>
          <li>Sentaurus Lithography – OPC, mask optimization, and process simulation</li>
          <li>Proteus – Full-chip lithography simulation and hotspot detection</li>
          <li>Dr.LiTHO – Photoresist and focus/DOF simulation</li>
        </ul>
      </li>
      <li><strong>ASML</strong>
        <ul>
          <li>Brion Lithography Simulation – Mask and scanner modeling</li>
          <li>TWINSCAN OPC Tools – Scanner-linked lithography simulation</li>
        </ul>
      </li>
      <li><strong>Siemens EDA (Mentor)</strong>
        <ul>
          <li>Calibre LFD – Lithography-friendly design verification</li>
          <li>Calibre OPC / Workbench – Mask verification and OPC simulation</li>
        </ul>
      </li>
      <li><strong>KLA / Applied Materials</strong>
        <ul>
          <li>PROLITH – Photoresist and optical imaging simulation</li>
          <li>LithoAnalyzer / CLiC – OPC and resist modeling</li>
        </ul>
      </li>
    </ul>
  </li>

  <li>
    <strong>Advantages of Sentaurus Lithography</strong>
    <ul>
      <li>Accurate optical and photoresist modeling for advanced nodes</li>
      <li>OPC and RET optimization with hotspot detection</li>
      <li>Supports full-chip and critical-layer simulations</li>
      <li>Automation via Python, Perl, or TCL scripting</li>
      <li>Compatible with EUV and ArF immersion lithography</li>
    </ul>
  </li>

  <li>
    <strong>Related Engineering Knowledge</strong>
    <ul>
      <li>
        <strong>Risk Analysis & FMEA</strong> – Identification of failure modes,
        impact assessment, and corrective actions to improve yield and reliability
      </li>
      <li>
        <strong>Micro-Lithography & Optical Imaging</strong> – Understanding of
        resolution, numerical aperture, diffraction, and depth of focus
      </li>
      <li>
        <strong>Process Trials & Reticle Characterization</strong> – Exposure/focus
        optimization and mask performance evaluation
      </li>
    </ul>
  </li>
</ul>

<hr>


<h2>Recommended Reading Order of OPC</h2>
<ol>
  <li><a href="../highlights/signoff_ownership.html">Sign-off Ownership Highlight</a></li>
  <li><a href="litho-simul.html">Lithography simulation software</a></li>
  <li><a href="Euv-Arf-litho.html">EUV vs ArF Immersion Lithography</a></li>
  <li><a href="../projects/eda/Manufacturing-oriented-Engineering.pdf" target="_blank" rel="noopener noreferrer">OPC Flows (PDF)</a></li>
</ol>

<hr>


<h2>Create OPC (Layer) Excellence</h2>
<ol>
  <li><a href="../advanced-node/opc-analysis.html">OPC Bottlenecks in FinFET Layout</a></li>
  <li><a href="../advanced-node/FinFETOnly.pdf" target="_blank" rel="noopener noreferrer">FinFET Stucture (PDF)</a></li>
</ol>

<p>
  <em>Last updated: February 2026</em>
</p>



<hr>
<p><strong>Author:</strong> test chips and electrical process control monitors (PCM)</p>
<p><a href="../projects/eda/index.html">↩ Go to EDA Portfolio</a></p>
<p><a href="https://junowedd.github.io/technotespark/">↩ Go to Home-Tech Notes Park</a></p>

</body>
</html>
