Line 231: [NrDcCePpPdcch] coreSetIdx %d, rrcCoresetId(%d), start_symbol_bitmap:0x%x, duration:0x%x, mask_offset:0x%x
Line 322: [NrDcCePpPdcch] coresetIdx %d, bundling_on = %d, prg_size = %d, bundling_offset = %d
Line 328: [NrDcCePpPdcch] coresetIdx %d nr_nbce_fdi_coreset_dmrs_ctrl.reg :0x%x nr_nbce_coreset_seq_gen_info 0x%x nr_nbce_fdi_coreset_dmrs_ctrl 0x%x
Line 382: [CCH CE] MonitorCSId(%d), power_meas_on(%d), cchStartPrb(%d), rb_num(%d), sBufIdx(%d), valid(%d), nr_nbce_cch_power_meas_info(0x%x)
Line 823: Skip[CC%d] TRS CE, rtg: %d, scs: %d, trs_skip_threshold %d
Line 842: [DVFS_CPU_LOG] [NR TimeInfo][TRS] CC:%d RTG:%d, TH1:%d, TH2:%d
Line 619: Skip CSIRS CE, rtg: %d, scs: %d, rtg_cc: %d csirs_skip_threshold %d
Line 628: Skip CSIRS CE, No Related Rpt
Line 640: [DVFS_CPU_LOG] [NR TimeInfo][CSIRS] CC:%d RTG:%d, TH1:%d, TH2:%d
Line 717: Skip CSIRS CE, rtg: %d, scs: %d, rtg_cc: %d csirs_skip_threshold %d
Line 728: [DVFS_CPU_LOG] [NR TimeInfo][CSIRS] CC:%d RTG:%d, TH1:%d, TH2:%d
