{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 14:56:30 2020 " "Info: Processing started: Thu Sep 17 14:56:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MKDS_1_0 -c MKDS_1_0 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MKDS_1_0 -c MKDS_1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "My_RAM_control_unit.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file My_RAM_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_control_unit " "Info: Found entity 1: ram_control_unit" {  } { { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 my_control_logic " "Info: Found entity 2: my_control_logic" {  } { { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 121 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 my_state_reg " "Info: Found entity 3: my_state_reg" {  } { { "My_RAM_control_unit.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 204 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_data_check.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file ram_data_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_data_check " "Info: Found entity 1: ram_data_check" {  } { { "ram_data_check.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/ram_data_check.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 my_ram_data_check " "Info: Found entity 2: my_ram_data_check" {  } { { "ram_data_check.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/ram_data_check.v" 133 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 my_ram_err_reg " "Info: Found entity 3: my_ram_err_reg" {  } { { "ram_data_check.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/ram_data_check.v" 197 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_adr_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_adr_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_adr_counter " "Info: Found entity 1: ram_adr_counter" {  } { { "ram_adr_counter.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/ram_adr_counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKDS_1_0.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MKDS_1_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MKDS_1_0 " "Info: Found entity 1: MKDS_1_0" {  } { { "MKDS_1_0.bdf" "" { Schematic "C:/Users/HFE-RM/Desktop/MKAS/MKDS_1_0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_trigger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file start_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_trigger " "Info: Found entity 1: start_trigger" {  } { { "start_trigger.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/start_trigger.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_data_gate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_data_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_data_gate " "Info: Found entity 1: ram_data_gate" {  } { { "ram_data_gate.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/ram_data_gate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MKDS_1_0 " "Info: Elaborating entity \"MKDS_1_0\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK start_trigger inst2 " "Warning: Port \"CLK\" of type start_trigger and instance \"inst2\" is missing source signal" {  } { { "MKDS_1_0.bdf" "" { Schematic "C:/Users/HFE-RM/Desktop/MKAS/MKDS_1_0.bdf" { { 192 448 544 288 "inst2" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_adr_counter ram_adr_counter:inst " "Info: Elaborating entity \"ram_adr_counter\" for hierarchy \"ram_adr_counter:inst\"" {  } { { "MKDS_1_0.bdf" "inst" { Schematic "C:/Users/HFE-RM/Desktop/MKAS/MKDS_1_0.bdf" { { 208 608 728 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ram_adr_counter.v(5) " "Warning (10230): Verilog HDL assignment warning at ram_adr_counter.v(5): truncated value with size 32 to match size of target (14)" {  } { { "ram_adr_counter.v" "" { Text "C:/Users/HFE-RM/Desktop/MKAS/ram_adr_counter.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_trigger start_trigger:inst2 " "Info: Elaborating entity \"start_trigger\" for hierarchy \"start_trigger:inst2\"" {  } { { "MKDS_1_0.bdf" "inst2" { Schematic "C:/Users/HFE-RM/Desktop/MKAS/MKDS_1_0.bdf" { { 192 448 544 288 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_control_unit ram_control_unit:inst8 " "Info: Elaborating entity \"ram_control_unit\" for hierarchy \"ram_control_unit:inst8\"" {  } { { "MKDS_1_0.bdf" "inst8" { Schematic "C:/Users/HFE-RM/Desktop/MKAS/MKDS_1_0.bdf" { { 344 96 248 472 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_control_logic ram_control_unit:inst8\|my_control_logic:control_logic " "Info: Elaborating entity \"my_control_logic\" for hierarchy \"ram_control_unit:inst8\|my_control_logic:control_logic\"" {  } { { "My_RAM_control_unit.v" "control_logic" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_state_reg ram_control_unit:inst8\|my_state_reg:state_reg " "Info: Elaborating entity \"my_state_reg\" for hierarchy \"ram_control_unit:inst8\|my_state_reg:state_reg\"" {  } { { "My_RAM_control_unit.v" "state_reg" { Text "C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_data_gate ram_data_gate:inst7 " "Info: Elaborating entity \"ram_data_gate\" for hierarchy \"ram_data_gate:inst7\"" {  } { { "MKDS_1_0.bdf" "inst7" { Schematic "C:/Users/HFE-RM/Desktop/MKAS/MKDS_1_0.bdf" { { 280 904 1040 376 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_data_check ram_data_check:inst1 " "Info: Elaborating entity \"ram_data_check\" for hierarchy \"ram_data_check:inst1\"" {  } { { "MKDS_1_0.bdf" "inst1" { Schematic "C:/Users/HFE-RM/Desktop/MKAS/MKDS_1_0.bdf" { { 408 848 1032 536 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ram_data_check ram_data_check:inst1\|my_ram_data_check:ram_data_check_1_4 " "Info: Elaborating entity \"my_ram_data_check\" for hierarchy \"ram_data_check:inst1\|my_ram_data_check:ram_data_check_1_4\"" {  } { { "ram_data_check.v" "ram_data_check_1_4" { Text "C:/Users/HFE-RM/Desktop/MKAS/ram_data_check.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ram_err_reg ram_data_check:inst1\|my_ram_err_reg:ram_err_reg " "Info: Elaborating entity \"my_ram_err_reg\" for hierarchy \"ram_data_check:inst1\|my_ram_err_reg:ram_err_reg\"" {  } { { "ram_data_check.v" "ram_err_reg" { Text "C:/Users/HFE-RM/Desktop/MKAS/ram_data_check.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "inst3 " "Error: Node \"inst3\" is missing source" {  } { { "MKDS_1_0.bdf" "inst3" { Schematic "C:/Users/HFE-RM/Desktop/MKAS/MKDS_1_0.bdf" { { 216 344 408 264 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Error: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 17 14:56:31 2020 " "Error: Processing ended: Thu Sep 17 14:56:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
