#ifndef __POWER_THERMAL_H
#define __POWER_THERMAL_H


#define IA32_CLOCK_MODULATION	0x19A
#define IA32_MISC_ENABLE	0x1A0

#define BP_IA32_MISC_ENABLE_ADDR1	0x8000
#define BP_IA32_MISC_ENABLE_ADDR2	0x8004

#define AP_IA32_MISC_ENABLE_ADDR1	0x8010
#define AP_IA32_MISC_ENABLE_ADDR2	0x8014


#define MSR_TURBO_RATIO_LIMIT		0x000001ad
#define MSR_IA32_PERF_CTL		0x00000199
#define MSR_IA32_APERF			0x000000e8
#define MSR_IA32_MPERF			0x000000e7
#define MSR_IA32_ENERGY_PERF_BIAS	0x000001b0
#define MSR_IA32_PM_ENABLE		0x00000770
#define MSR_IA32_HWP_STATUS		0x00000777
#define MSR_IA32_HWP_REQUEST		0x00000774
#define MSR_IA32_HWP_CAPABILITIES	0x00000771
#define MSR_IA32_HWP_INTERRUPT		0x00000773
#define MSR_IA32_HWP_REQUEST_PKG	0x00000772
#define MSR_TURBO_ACTIVATION_RATIO	0x0000064C
#define MSR_IA32_THERM_STATUS		0x0000019c
#define MSR_PPERF			0x0000064e
#define MSR_TEMPERATURE_TARGET		0x000001a2
#define MSR_RING_RATIO_LIMIT		0x00000620
#define MSR_RING_PERF_LIMIT_REASONS	0x000006B1
#define MSR_IA32_PKG_HDC_CTL		0x00000db0
#define MSR_IA32_PM_CTL1		0x00000db1
#define MSR_IA32_THREAD_STALL		0x00000db2
#define MSR_CORE_HDC_RESIDENCY		0x00000653
#define MSR_PKG_HDC_SHALLOW_RESIDENCY	0x00000655
#define MSR_PKG_HDC_DEEP_RESIDENCY	0x00000656
#define MSR_PKG_HDC_CONFIG_CTL		0x00000652
#define MSR_IA32_THERM_STATUS		0x0000019c
#define MSR_IA32_THERM_INTERRUPT	0x0000019b
#define MSR_IA32_PACKAGE_THERM_STATUS	0x000001b1
#define MSR_IA32_PACKAGE_THERM_INTERRUPT	0x000001b2
#define MSR_RAPL_POWER_UNIT		0x00000606
#define MSR_PKG_POWER_LIMIT		0x00000610
#define MSR_ANY_GFXE_C0			0x0000065A
#define MSR_PKG_POWER_INFO		0x00000614
#define MSR_PKG_PERF_STATUS		0x00000613
#define MSR_PP0_POWER_LIMIT		0x00000638
#define MSR_PP0_ENERGY_STATUS		0x00000639
#define MSR_PP0_POLICY			0x0000063a
#define MSR_ANY_CORE_C0			0x00000659
#define MSR_DRAM_ENERGY_STATUS		0x00000619
#define MSR_WEIGHTED_CORE_C0		0x00000658
#define MSR_DRAM_PERF_STATUS		0x0000061b
#define MSR_PP1_POWER_LIMIT		0x00000640
#define MSR_PP1_ENERGY_STATUS		0x00000641
#define MSR_PP1_POLICY			0x00000642
#define MSR_CONFIG_TDP_CONTROL		0x0000064B
#define MSR_CONFIG_TDP_LEVEL1		0x00000649
#define MSR_CONFIG_TDP_LEVEL2		0x0000064A
#define MSR_CONFIG_TDP_NOMINAL		0x00000648
#define MSR_CORE_C3_RESIDENCY		0x000003fc
#define MSR_CORE_C6_RESIDENCY		0x000003fd
#define MSR_CORE_C7_RESIDENCY		0x000003fe
#define MSR_CORE_GFXE_OVERLAP_C0	0x0000065B
#define MSR_CORE_PERF_LIMIT_REASONS	0x00000690
#define MSR_GRAPHICS_PERF_LIMIT_REASONS	0x000006b0
#define MSR_MISC_PWR_MGMT		0x000001aa
#define MSR_PERF_STATUS			0x00000198
#define MSR_PKG_C2_RESIDENCY		0x0000060d
#define MSR_PKGC3_IRTL			0x0000060a
#define MSR_PKG_C3_RESIDENCY		0x000003f8
#define MSR_PKGC6_IRTL			0x0000060b
#define MSR_PKG_C6_RESIDENCY		0x000003f9
#define MSR_PKGC7_IRTL			0x0000060c
#define MSR_PKG_C7_RESIDENCY		0x000003fa
#define MSR_PKG_CST_CONFIG_CONTROL	0x000000e2
#define MSR_PKG_ENERGY_STATUS		0x00000611
#define MSR_PLATFORM_ENERGY_COUNTER	0x0000064d
#define MSR_PLATFORM_POWER_LIMIT	0x0000065c
#define MSR_PMG_IO_CAPTURE_BASE		0x000000e4
#define MSR_POWER_CTL			0x000001fc

#endif
