<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: /home/runner/work/etiss_test/etiss_test/ArchImpl/RISCV/RISCVArchSpecificImp.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7708fcaabbeb928b08436566fd91c8ff.html">etiss_test</a></li><li class="navelem"><a class="el" href="dir_34f23bec3c47321db1070563eb6b0479.html">ArchImpl</a></li><li class="navelem"><a class="el" href="dir_fea5415b8315257ab94363758b1914c4.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVArchSpecificImp.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVArchSpecificImp_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">        @copyright</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">        &lt;pre&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">        Copyright 2018 Chair of Electronic Design Automation, TUM</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">        This file is part of ETISS tool, see &lt;https://github.com/tum-ei-eda/etiss&gt;.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">        The initial version of this software has been created with the funding support by the German Federal</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">        Ministry of Education and Research (BMBF) in the project EffektiV under grant 01IS13022.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">        Redistribution and use in source and binary forms, with or without modification, are permitted</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">        provided that the following conditions are met:</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">        1. Redistributions of source code must retain the above copyright notice, this list of conditions and</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">        the following disclaimer.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">        2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">        and the following disclaimer in the documentation and/or other materials provided with the distribution.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">        3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">        or promote products derived from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">        THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">        WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">        PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">        DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">        PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">        HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">        NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">        POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">        &lt;/pre&gt;</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">        @author Aote Jin &lt;aote.jin@tum.de&gt;, Chair of Electronic Design Automation, TUM</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">        @version 0.1</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// This file was generated on Thu Mar 22 15:15:02 CET 2018</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// If necessary please modify this file according to the instructions</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// Contact: eda@tum</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// Modified to add architecture specific functionalities on July 10 2018</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef ETISS_RISCVArch_RISCVARCHSPECIFICIMP_H_</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define ETISS_RISCVArch_RISCVARCHSPECIFICIMP_H_</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCV_2Encoding_8h.html">Encoding.h</a>&quot;</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="etiss__test_2ArchImpl_2RISCV_2RISCV_8h.html">RISCV.h</a>&quot;</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVArch_8h.html">RISCVArch.h</a>&quot;</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CPUCore_8h.html">etiss/CPUCore.h</a>&quot;</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<a class="code" href="classetiss_1_1instr_1_1InstructionGroup.html">etiss::instr::InstructionGroup</a> <a class="code" href="RISCVArchSpecificImp_8h.html#a17c81da7adf402fa50c7d44b26b827ee">ISA64_RISCV</a>(<span class="stringliteral">&quot;ISA64_RISCV&quot;</span>, 64);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<a class="code" href="classetiss_1_1instr_1_1InstructionGroup.html">etiss::instr::InstructionGroup</a> <a class="code" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>(<span class="stringliteral">&quot;ISA16_RISCV&quot;</span>, 16);</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<a class="code" href="classetiss_1_1instr_1_1InstructionGroup.html">etiss::instr::InstructionGroup</a> <a class="code" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>(<span class="stringliteral">&quot;ISA32_RISCV&quot;</span>, 32);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<a class="code" href="classetiss_1_1instr_1_1InstructionClass.html">etiss::instr::InstructionClass</a> <a class="code" href="RISCVArchSpecificImp_8h.html#a18d7ba74959cd68c219f731459b6ae71">ISA16_RISCVClass</a>(1, <span class="stringliteral">&quot;ISA16_RISCV&quot;</span>, 16, <a class="code" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<a class="code" href="classetiss_1_1instr_1_1InstructionClass.html">etiss::instr::InstructionClass</a> <a class="code" href="RISCVArchSpecificImp_8h.html#a5cb92b62e4bdcbab30be136d849ec469">ISA32_RISCVClass</a>(1, <span class="stringliteral">&quot;ISA32_RISCV&quot;</span>, 32, <a class="code" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>);</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<a class="code" href="classetiss_1_1instr_1_1InstructionClass.html">etiss::instr::InstructionClass</a> <a class="code" href="RISCVArchSpecificImp_8h.html#a6c988d9f6ade630d4a1e985cedfafef5">ISA64_RISCVClass</a>(1, <span class="stringliteral">&quot;ISA64_RISCV&quot;</span>, 64, <a class="code" href="RISCVArchSpecificImp_8h.html#a17c81da7adf402fa50c7d44b26b827ee">ISA64_RISCV</a>);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<a class="code" href="classetiss_1_1instr_1_1InstructionCollection.html">etiss::instr::InstructionCollection</a> <a class="code" href="RISCVArchSpecificImp_8h.html#ae99cbffa4c5712b973bf328e5bf6cd47">RISCVISA</a>(<span class="stringliteral">&quot;RISCVISA&quot;</span>, <a class="code" href="RISCVArchSpecificImp_8h.html#a18d7ba74959cd68c219f731459b6ae71">ISA16_RISCVClass</a>, <a class="code" href="RISCVArchSpecificImp_8h.html#a5cb92b62e4bdcbab30be136d849ec469">ISA32_RISCVClass</a>, <a class="code" href="RISCVArchSpecificImp_8h.html#a6c988d9f6ade630d4a1e985cedfafef5">ISA64_RISCVClass</a>);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classRISCVArch.html#a8189cc902106c49b67d0baa18d38e1a9">   78</a></span>&#160;<a class="code" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a> <a class="code" href="classRISCVArch.html#a8189cc902106c49b67d0baa18d38e1a9">RISCVArch::handleException</a>(<a class="code" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a> cause, <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;{</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> handledCause = cause;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    std::function&lt;void()&gt; disableItr = [cpu]() {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a217a0bd562b98ae8c2ffce44935351e1">likely</a>((((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>))</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        {</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            <span class="comment">// Push MIE, SIE, UIE to MPIE, SPIE, UPIE</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;            <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> irq_enable = ((((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>) |</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                      ((((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a3f4df6dc4219593cb6e8bd13d636e844">MSTATUS_UIE</a>) |</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                      ((((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a29a63dca3cfcf13877a0c354dc081505">MSTATUS_SIE</a>);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) = (irq_enable &lt;&lt; 4) | ((((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; 0xffffff00);</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        }</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    };</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    std::function&lt;<a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>(<a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>, <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)&gt; handle = [cpu, cause](<a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> causeCode,</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                                                                  <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> addr) {</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        std::stringstream msg;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        msg &lt;&lt; <span class="stringliteral">&quot;Exception is captured with cause code: 0x&quot;</span> &lt;&lt; std::hex &lt;&lt; causeCode;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        msg &lt;&lt; <span class="stringliteral">&quot;  Exception message: &quot;</span> &lt;&lt; etiss::RETURNCODE::getErrorMessages()[cause] &lt;&lt; std::endl;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <span class="keywordflow">switch</span> (causeCode &amp; 0x80000000)</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        {</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <span class="comment">// Exception</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <span class="keywordflow">case</span> 0x0:</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;            <span class="comment">// Check exception delegation</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            <span class="keywordflow">if</span> (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#ab3139a6af26d85bf8d30330397d4a8c0">CSR_MEDELEG</a>] &amp; (1 &lt;&lt; (causeCode &amp; 0x1f)))</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            {</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                <span class="comment">// Pop MPIE to MIE</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0">etiss::VERBOSE</a>, <span class="stringliteral">&quot;Exception is delegated to supervisor mode&quot;</span>);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) ^=</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                    (((((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a05fc511bb3d22b5e1abe8b9ccb30e7b3">MSTATUS_MPIE</a>) &gt;&gt; 4) ^ ((((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a49e424a4449b3192d35ca1133e8f5dc2">CSR_SCAUSE</a>] = causeCode;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                <span class="comment">// Redo the instruction encoutered exception after handling</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a3981cba40ee737a2f7cf4228b2bdbb67">CSR_SEPC</a>] = <span class="keyword">static_cast&lt;</span><a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a><span class="keyword">&gt;</span>(cpu-&gt;instructionPointer - 4);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a>] ^= (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[3088] &lt;&lt; 8) ^ (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a> &amp; <a class="code" href="RISCV_2Encoding_8h.html#ad4b09023ff5bcbb14192e845c0532944">MSTATUS_SPP</a>]);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[3088] = <a class="code" href="RISCV_2Encoding_8h.html#a3131c9addf7b5ecc1da9f7b0eff9815d">PRV_S</a>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                cpu-&gt;instructionPointer = ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#ab1718f56f1c135bcd02a707b7172301b">CSR_STVEC</a>] &amp; ~0x3;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;            }</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;            {</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a2f9201d1d05c9fa66480065eda0b9e7f">CSR_MCAUSE</a>] = causeCode;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                <span class="comment">// Redo the instruction encoutered exception after handling</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a53d62065ed74fd3583cca895e6157c5f">CSR_MEPC</a>] = <span class="keyword">static_cast&lt;</span><a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a><span class="keyword">&gt;</span>(cpu-&gt;instructionPointer - 4);</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) ^=</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                    (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[3088] &lt;&lt; 11) ^ ((((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a2acf460f4ceda869c88c00878cb44314">MSTATUS_MPP</a>);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[3088] = <a class="code" href="RISCV_2Encoding_8h.html#afee966c8a48cb4075680eb0cc08ab32e">PRV_M</a>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                <span class="comment">// Customized handler address other than specified in RISC-V ISA manual</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                <span class="keywordflow">if</span> (addr)</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                {</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                    cpu-&gt;instructionPointer = addr;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                }</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                cpu-&gt;instructionPointer = ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;<a class="code" href="structRISCV.html#ae15a4f5fd558c1bad2e49d710541c107">CSR</a>[<a class="code" href="RISCV_2Encoding_8h.html#a22f5cd17199a966b4b840dd56d151216">CSR_MTVEC</a>] &amp; ~0x3;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            }</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <span class="comment">// Interrupt</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <span class="keywordflow">case</span> 0x80000000:</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            <span class="comment">// Check exception delegation</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            <span class="keywordflow">if</span> (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#ae447b7b078204874a2606d32097e017a">CSR_MIDELEG</a>] &amp; (1 &lt;&lt; (causeCode &amp; 0x1f)))</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;            {</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                <span class="comment">// Pop MPIE to MIE</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0">etiss::VERBOSE</a>, <span class="stringliteral">&quot;Interrupt is delegated to supervisor mode&quot;</span>);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) ^=</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                    (((((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a05fc511bb3d22b5e1abe8b9ccb30e7b3">MSTATUS_MPIE</a>) &gt;&gt; 4) ^ ((((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a49e424a4449b3192d35ca1133e8f5dc2">CSR_SCAUSE</a>] = causeCode;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                <span class="comment">// Return to instruction next interrupted one</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a3981cba40ee737a2f7cf4228b2bdbb67">CSR_SEPC</a>] = <span class="keyword">static_cast&lt;</span><a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a><span class="keyword">&gt;</span>(cpu-&gt;instructionPointer);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a>] ^= (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[3088] &lt;&lt; 8) ^ (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a>] &amp; <a class="code" href="RISCV_2Encoding_8h.html#ad4b09023ff5bcbb14192e845c0532944">MSTATUS_SPP</a>);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[3088] = <a class="code" href="RISCV_2Encoding_8h.html#a3131c9addf7b5ecc1da9f7b0eff9815d">PRV_S</a>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                <span class="keywordflow">if</span> (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#ab1718f56f1c135bcd02a707b7172301b">CSR_STVEC</a>] &amp; 0x1)</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                    cpu-&gt;instructionPointer = (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#ab1718f56f1c135bcd02a707b7172301b">CSR_STVEC</a>] &amp; ~0x3) + causeCode * 4;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                    cpu-&gt;instructionPointer = ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#ab1718f56f1c135bcd02a707b7172301b">CSR_STVEC</a>] &amp; ~0x3;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;            }</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;            {</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a2f9201d1d05c9fa66480065eda0b9e7f">CSR_MCAUSE</a>] = causeCode;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                <span class="comment">// Return to instruction next interrupted one</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a53d62065ed74fd3583cca895e6157c5f">CSR_MEPC</a>] = <span class="keyword">static_cast&lt;</span><a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a><span class="keyword">&gt;</span>(cpu-&gt;instructionPointer);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) ^=</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                    (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[3088] &lt;&lt; 11) ^ ((((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a2acf460f4ceda869c88c00878cb44314">MSTATUS_MPP</a>);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[3088] = <a class="code" href="RISCV_2Encoding_8h.html#afee966c8a48cb4075680eb0cc08ab32e">PRV_M</a>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                <span class="comment">// Customized handler address other than specified in RISC-V ISA manual</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                <span class="keywordflow">if</span> (addr)</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                {</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                    cpu-&gt;instructionPointer = addr;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                }</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                <span class="keywordflow">if</span> (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a22f5cd17199a966b4b840dd56d151216">CSR_MTVEC</a>] &amp; 0x1)</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                    cpu-&gt;instructionPointer = (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a22f5cd17199a966b4b840dd56d151216">CSR_MTVEC</a>] &amp; ~0x3) + causeCode * 4;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                    cpu-&gt;instructionPointer = ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;<a class="code" href="structRISCV.html#ae15a4f5fd558c1bad2e49d710541c107">CSR</a>[<a class="code" href="RISCV_2Encoding_8h.html#a22f5cd17199a966b4b840dd56d151216">CSR_MTVEC</a>] &amp; ~0x3;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            }</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        }</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        msg &lt;&lt; <span class="stringliteral">&quot;Program is redirected to address: 0x&quot;</span> &lt;&lt; std::hex &lt;&lt; cpu-&gt;<a class="code" href="structETISS__CPU.html#a06bc8709b023cbe50c7c594741fd47b4">instructionPointer</a> &lt;&lt; std::endl;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0">etiss::VERBOSE</a>, msg.str());</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::RETURNCODE::NOERROR</a>;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    };</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">switch</span> (cause)</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    {</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::INTERRUPT:</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="keywordflow">if</span> (!((((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>))</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        {</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;            std::stringstream msg;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            msg &lt;&lt; <span class="stringliteral">&quot;Interrupt handling is globally disabled. Interrupt line is still pending.&quot;</span> &lt;&lt; std::endl;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;            <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca476d1897c1aefcb141a2b869300290c0">etiss::INFO</a>, msg.str());</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;            handledCause = <a class="code" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::RETURNCODE::NOERROR</a>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        }</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        {</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;            <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> mip_tmp = ((((<a class="code" href="structRISCV.html">RISCV</a> *)cpu))-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a38c553936313dfc3d00ff68083f7c7fa">CSR_MIP</a>]);</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;            <span class="keywordflow">if</span> (0 == mip_tmp)</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;            {</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                handledCause = <a class="code" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::RETURNCODE::NOERROR</a>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;            }</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> irqLine = 0;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; <span class="keyword">sizeof</span>(mip_tmp) * 8; ++i)</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            {</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                <span class="comment">// Highest interrupt line with highest priority</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ac6c45889010c1bd68631771b64f18101">unlikely</a>((mip_tmp &gt;&gt; i) &amp; 0x1))</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                    irqLine = i;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            }</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            <span class="keywordflow">if</span> (!(((((<a class="code" href="structRISCV.html">RISCV</a> *)cpu))-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#ae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a>]) &amp; (1 &lt;&lt; irqLine)))</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            {</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                std::stringstream msg;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                handledCause = <a class="code" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::RETURNCODE::NOERROR</a>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                msg &lt;&lt; <span class="stringliteral">&quot;Interrupt line: &quot;</span> &lt;&lt; irqLine &lt;&lt; <span class="stringliteral">&quot; is disabled. Interrupt is still pending.&quot;</span> &lt;&lt; std::endl;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca476d1897c1aefcb141a2b869300290c0">etiss::INFO</a>, msg.str());</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;            }</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            disableItr();</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            handledCause = handle(irqLine | 0x80000000, 0);</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        }</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::RESET:</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        handledCause = handle(0, <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().get&lt;uint64_t&gt;(<span class="stringliteral">&quot;vp.entry_point&quot;</span>, 0));</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::INSTR_PAGEFAULT:</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        disableItr();</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#acacff8f595ef16b915e266c1caf7becc">CAUSE_FETCH_PAGE_FAULT</a>, 0);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::LOAD_PAGEFAULT:</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        disableItr();</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#aea484b7219fc38547f7b20c8bf264efe">CAUSE_LOAD_PAGE_FAULT</a>, 0);</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::STORE_PAGEFAULT:</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        disableItr();</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#ac105f6c51ffa8660f7f4ba7b07acd29c">CAUSE_STORE_PAGE_FAULT</a>, 0);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160; </div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::ILLEGALINSTRUCTION:</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    {</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        disableItr();</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        std::stringstream msg;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        msg &lt;&lt; <span class="stringliteral">&quot;Illegal instruction at address: 0x&quot;</span> &lt;&lt; std::hex &lt;&lt; cpu-&gt;instructionPointer &lt;&lt; std::endl;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;<a class="code" href="structRISCV.html#ae15a4f5fd558c1bad2e49d710541c107">CSR</a>[<a class="code" href="RISCV_2Encoding_8h.html#a7e69e2d5c3618dc9274a39e57d54de8d">CSR_MTVAL</a>] = <span class="keyword">static_cast&lt;</span><a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a><span class="keyword">&gt;</span>(cpu-&gt;instructionPointer);</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <span class="comment">// Point to next instruction</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        cpu-&gt;instructionPointer += 4;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca50f8486f1631e6afc21ca0adf070110b">etiss::WARNING</a>, msg.str());</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#a0b365435966c2ba620824668ecd09006">CAUSE_ILLEGAL_INSTRUCTION</a>, 0);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    }</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::DBUS_READ_ERROR:</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        disableItr();</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#aa7febff9daeeeebe99516d348b095cf1">CAUSE_LOAD_ACCESS</a>, 0);</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160; </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::DBUS_WRITE_ERROR:</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        disableItr();</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#a312d759269176ae93ace44f2ed5863d2">CAUSE_STORE_ACCESS</a>, 0);</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160; </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::IBUS_READ_ERROR:</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        disableItr();</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#ab86839d39d3fa1bd63746f206e60f700">CAUSE_FETCH_ACCESS</a>, 0);</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160; </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::IBUS_WRITE_ERROR:</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        disableItr();</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#a312d759269176ae93ace44f2ed5863d2">CAUSE_STORE_ACCESS</a>, 0);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160; </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::BREAKPOINT:</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160; </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        disableItr();</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#aabd6ef7192e2092f6914447d808f838d">CAUSE_BREAKPOINT</a>, 0);</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::SYSCALL:</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        disableItr();</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <span class="keywordflow">switch</span> (((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[3088])</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        {</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="RISCV_2Encoding_8h.html#a0584431e22db30065abffb94459477c4">PRV_U</a>:</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;            handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#ad313934ea20c1ab3491e2d52d4ad558b">CAUSE_USER_ECALL</a>, 0);</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="RISCV_2Encoding_8h.html#a3131c9addf7b5ecc1da9f7b0eff9815d">PRV_S</a>:</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;            handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#ac3c506d6261a143953d856b85a47b707">CAUSE_SUPERVISOR_ECALL</a>, 0);</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="RISCV_2Encoding_8h.html#afee966c8a48cb4075680eb0cc08ab32e">PRV_M</a>:</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;            handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#a19461c8df4bce8af932c6bcbcdc302ea">CAUSE_MACHINE_ECALL</a>, 0);</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;            <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca65de6fd07af59a719769cc7309ddb815">etiss::ERROR</a>, <span class="stringliteral">&quot;System call type not supported for current architecture.&quot;</span>);</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        }</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160; </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::ILLEGALJUMP:</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    {</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        disableItr();</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        std::stringstream msg;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        msg &lt;&lt; <span class="stringliteral">&quot;Illegal instruction access at address: 0x&quot;</span> &lt;&lt; std::hex &lt;&lt; cpu-&gt;instructionPointer &lt;&lt; std::endl;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        ((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;<a class="code" href="structRISCV.html#ae15a4f5fd558c1bad2e49d710541c107">CSR</a>[<a class="code" href="RISCV_2Encoding_8h.html#a7e69e2d5c3618dc9274a39e57d54de8d">CSR_MTVAL</a>] = <span class="keyword">static_cast&lt;</span><a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a><span class="keyword">&gt;</span>(cpu-&gt;instructionPointer);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        <span class="comment">// Point to next instruction</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        cpu-&gt;instructionPointer += 4;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca50f8486f1631e6afc21ca0adf070110b">etiss::WARNING</a>, msg.str());</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#ab86839d39d3fa1bd63746f206e60f700">CAUSE_FETCH_ACCESS</a>, 0);</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    }</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    {</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        std::stringstream msg;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        msg &lt;&lt; <span class="stringliteral">&quot;Exception is not handled by architecture. Exception message: &quot;</span>;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        msg &lt;&lt; etiss::RETURNCODE::getErrorMessages()[cause] &lt;&lt; std::endl;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca476d1897c1aefcb141a2b869300290c0">etiss::INFO</a>, msg.str());</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    }</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        handledCause = cause;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    }</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordflow">return</span> handledCause;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;}</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="classRISCVArch.html#ac984aa0e1c086f4460b30644b69bda42">  358</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classRISCVArch.html#ac984aa0e1c086f4460b30644b69bda42">RISCVArch::initInstrSet</a>(<a class="code" href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a> &amp;mis)<span class="keyword"> const</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="keyword"></span>{</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    {</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;     <span class="comment">/* Set default JIT Extensions. Read Parameters set from ETISS configuration and append with architecturally needed */</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;     std::string cfgPar = <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;     cfgPar = <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#ad8c43846d16752474dfab08a50e135ad">get</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_headers&quot;</span>, <span class="stringliteral">&quot;;&quot;</span>);</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;     <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#a8ff4ddfe1936f2edbda7f85c60a78180">set</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_headers&quot;</span>, cfgPar + <span class="stringliteral">&quot;etiss/jit/libsoftfloat.h&quot;</span>);</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160; </div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;     cfgPar = <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#ad8c43846d16752474dfab08a50e135ad">get</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_libs&quot;</span>, <span class="stringliteral">&quot;;&quot;</span>);</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;     <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#a8ff4ddfe1936f2edbda7f85c60a78180">set</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_libs&quot;</span>, cfgPar + <span class="stringliteral">&quot;softfloat&quot;</span>);</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160; </div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;     cfgPar = <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#ad8c43846d16752474dfab08a50e135ad">get</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_header_paths&quot;</span>, <span class="stringliteral">&quot;;&quot;</span>);</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;     <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#a8ff4ddfe1936f2edbda7f85c60a78180">set</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_header_paths&quot;</span>, cfgPar + <span class="stringliteral">&quot;/etiss/jit&quot;</span>);</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160; </div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;     cfgPar = <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#ad8c43846d16752474dfab08a50e135ad">get</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_lib_paths&quot;</span>, <span class="stringliteral">&quot;;&quot;</span>);</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;     <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#a8ff4ddfe1936f2edbda7f85c60a78180">set</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_lib_paths&quot;</span>, cfgPar + <span class="stringliteral">&quot;/etiss/jit&quot;</span>);</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160; </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    }</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160; </div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    {</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        <span class="comment">// Pre-compilation of instruction set to view instruction tree. Could be disabled.</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <a class="code" href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a> iset(<span class="stringliteral">&quot;RISCVISA&quot;</span>);</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        <span class="keywordtype">bool</span> ok = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        <a class="code" href="RISCVArchSpecificImp_8h.html#ae99cbffa4c5712b973bf328e5bf6cd47">RISCVISA</a>.<a class="code" href="classetiss_1_1instr_1_1InstructionCollection.html#a9540933b96f577488e0a15ce43ebc09e">addTo</a>(iset, ok);</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160; </div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        iset.<a class="code" href="classetiss_1_1instr_1_1ModedInstructionSet.html#a11e34354ba3d04d12d322c5ca454f0ff">compile</a>();</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160; </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        <span class="comment">// std::cout &lt;&lt; iset.print() &lt;&lt; std::endl;</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    }</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160; </div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordtype">bool</span> ok = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <a class="code" href="RISCVArchSpecificImp_8h.html#ae99cbffa4c5712b973bf328e5bf6cd47">RISCVISA</a>.<a class="code" href="classetiss_1_1instr_1_1InstructionCollection.html#a9540933b96f577488e0a15ce43ebc09e">addTo</a>(mis, ok);</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="keywordflow">if</span> (!ok)</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca8d9fd163d9fb98c7553986a7c16e02c6">etiss::FATALERROR</a>, <span class="stringliteral">&quot;Failed to add instructions for RISCVISA&quot;</span>);</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <a class="code" href="classetiss_1_1instr_1_1VariableInstructionSet.html">etiss::instr::VariableInstructionSet</a> *vis = mis.<a class="code" href="classetiss_1_1instr_1_1ModedInstructionSet.html#ace6e14638621794d2a2f894ac2930af1">get</a>(1);</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keyword">using namespace </span><a class="code" href="namespaceetiss.html">etiss</a>;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keyword">using namespace </span><a class="code" href="namespaceetiss_1_1instr.html">etiss::instr</a>;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    vis-&gt;<a class="code" href="classetiss_1_1instr_1_1VariableInstructionSet.html#aa824c9248e403dab93d0e311dc0ee369">length_updater_</a> = [](<a class="code" href="classetiss_1_1instr_1_1VariableInstructionSet.html">VariableInstructionSet</a> &amp;, <a class="code" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic, <a class="code" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba) {</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        std::function&lt;void(<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp; ic, <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> opRd)&gt; updateRiscvInstrLength =</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;            [](<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic, <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> opRd) {</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a8dc02242d6dabef1f1b8279446a6b799">instr_width_fully_evaluated_</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">is_not_default_width_</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                <span class="keywordflow">if</span> (opRd == 0x3f)</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                    ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a20ae580b31c2d7f397c7dbfb806c6e4b">instr_width_</a> = 64;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((opRd &amp; 0x3f) == 0x1f)</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                    ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a20ae580b31c2d7f397c7dbfb806c6e4b">instr_width_</a> = 48;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                <span class="keywordflow">else</span> <a class="code" href="arm__acle_8h.html#af0f89e107c8af9af65a3b058fcafc81a">if</a> (((opRd &amp; 0x1f) &gt;= 0x3) &amp;&amp; ((opRd &amp; 0x1f) &lt; 0x1f))</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                    ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a20ae580b31c2d7f397c7dbfb806c6e4b">instr_width_</a> = 32;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span>(opRd == 0x7f) <span class="comment">/* P-Extension instructions */</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                    ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a20ae580b31c2d7f397c7dbfb806c6e4b">instr_width_</a> = 32;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((opRd &amp; 0x3) != 0x3)</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                    ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a20ae580b31c2d7f397c7dbfb806c6e4b">instr_width_</a> = 16;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                    <span class="comment">// This might happen when code is followed by data.</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                    ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">is_not_default_width_</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;            };</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160; </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        <a class="code" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> op(6, 0);</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> opRd = op.<a class="code" href="classetiss_1_1instr_1_1BitArrayRange.html#ac4b0a05b20a0daa0a1f9152e9a20c71e">read</a>(ba);</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        <span class="comment">/*BitArrayRange fullOp(ba.byteCount()*8-1,0);</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">        etiss_uint32 fullOpRd = fullOp.read(ba);</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">        std::stringstream ss;</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">        ss &lt;&lt; &quot;Byte count: &quot; &lt;&lt; ba.byteCount()&lt;&lt; std::endl;</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">        ss &lt;&lt; &quot;opcode: 0x&quot; &lt;&lt;std::hex&lt;&lt; fullOpRd &lt;&lt; std::endl;</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">        ss &lt;&lt; &quot;Current PC: 0x&quot; &lt;&lt;std::hex&lt;&lt; ic.current_address_ &lt;&lt; std::endl;</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">        std::cout &lt;&lt; ss.str() &lt;&lt; std::endl;*/</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160; </div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        <span class="keywordflow">switch</span> (ba.byteCount())</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        {</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        <span class="keywordflow">case</span> 2:</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;            <span class="keywordflow">if</span> (((opRd &amp; 0x3) != 0x3) || (opRd == 0))</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;            {</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">is_not_default_width_</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;            }</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;            {</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                updateRiscvInstrLength(ic, opRd);</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;            }</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        <span class="keywordflow">case</span> 4:</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;            <span class="keywordflow">if</span> ((((opRd &amp; 0x1f) &gt;= 0x3) || ((opRd &amp; 0x1f) &lt; 0x1f)) || (opRd == 0))</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;            {</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">is_not_default_width_</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;            }</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span>(opRd == 0x7f) <span class="comment">/* P-Extension instructions */</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;            {</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                updateRiscvInstrLength(ic, opRd);</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;            }</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;            {</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                updateRiscvInstrLength(ic, opRd);</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;            }</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        <span class="keywordflow">case</span> 6:</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;            <span class="keywordflow">if</span> (((opRd &amp; 0x3f) == 0x1f) || (opRd == 0))</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;            {</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">is_not_default_width_</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;            }</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;            {</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                updateRiscvInstrLength(ic, opRd);</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;            }</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        <span class="keywordflow">case</span> 8:</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;            <span class="keywordflow">if</span> ((opRd == 0x3f) || (opRd == 0))</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;            {</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">is_not_default_width_</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;            }</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;            {</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                updateRiscvInstrLength(ic, opRd);</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;            }</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;            <span class="comment">// This might happen when code is followed by data.</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;            ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">is_not_default_width_</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        }</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    };</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;}</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160; </div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="classRISCVArch.html#a0a9cf4b3217e56f48280dec5ba597773">  510</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classRISCVArch.html#a0a9cf4b3217e56f48280dec5ba597773">RISCVArch::compensateEndianess</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="code" href="classetiss_1_1instr_1_1BitArray.html">etiss::instr::BitArray</a> &amp;ba)<span class="keyword"> const</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="keyword"></span>{</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">    /**************************************************************************</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">     *                          Endianess compensation                            *</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">     ***************************************************************************/</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;}</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160; </div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="classBaseField__RISCV.html">  525</a></span>&#160;<span class="keyword">class </span><a class="code" href="classBaseField__RISCV.html">BaseField_RISCV</a> : <span class="keyword">public</span> <a class="code" href="classetiss_1_1VirtualStruct_1_1Field.html">etiss::VirtualStruct::Field</a></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;{</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    T * <span class="keyword">const</span> p_;</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160; </div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="classBaseField__RISCV.html#aa3684cf0113748621e93117bd9fd99d6">  530</a></span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <a class="code" href="classBaseField__RISCV.html">BaseField_RISCV</a>(<a class="code" href="classetiss_1_1VirtualStruct.html">etiss::VirtualStruct</a> &amp;parent, std::string <a class="code" href="timesoftfloat_8c.html#a5ac083a645d964373f022d03df4849c8">name</a>, <span class="keywordtype">size_t</span> sizeInBytes, <span class="keywordtype">void</span> *p)</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        : Field(parent, <a class="code" href="timesoftfloat_8c.html#a5ac083a645d964373f022d03df4849c8">name</a>, <a class="code" href="timesoftfloat_8c.html#a5ac083a645d964373f022d03df4849c8">name</a>, R | W, sizeInBytes)</div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="classBaseField__RISCV.html#aa4affbe60125aed42a112c3697579e36">  533</a></span>&#160;        , p_((T*)p)</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    {</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    }</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160; </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> _read()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> (<a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)*p_; }</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160; </div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="classBaseField__RISCV.html#a81f98fb25e0a784302ea3cf1bc215a1c">  540</a></span>&#160;    <span class="keywordtype">void</span> _write(<a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> val)<span class="keyword"> override</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="keyword">    </span>{</div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="classBaseField__RISCV.html#ab9957fc52089c4d04d71ecead548c7c5">  542</a></span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0">etiss::VERBOSE</a>, <span class="stringliteral">&quot;write to ETISS cpu state&quot;</span>, <a class="code" href="classetiss_1_1Plugin.html#a60bc90ce02df6f7a190115a6a0041243">name_</a>, val);</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        *p_ = (T)val;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    }</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;};</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160; </div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="classRegField__RISCV.html">  547</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRegField__RISCV.html">RegField_RISCV</a> : <span class="keyword">public</span> <a class="code" href="classBaseField__RISCV.html">BaseField_RISCV</a>&lt;uint32_t&gt;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;{</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="classRegField__RISCV.html#a6a1dfcb32ceef575903da2c3e67970b7">  550</a></span>&#160;    <a class="code" href="classRegField__RISCV.html#a6a1dfcb32ceef575903da2c3e67970b7">RegField_RISCV</a>(<a class="code" href="classetiss_1_1VirtualStruct.html">etiss::VirtualStruct</a> &amp;parent, <span class="keywordtype">int</span> <span class="keywordtype">id</span>)</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        : <a class="code" href="classBaseField__RISCV.html">BaseField_RISCV</a>&lt;<a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>&gt;(parent, <span class="stringliteral">&quot;R&quot;</span> + std::to_string(id), 4, ((<a class="code" href="structRISCV.html">RISCV</a> *)parent.structure_)-&gt;X[id])</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    {</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    }</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;};</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160; </div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="classFloatRegField__RISCV.html">  556</a></span>&#160;<span class="keyword">class </span><a class="code" href="classFloatRegField__RISCV.html">FloatRegField_RISCV</a> : <span class="keyword">public</span> <a class="code" href="classBaseField__RISCV.html">BaseField_RISCV</a>&lt;uint32_t&gt;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;{</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="classFloatRegField__RISCV.html#adb99bd64e31b6a563bd4acd55f97263b">  559</a></span>&#160;    <a class="code" href="classFloatRegField__RISCV.html#adb99bd64e31b6a563bd4acd55f97263b">FloatRegField_RISCV</a>(<a class="code" href="classetiss_1_1VirtualStruct.html">etiss::VirtualStruct</a> &amp;parent, <span class="keywordtype">int</span> <span class="keywordtype">id</span>)</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        : <a class="code" href="classBaseField__RISCV.html">BaseField_RISCV</a>&lt;<a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>&gt;(parent, <span class="stringliteral">&quot;F&quot;</span> + std::to_string(id), 4, &amp;((<a class="code" href="structRISCV.html">RISCV</a> *)parent.structure_)-&gt;F[id])</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    {</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    }</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;};</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160; </div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="classpcField__RISCV.html">  565</a></span>&#160;<span class="keyword">class </span><a class="code" href="classpcField__RISCV.html">pcField_RISCV</a> : <span class="keyword">public</span> <a class="code" href="classBaseField__RISCV.html">BaseField_RISCV</a>&lt;uint32_t&gt;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;{</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="classpcField__RISCV.html#ae5cb6a638a39bc37ceb0bcfedae8c4e8">  568</a></span>&#160;    <a class="code" href="classpcField__RISCV.html#ae5cb6a638a39bc37ceb0bcfedae8c4e8">pcField_RISCV</a>(<a class="code" href="classetiss_1_1VirtualStruct.html">etiss::VirtualStruct</a> &amp;parent)</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        : <a class="code" href="classBaseField__RISCV.html">BaseField_RISCV</a>&lt;<a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>&gt;(parent, <span class="stringliteral">&quot;instructionPointer&quot;</span>, 4, &amp;((<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *)parent.structure_)-&gt;instructionPointer)</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    {</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    }</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;};</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160; </div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="classCSRField.html">  575</a></span>&#160;<span class="keyword">class </span><a class="code" href="classCSRField.html">CSRField</a> : <span class="keyword">public</span> <a class="code" href="classBaseField__RISCV.html">BaseField_RISCV</a>&lt;T&gt;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;{</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="classCSRField.html#a8c33db2f7d4fc2888d653211cbab2aa2">  578</a></span>&#160;    <a class="code" href="classCSRField.html#a8c33db2f7d4fc2888d653211cbab2aa2">CSRField</a>(<a class="code" href="classetiss_1_1VirtualStruct.html">etiss::VirtualStruct</a> &amp;parent, T *csr, <span class="keywordtype">int</span> csrid)</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        : <a class="code" href="classBaseField__RISCV.html">BaseField_RISCV</a>&lt;T&gt;(parent, <span class="stringliteral">&quot;CSR&quot;</span> + std::to_string(csrid), sizeof(T), csr)</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    {</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    }</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;};</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160; </div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="classFFLAGSField__RISCV.html">  584</a></span>&#160;<span class="keyword">class </span><a class="code" href="classFFLAGSField__RISCV.html">FFLAGSField_RISCV</a> : <span class="keyword">public</span> <a class="code" href="classetiss_1_1VirtualStruct_1_1Field.html">etiss::VirtualStruct::Field</a></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;{</div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="classFFLAGSField__RISCV.html#a76d0636d286d7ee99845bd802de06ee1">  586</a></span>&#160;    <a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a> * <span class="keyword">const</span> <a class="code" href="classFFLAGSField__RISCV.html#a76d0636d286d7ee99845bd802de06ee1">p_</a>;</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="classFFLAGSField__RISCV.html#a06cbb87e4ebf2724bd2e47d0230c9381">  588</a></span>&#160;    <a class="code" href="classFFLAGSField__RISCV.html#a06cbb87e4ebf2724bd2e47d0230c9381">FFLAGSField_RISCV</a>(<a class="code" href="classetiss_1_1VirtualStruct.html">etiss::VirtualStruct</a> &amp;parent)</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        : Field(parent, <span class="stringliteral">&quot;CSR1&quot;</span>, <span class="stringliteral">&quot;CSR1&quot;</span>, R | W, 4, 5)</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        , p_(&amp;((<a class="code" href="structRISCV.html">RISCV</a> *)parent.structure_)-&gt;FCSR)</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    {</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    }</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="classFFLAGSField__RISCV.html#a910f1286d78b97f6c0b86ff89e015c20">  594</a></span>&#160;    <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> <a class="code" href="classFFLAGSField__RISCV.html#a910f1286d78b97f6c0b86ff89e015c20">_read</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> (<a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(*p_ &amp; 0x1f); }</div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="classFFLAGSField__RISCV.html#aa32bd32ac6c77a722548c7c3468ad62f">  595</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classFFLAGSField__RISCV.html#aa32bd32ac6c77a722548c7c3468ad62f">_write</a>(<a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> val)<span class="keyword"> override</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="keyword">    </span>{</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0">etiss::VERBOSE</a>, <span class="stringliteral">&quot;write to ETISS cpu state&quot;</span>, <a class="code" href="classetiss_1_1Plugin.html#a60bc90ce02df6f7a190115a6a0041243">name_</a>, val);</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        <a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a> tmp = *p_;</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        *p_ = tmp | ((<a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)val &amp; 0x1f);</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    }</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;};</div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="classFRMField__RISCV.html">  602</a></span>&#160;<span class="keyword">class </span><a class="code" href="classFRMField__RISCV.html">FRMField_RISCV</a> : <span class="keyword">public</span> <a class="code" href="classetiss_1_1VirtualStruct_1_1Field.html">etiss::VirtualStruct::Field</a></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;{</div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="classFRMField__RISCV.html#a09fb2a2bd1863e2db84afcc59bcf242e">  604</a></span>&#160;    <a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a> * <span class="keyword">const</span> <a class="code" href="classFRMField__RISCV.html#a09fb2a2bd1863e2db84afcc59bcf242e">p_</a>;</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="classFRMField__RISCV.html#aa58ac7e12dbb7cc93fd5c475f7295ea0">  606</a></span>&#160;    <a class="code" href="classFRMField__RISCV.html#aa58ac7e12dbb7cc93fd5c475f7295ea0">FRMField_RISCV</a>(<a class="code" href="classetiss_1_1VirtualStruct.html">etiss::VirtualStruct</a> &amp;parent)</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        : Field(parent, <span class="stringliteral">&quot;CSR2&quot;</span>, <span class="stringliteral">&quot;CSR2&quot;</span>, R | W, 4, 3)</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        , p_(&amp;((<a class="code" href="structRISCV.html">RISCV</a> *)parent.structure_)-&gt;FCSR)</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    {</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    }</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="classFRMField__RISCV.html#a5b1a2a9144b036646f6d7cfb14bfa199">  612</a></span>&#160;    <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> <a class="code" href="classFRMField__RISCV.html#a5b1a2a9144b036646f6d7cfb14bfa199">_read</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> (<a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)((*p_ &gt;&gt; 5) &amp; 0x7); }</div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="classFRMField__RISCV.html#a4573579a772acf27a19eb73c6c087eea">  613</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classFRMField__RISCV.html#a4573579a772acf27a19eb73c6c087eea">_write</a>(<a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> val)<span class="keyword"> override</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="keyword">    </span>{</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0">etiss::VERBOSE</a>, <span class="stringliteral">&quot;write to ETISS cpu state&quot;</span>, <a class="code" href="classetiss_1_1Plugin.html#a60bc90ce02df6f7a190115a6a0041243">name_</a>, val);</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        <a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a> tmp = *p_;</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        *p_ = tmp | (((<a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)val &amp; 0x7) &lt;&lt; 5);</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    }</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;};</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160; </div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="classRISCVArch.html#ad39f9e5877730482056cb012126b68d7">  621</a></span>&#160;std::shared_ptr&lt;etiss::VirtualStruct&gt; <a class="code" href="classRISCVArch.html#ad39f9e5877730482056cb012126b68d7">RISCVArch::getVirtualStruct</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;{</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="keyword">auto</span> ret = <a class="code" href="classetiss_1_1VirtualStruct.html#a93b4b649ad0469b9ec8bfbff9b7913c7">etiss::VirtualStruct::allocate</a>(cpu, [](<a class="code" href="classetiss_1_1VirtualStruct_1_1Field.html">etiss::VirtualStruct::Field</a> *f) { <span class="keyword">delete</span> f; });</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160; </div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; 32; ++i)</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    {</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        ret-&gt;addField(<span class="keyword">new</span> <a class="code" href="classRegField__RISCV.html">RegField_RISCV</a>(*ret, i));</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        ret-&gt;addField(<span class="keyword">new</span> <a class="code" href="classFloatRegField__RISCV.html">FloatRegField_RISCV</a>(*ret, i));</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    }</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    ret-&gt;addField(<span class="keyword">new</span> <a class="code" href="classpcField__RISCV.html">pcField_RISCV</a>(*ret));</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160; </div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keyword">auto</span> addCSRCustom = [&amp;](<span class="keywordtype">int</span> id, <span class="keywordtype">void</span> *ptr){</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        ret-&gt;addField(<span class="keyword">new</span> <a class="code" href="classCSRField.html">CSRField&lt;etiss::uint32&gt;</a>(*ret, (<a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>*)ptr, <span class="keywordtype">id</span>));</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    };</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="keyword">auto</span> addCSR = [&amp;](<span class="keywordtype">int</span> id){</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        addCSRCustom(<span class="keywordtype">id</span>, &amp;((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;CSR[<span class="keywordtype">id</span>]);</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    };</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    addCSRCustom(3, &amp;((<a class="code" href="structRISCV.html">RISCV</a> *)cpu)-&gt;FCSR);</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    ret-&gt;addField(<span class="keyword">new</span> <a class="code" href="classFFLAGSField__RISCV.html">FFLAGSField_RISCV</a>(*ret));</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    ret-&gt;addField(<span class="keyword">new</span> <a class="code" href="classFRMField__RISCV.html">FRMField_RISCV</a>(*ret));</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    addCSR(<a class="code" href="RISCV_2Encoding_8h.html#aaa62902f21282250fd975372f9e5e24e">CSR_MISA</a>);</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    addCSR(<a class="code" href="RISCV_2Encoding_8h.html#ae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a>);</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    addCSR(<a class="code" href="RISCV_2Encoding_8h.html#a22f5cd17199a966b4b840dd56d151216">CSR_MTVEC</a>);</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    addCSR(<a class="code" href="RISCV_2Encoding_8h.html#a53d62065ed74fd3583cca895e6157c5f">CSR_MEPC</a>);</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    addCSR(<a class="code" href="RISCV_2Encoding_8h.html#a2f9201d1d05c9fa66480065eda0b9e7f">CSR_MCAUSE</a>);</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    addCSR(<a class="code" href="RISCV_2Encoding_8h.html#a7e69e2d5c3618dc9274a39e57d54de8d">CSR_MTVAL</a>);</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160; </div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keywordflow">return</span> ret;</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;}</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160; </div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="classRISCVArch.html#a936a36cbb7ff667bce303d8b8fcf2d3f">  659</a></span>&#160;<a class="code" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> *<a class="code" href="classRISCVArch.html#a936a36cbb7ff667bce303d8b8fcf2d3f">RISCVArch::createInterruptVector</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;{</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="keywordflow">if</span> (cpu == 0)</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <a class="code" href="structRISCV.html">RISCV</a> *riscvcpu = (<a class="code" href="structRISCV.html">RISCV</a> *)cpu;</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    std::vector&lt;etiss::uint32 *&gt; vec;</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    vec.push_back(&amp;riscvcpu-&gt;<a class="code" href="structRISCV.html#ae15a4f5fd558c1bad2e49d710541c107">CSR</a>[<a class="code" href="RISCV_2Encoding_8h.html#a38c553936313dfc3d00ff68083f7c7fa">CSR_MIP</a>]);</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    std::vector&lt;etiss::uint32 *&gt; mask;</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    mask.push_back(&amp;riscvcpu-&gt;<a class="code" href="structRISCV.html#ae15a4f5fd558c1bad2e49d710541c107">CSR</a>[<a class="code" href="RISCV_2Encoding_8h.html#ae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a>]);</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classetiss_1_1MappedInterruptVector.html">etiss::MappedInterruptVector&lt;etiss::uint32&gt;</a>(vec, mask);</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;}</div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="classRISCVArch.html#ae7255826bf5faa610ace3ecd8d7a02e9">  670</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classRISCVArch.html#ae7255826bf5faa610ace3ecd8d7a02e9">RISCVArch::deleteInterruptVector</a>(<a class="code" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> *vec, <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;{</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="keyword">delete</span> vec;</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;}</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160; </div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassRegField__RISCV_html"><div class="ttname"><a href="classRegField__RISCV.html">RegField_RISCV</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00547">RISCVArchSpecificImp.h:547</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1ModedInstructionSet_html_ace6e14638621794d2a2f894ac2930af1"><div class="ttname"><a href="classetiss_1_1instr_1_1ModedInstructionSet.html#ace6e14638621794d2a2f894ac2930af1">etiss::instr::ModedInstructionSet::get</a></div><div class="ttdeci">VariableInstructionSet * get(uint32_t mode)</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8cpp_source.html#l01141">Instruction.cpp:1141</a></div></div>
<div class="ttc" id="aclassCSRField_html"><div class="ttname"><a href="classCSRField.html">CSRField</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00575">RISCVArchSpecificImp.h:575</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionGroup_html"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionGroup.html">etiss::instr::InstructionGroup</a></div><div class="ttdoc">maps to InstructionSet</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00931">Instruction.h:931</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a0584431e22db30065abffb94459477c4"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a0584431e22db30065abffb94459477c4">PRV_U</a></div><div class="ttdeci">#define PRV_U</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00096">Encoding.h:96</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html"><div class="ttname"><a href="RISCV_2Encoding_8h.html">Encoding.h</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_ae7255826bf5faa610ace3ecd8d7a02e9"><div class="ttname"><a href="classRISCVArch.html#ae7255826bf5faa610ace3ecd8d7a02e9">RISCVArch::deleteInterruptVector</a></div><div class="ttdeci">virtual void deleteInterruptVector(etiss::InterruptVector *vec, ETISS_CPU *cpu)</div><div class="ttdoc">delete an allocated interrupt vector object</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00670">RISCVArchSpecificImp.h:670</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a38c553936313dfc3d00ff68083f7c7fa"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a38c553936313dfc3d00ff68083f7c7fa">CSR_MIP</a></div><div class="ttdeci">#define CSR_MIP</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00180">Encoding.h:180</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a29a63dca3cfcf13877a0c354dc081505"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a29a63dca3cfcf13877a0c354dc081505">MSTATUS_SIE</a></div><div class="ttdeci">#define MSTATUS_SIE</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00047">Encoding.h:47</a></div></div>
<div class="ttc" id="aRISCVArchSpecificImp_8h_html_a18d7ba74959cd68c219f731459b6ae71"><div class="ttname"><a href="RISCVArchSpecificImp_8h.html#a18d7ba74959cd68c219f731459b6ae71">ISA16_RISCVClass</a></div><div class="ttdeci">etiss::instr::InstructionClass ISA16_RISCVClass(1, &quot;ISA16_RISCV&quot;, 16, ISA16_RISCV)</div></div>
<div class="ttc" id="anamespaceetiss_1_1mm_html_ae97afcab1c0c335c4b41ed82524d2ba9"><div class="ttname"><a href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::mm::NOERROR</a></div><div class="ttdeci">const MM_EXPORT int32_t NOERROR</div></div>
<div class="ttc" id="anamespaceetiss_html_abd14e7f45415d7f9f2c7026536a6237ca50f8486f1631e6afc21ca0adf070110b"><div class="ttname"><a href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca50f8486f1631e6afc21ca0adf070110b">etiss::WARNING</a></div><div class="ttdeci">@ WARNING</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00128">Misc.h:128</a></div></div>
<div class="ttc" id="abuild_2include_2jit_2etiss_2jit_2types_8h_html_a72b9abbce981da044b8fce9af82f1d66"><div class="ttname"><a href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a></div><div class="ttdeci">uint32_t etiss_uint32</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2types_8h_source.html#l00093">types.h:93</a></div></div>
<div class="ttc" id="abuild_2include_2jit_2etiss_2jit_2types_8h_html_ac6c45889010c1bd68631771b64f18101"><div class="ttname"><a href="build_2include_2jit_2etiss_2jit_2types_8h.html#ac6c45889010c1bd68631771b64f18101">unlikely</a></div><div class="ttdeci">#define unlikely(x)</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2types_8h_source.html#l00074">types.h:74</a></div></div>
<div class="ttc" id="aRISCVArchSpecificImp_8h_html_a17c81da7adf402fa50c7d44b26b827ee"><div class="ttname"><a href="RISCVArchSpecificImp_8h.html#a17c81da7adf402fa50c7d44b26b827ee">ISA64_RISCV</a></div><div class="ttdeci">etiss::instr::InstructionGroup ISA64_RISCV(&quot;ISA64_RISCV&quot;, 64)</div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1VariableInstructionSet_html"><div class="ttname"><a href="classetiss_1_1instr_1_1VariableInstructionSet.html">etiss::instr::VariableInstructionSet</a></div><div class="ttdoc">holds etiss::instr::InstructionSet instances with different bit widths.</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00741">Instruction.h:741</a></div></div>
<div class="ttc" id="anamespaceetiss_html_abd14e7f45415d7f9f2c7026536a6237ca476d1897c1aefcb141a2b869300290c0"><div class="ttname"><a href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca476d1897c1aefcb141a2b869300290c0">etiss::INFO</a></div><div class="ttdeci">@ INFO</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00129">Misc.h:129</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1BitArray_html"><div class="ttname"><a href="classetiss_1_1instr_1_1BitArray.html">etiss::instr::BitArray</a></div><div class="ttdoc">stores a bit vector</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00084">Instruction.h:84</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ab3139a6af26d85bf8d30330397d4a8c0"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ab3139a6af26d85bf8d30330397d4a8c0">CSR_MEDELEG</a></div><div class="ttdeci">#define CSR_MEDELEG</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00171">Encoding.h:171</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a7086e667c65affe87d2c32115193d736"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a></div><div class="ttdeci">#define CSR_MSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00169">Encoding.h:169</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ab1718f56f1c135bcd02a707b7172301b"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ab1718f56f1c135bcd02a707b7172301b">CSR_STVEC</a></div><div class="ttdeci">#define CSR_STVEC</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00161">Encoding.h:161</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionContext_html"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionContext.html">etiss::instr::InstructionContext</a></div><div class="ttdoc">this class contains parameters that persist in between instruction lookpus/translation within a trans...</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00538">Instruction.h:538</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a22f5cd17199a966b4b840dd56d151216"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a22f5cd17199a966b4b840dd56d151216">CSR_MTVEC</a></div><div class="ttdeci">#define CSR_MTVEC</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00174">Encoding.h:174</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionClass_html"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionClass.html">etiss::instr::InstructionClass</a></div><div class="ttdoc">maps to VariableInstructionSet</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00892">Instruction.h:892</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a53d62065ed74fd3583cca895e6157c5f"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a53d62065ed74fd3583cca895e6157c5f">CSR_MEPC</a></div><div class="ttdeci">#define CSR_MEPC</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00177">Encoding.h:177</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a3981cba40ee737a2f7cf4228b2bdbb67"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a3981cba40ee737a2f7cf4228b2bdbb67">CSR_SEPC</a></div><div class="ttdeci">#define CSR_SEPC</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00164">Encoding.h:164</a></div></div>
<div class="ttc" id="aRISCVArchSpecificImp_8h_html_a5cb92b62e4bdcbab30be136d849ec469"><div class="ttname"><a href="RISCVArchSpecificImp_8h.html#a5cb92b62e4bdcbab30be136d849ec469">ISA32_RISCVClass</a></div><div class="ttdeci">etiss::instr::InstructionClass ISA32_RISCVClass(1, &quot;ISA32_RISCV&quot;, 32, ISA32_RISCV)</div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a3131c9addf7b5ecc1da9f7b0eff9815d"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a3131c9addf7b5ecc1da9f7b0eff9815d">PRV_S</a></div><div class="ttdeci">#define PRV_S</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00097">Encoding.h:97</a></div></div>
<div class="ttc" id="aclassFFLAGSField__RISCV_html_a910f1286d78b97f6c0b86ff89e015c20"><div class="ttname"><a href="classFFLAGSField__RISCV.html#a910f1286d78b97f6c0b86ff89e015c20">FFLAGSField_RISCV::_read</a></div><div class="ttdeci">uint64_t _read() const override</div><div class="ttdoc">override this function to implement reads in case of AccessMode::VIRTUAL / AccessMode::PREFER_LAMBDA</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00594">RISCVArchSpecificImp.h:594</a></div></div>
<div class="ttc" id="abuild_2include_2jit_2etiss_2jit_2types_8h_html_a217a0bd562b98ae8c2ffce44935351e1"><div class="ttname"><a href="build_2include_2jit_2etiss_2jit_2types_8h.html#a217a0bd562b98ae8c2ffce44935351e1">likely</a></div><div class="ttdeci">#define likely(x)</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2types_8h_source.html#l00073">types.h:73</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a49e424a4449b3192d35ca1133e8f5dc2"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a49e424a4449b3192d35ca1133e8f5dc2">CSR_SCAUSE</a></div><div class="ttdeci">#define CSR_SCAUSE</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00165">Encoding.h:165</a></div></div>
<div class="ttc" id="aRISCVArchSpecificImp_8h_html_a6c988d9f6ade630d4a1e985cedfafef5"><div class="ttname"><a href="RISCVArchSpecificImp_8h.html#a6c988d9f6ade630d4a1e985cedfafef5">ISA64_RISCVClass</a></div><div class="ttdeci">etiss::instr::InstructionClass ISA64_RISCVClass(1, &quot;ISA64_RISCV&quot;, 64, ISA64_RISCV)</div></div>
<div class="ttc" id="atimesoftfloat_8c_html_a5ac083a645d964373f022d03df4849c8"><div class="ttname"><a href="timesoftfloat_8c.html#a5ac083a645d964373f022d03df4849c8">name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="timesoftfloat_8c_source.html#l01931">timesoftfloat.c:1931</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ae75a38ea833c5507d942fad1c98132e1"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a></div><div class="ttdeci">#define CSR_MIE</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00173">Encoding.h:173</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a2f9201d1d05c9fa66480065eda0b9e7f"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a2f9201d1d05c9fa66480065eda0b9e7f">CSR_MCAUSE</a></div><div class="ttdeci">#define CSR_MCAUSE</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00178">Encoding.h:178</a></div></div>
<div class="ttc" id="aclasspcField__RISCV_html"><div class="ttname"><a href="classpcField__RISCV.html">pcField_RISCV</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00565">RISCVArchSpecificImp.h:565</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ab86839d39d3fa1bd63746f206e60f700"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ab86839d39d3fa1bd63746f206e60f700">CAUSE_FETCH_ACCESS</a></div><div class="ttdeci">#define CAUSE_FETCH_ACCESS</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00183">Encoding.h:183</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a05fc511bb3d22b5e1abe8b9ccb30e7b3"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a05fc511bb3d22b5e1abe8b9ccb30e7b3">MSTATUS_MPIE</a></div><div class="ttdeci">#define MSTATUS_MPIE</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00053">Encoding.h:53</a></div></div>
<div class="ttc" id="astructETISS__CPU_html"><div class="ttname"><a href="structETISS__CPU.html">ETISS_CPU</a></div><div class="ttdoc">basic cpu state structure needed for execution of any cpu architecture.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00088">CPU.h:88</a></div></div>
<div class="ttc" id="aclassFRMField__RISCV_html_a09fb2a2bd1863e2db84afcc59bcf242e"><div class="ttname"><a href="classFRMField__RISCV.html#a09fb2a2bd1863e2db84afcc59bcf242e">FRMField_RISCV::p_</a></div><div class="ttdeci">uint32_t *const p_</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00604">RISCVArchSpecificImp.h:604</a></div></div>
<div class="ttc" id="aclassFRMField__RISCV_html_aa58ac7e12dbb7cc93fd5c475f7295ea0"><div class="ttname"><a href="classFRMField__RISCV.html#aa58ac7e12dbb7cc93fd5c475f7295ea0">FRMField_RISCV::FRMField_RISCV</a></div><div class="ttdeci">FRMField_RISCV(etiss::VirtualStruct &amp;parent)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00606">RISCVArchSpecificImp.h:606</a></div></div>
<div class="ttc" id="aclassFRMField__RISCV_html_a4573579a772acf27a19eb73c6c087eea"><div class="ttname"><a href="classFRMField__RISCV.html#a4573579a772acf27a19eb73c6c087eea">FRMField_RISCV::_write</a></div><div class="ttdeci">void _write(uint64_t val) override</div><div class="ttdoc">override this function to implement writes in case of AccessMode::VIRTUAL / AccessMode::PREFER_LAMBDA</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00613">RISCVArchSpecificImp.h:613</a></div></div>
<div class="ttc" id="aclassFRMField__RISCV_html"><div class="ttname"><a href="classFRMField__RISCV.html">FRMField_RISCV</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00602">RISCVArchSpecificImp.h:602</a></div></div>
<div class="ttc" id="anamespaceetiss_html_abd14e7f45415d7f9f2c7026536a6237ca8d9fd163d9fb98c7553986a7c16e02c6"><div class="ttname"><a href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca8d9fd163d9fb98c7553986a7c16e02c6">etiss::FATALERROR</a></div><div class="ttdeci">@ FATALERROR</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00126">Misc.h:126</a></div></div>
<div class="ttc" id="aclassFloatRegField__RISCV_html"><div class="ttname"><a href="classFloatRegField__RISCV.html">FloatRegField_RISCV</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00556">RISCVArchSpecificImp.h:556</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1BitArrayRange_html"><div class="ttname"><a href="classetiss_1_1instr_1_1BitArrayRange.html">etiss::instr::BitArrayRange</a></div><div class="ttdoc">Acts as a view/filter to a BitArray.</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00337">Instruction.h:337</a></div></div>
<div class="ttc" id="astructETISS__CPU_html_a06bc8709b023cbe50c7c594741fd47b4"><div class="ttname"><a href="structETISS__CPU.html#a06bc8709b023cbe50c7c594741fd47b4">ETISS_CPU::instructionPointer</a></div><div class="ttdeci">etiss_uint64 instructionPointer</div><div class="ttdoc">pointer to next instruction.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00092">CPU.h:92</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionContext_html_a8dc02242d6dabef1f1b8279446a6b799"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionContext.html#a8dc02242d6dabef1f1b8279446a6b799">etiss::instr::InstructionContext::instr_width_fully_evaluated_</a></div><div class="ttdeci">bool instr_width_fully_evaluated_</div><div class="ttdoc">if true the length_updater_ function will be called again after instr_width_ bits are available</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00551">Instruction.h:551</a></div></div>
<div class="ttc" id="aclasspcField__RISCV_html_ae5cb6a638a39bc37ceb0bcfedae8c4e8"><div class="ttname"><a href="classpcField__RISCV.html#ae5cb6a638a39bc37ceb0bcfedae8c4e8">pcField_RISCV::pcField_RISCV</a></div><div class="ttdeci">pcField_RISCV(etiss::VirtualStruct &amp;parent)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00568">RISCVArchSpecificImp.h:568</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a0b365435966c2ba620824668ecd09006"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a0b365435966c2ba620824668ecd09006">CAUSE_ILLEGAL_INSTRUCTION</a></div><div class="ttdeci">#define CAUSE_ILLEGAL_INSTRUCTION</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00184">Encoding.h:184</a></div></div>
<div class="ttc" id="aclassFRMField__RISCV_html_a5b1a2a9144b036646f6d7cfb14bfa199"><div class="ttname"><a href="classFRMField__RISCV.html#a5b1a2a9144b036646f6d7cfb14bfa199">FRMField_RISCV::_read</a></div><div class="ttdeci">uint64_t _read() const override</div><div class="ttdoc">override this function to implement reads in case of AccessMode::VIRTUAL / AccessMode::PREFER_LAMBDA</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00612">RISCVArchSpecificImp.h:612</a></div></div>
<div class="ttc" id="anamespaceetiss_html"><div class="ttname"><a href="namespaceetiss.html">etiss</a></div><div class="ttdoc">Page Table Entry (PTE) defines the composition of Page Frame Number (PFN) and relavant flags.</div><div class="ttdef"><b>Definition:</b> <a href="Benchmark_8h_source.html#l00052">Benchmark.h:52</a></div></div>
<div class="ttc" id="aclassetiss_1_1MappedInterruptVector_html"><div class="ttname"><a href="classetiss_1_1MappedInterruptVector.html">etiss::MappedInterruptVector</a></div><div class="ttdoc">template implementation of an InterruptVector that uses integer variables to store interrupt bit valu...</div><div class="ttdef"><b>Definition:</b> <a href="InterruptVector_8h_source.html#l00102">InterruptVector.h:102</a></div></div>
<div class="ttc" id="a386-GCC_8h_html_a414f0173400e449eed05f3d8cc6e72e0"><div class="ttname"><a href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">int32</a></div><div class="ttdeci">etiss_int32 int32</div><div class="ttdef"><b>Definition:</b> <a href="386-GCC_8h_source.html#l00081">386-GCC.h:81</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ad313934ea20c1ab3491e2d52d4ad558b"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ad313934ea20c1ab3491e2d52d4ad558b">CAUSE_USER_ECALL</a></div><div class="ttdeci">#define CAUSE_USER_ECALL</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00190">Encoding.h:190</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1ModedInstructionSet_html_a11e34354ba3d04d12d322c5ca454f0ff"><div class="ttname"><a href="classetiss_1_1instr_1_1ModedInstructionSet.html#a11e34354ba3d04d12d322c5ca454f0ff">etiss::instr::ModedInstructionSet::compile</a></div><div class="ttdeci">bool compile()</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8cpp_source.html#l01206">Instruction.cpp:1206</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionContext_html_a3278e60a3dde3e287185dd02ff054d1d"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">etiss::instr::InstructionContext::is_not_default_width_</a></div><div class="ttdeci">bool is_not_default_width_</div><div class="ttdoc">if true the this instruction is not as long as the width of the variable instruction set</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00548">Instruction.h:548</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ad4b09023ff5bcbb14192e845c0532944"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ad4b09023ff5bcbb14192e845c0532944">MSTATUS_SPP</a></div><div class="ttdeci">#define MSTATUS_SPP</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00054">Encoding.h:54</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a225cb34e3b991318fa87f090cfc3fc5f"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a></div><div class="ttdeci">#define MSTATUS_MIE</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00049">Encoding.h:49</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_ac984aa0e1c086f4460b30644b69bda42"><div class="ttname"><a href="classRISCVArch.html#ac984aa0e1c086f4460b30644b69bda42">RISCVArch::initInstrSet</a></div><div class="ttdeci">virtual void initInstrSet(etiss::instr::ModedInstructionSet &amp;) const</div><div class="ttdoc">This function is called during CPUArch initialization.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00358">RISCVArchSpecificImp.h:358</a></div></div>
<div class="ttc" id="aetiss__test_2ArchImpl_2RISCV_2RISCV_8h_html"><div class="ttname"><a href="etiss__test_2ArchImpl_2RISCV_2RISCV_8h.html">RISCV.h</a></div></div>
<div class="ttc" id="anamespaceetiss_html_abea8444fc010e2490f2486e2ededde88"><div class="ttname"><a href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a></div><div class="ttdeci">Configuration &amp; cfg(const std::string &amp;cfgName)</div><div class="ttdoc">Get reference of the global ETISS configuration object.</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8cpp_source.html#l00560">Misc.cpp:560</a></div></div>
<div class="ttc" id="aRISCVArchSpecificImp_8h_html_ae99cbffa4c5712b973bf328e5bf6cd47"><div class="ttname"><a href="RISCVArchSpecificImp_8h.html#ae99cbffa4c5712b973bf328e5bf6cd47">RISCVISA</a></div><div class="ttdeci">etiss::instr::InstructionCollection RISCVISA(&quot;RISCVISA&quot;, ISA16_RISCVClass, ISA32_RISCVClass, ISA64_RISCVClass)</div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionContext_html_a20ae580b31c2d7f397c7dbfb806c6e4b"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionContext.html#a20ae580b31c2d7f397c7dbfb806c6e4b">etiss::instr::InstructionContext::instr_width_</a></div><div class="ttdeci">unsigned instr_width_</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00550">Instruction.h:550</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_a8189cc902106c49b67d0baa18d38e1a9"><div class="ttname"><a href="classRISCVArch.html#a8189cc902106c49b67d0baa18d38e1a9">RISCVArch::handleException</a></div><div class="ttdeci">virtual etiss::int32 handleException(etiss::int32 code, ETISS_CPU *cpu)</div><div class="ttdoc">This function will be called automatically in order to handling architecure dependent exceptions such...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00078">RISCVArchSpecificImp.h:78</a></div></div>
<div class="ttc" id="anamespaceetiss_html_afd320e98bf6a5e2c0d8ffde5dd28dd35"><div class="ttname"><a href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a></div><div class="ttdeci">void log(Verbosity level, std::string msg)</div><div class="ttdoc">write log message at the given level.</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8cpp_source.html#l00125">Misc.cpp:125</a></div></div>
<div class="ttc" id="aclassetiss_1_1VirtualStruct_html_a93b4b649ad0469b9ec8bfbff9b7913c7"><div class="ttname"><a href="classetiss_1_1VirtualStruct.html#a93b4b649ad0469b9ec8bfbff9b7913c7">etiss::VirtualStruct::allocate</a></div><div class="ttdeci">static std::shared_ptr&lt; VirtualStruct &gt; allocate(void *structure, std::function&lt; void(Field *)&gt; delete_)</div><div class="ttdef"><b>Definition:</b> <a href="VirtualStruct_8cpp_source.html#l00596">VirtualStruct.cpp:596</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_aea484b7219fc38547f7b20c8bf264efe"><div class="ttname"><a href="RISCV_2Encoding_8h.html#aea484b7219fc38547f7b20c8bf264efe">CAUSE_LOAD_PAGE_FAULT</a></div><div class="ttdeci">#define CAUSE_LOAD_PAGE_FAULT</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00195">Encoding.h:195</a></div></div>
<div class="ttc" id="aclassetiss_1_1Configuration_html_a8ff4ddfe1936f2edbda7f85c60a78180"><div class="ttname"><a href="classetiss_1_1Configuration.html#a8ff4ddfe1936f2edbda7f85c60a78180">etiss::Configuration::set</a></div><div class="ttdeci">bool set(const std::string &amp;key, T value)</div><div class="ttdoc">template function to set the value of a configuration key.</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00372">Misc.h:372</a></div></div>
<div class="ttc" id="aclassFloatRegField__RISCV_html_adb99bd64e31b6a563bd4acd55f97263b"><div class="ttname"><a href="classFloatRegField__RISCV.html#adb99bd64e31b6a563bd4acd55f97263b">FloatRegField_RISCV::FloatRegField_RISCV</a></div><div class="ttdeci">FloatRegField_RISCV(etiss::VirtualStruct &amp;parent, int id)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00559">RISCVArchSpecificImp.h:559</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a19461c8df4bce8af932c6bcbcdc302ea"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a19461c8df4bce8af932c6bcbcdc302ea">CAUSE_MACHINE_ECALL</a></div><div class="ttdeci">#define CAUSE_MACHINE_ECALL</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00193">Encoding.h:193</a></div></div>
<div class="ttc" id="aRISCVArch_8h_html"><div class="ttname"><a href="RISCVArch_8h.html">RISCVArch.h</a></div></div>
<div class="ttc" id="atcc__stdlib_2stddef_8h_html_a1be1f6f1e6c132e4c0a037ee1edd6d83"><div class="ttname"><a href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a></div><div class="ttdeci">unsigned int uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="tcc__stdlib_2stddef_8h_source.html#l00023">stddef.h:23</a></div></div>
<div class="ttc" id="aRISCVArchSpecificImp_8h_html_a4ebf30801aad5716c977605980cc4896"><div class="ttname"><a href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a></div><div class="ttdeci">etiss::instr::InstructionGroup ISA16_RISCV(&quot;ISA16_RISCV&quot;, 16)</div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_acacff8f595ef16b915e266c1caf7becc"><div class="ttname"><a href="RISCV_2Encoding_8h.html#acacff8f595ef16b915e266c1caf7becc">CAUSE_FETCH_PAGE_FAULT</a></div><div class="ttdeci">#define CAUSE_FETCH_PAGE_FAULT</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00194">Encoding.h:194</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a2acf460f4ceda869c88c00878cb44314"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a2acf460f4ceda869c88c00878cb44314">MSTATUS_MPP</a></div><div class="ttdeci">#define MSTATUS_MPP</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00056">Encoding.h:56</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_a936a36cbb7ff667bce303d8b8fcf2d3f"><div class="ttname"><a href="classRISCVArch.html#a936a36cbb7ff667bce303d8b8fcf2d3f">RISCVArch::createInterruptVector</a></div><div class="ttdeci">virtual etiss::InterruptVector * createInterruptVector(ETISS_CPU *cpu)</div><div class="ttdoc">If interrupt handling is expected, vector table could be provided to support interrupt triggering.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00659">RISCVArchSpecificImp.h:659</a></div></div>
<div class="ttc" id="anamespaceetiss_html_abd14e7f45415d7f9f2c7026536a6237ca65de6fd07af59a719769cc7309ddb815"><div class="ttname"><a href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca65de6fd07af59a719769cc7309ddb815">etiss::ERROR</a></div><div class="ttdeci">@ ERROR</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00127">Misc.h:127</a></div></div>
<div class="ttc" id="aclassetiss_1_1Plugin_html_a60bc90ce02df6f7a190115a6a0041243"><div class="ttname"><a href="classetiss_1_1Plugin.html#a60bc90ce02df6f7a190115a6a0041243">etiss::Plugin::name_</a></div><div class="ttdeci">std::string name_</div><div class="ttdoc">contains a name that is build from the return value of getPluginName_() + the implemented interfaces ...</div><div class="ttdef"><b>Definition:</b> <a href="Plugin_8h_source.html#l00219">Plugin.h:219</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_aabd6ef7192e2092f6914447d808f838d"><div class="ttname"><a href="RISCV_2Encoding_8h.html#aabd6ef7192e2092f6914447d808f838d">CAUSE_BREAKPOINT</a></div><div class="ttdeci">#define CAUSE_BREAKPOINT</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00185">Encoding.h:185</a></div></div>
<div class="ttc" id="aclassFFLAGSField__RISCV_html_aa32bd32ac6c77a722548c7c3468ad62f"><div class="ttname"><a href="classFFLAGSField__RISCV.html#aa32bd32ac6c77a722548c7c3468ad62f">FFLAGSField_RISCV::_write</a></div><div class="ttdeci">void _write(uint64_t val) override</div><div class="ttdoc">override this function to implement writes in case of AccessMode::VIRTUAL / AccessMode::PREFER_LAMBDA</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00595">RISCVArchSpecificImp.h:595</a></div></div>
<div class="ttc" id="aclassetiss_1_1VirtualStruct_html"><div class="ttname"><a href="classetiss_1_1VirtualStruct.html">etiss::VirtualStruct</a></div><div class="ttdoc">abstract representation of an module of a simulation which could be a embedded device of the cpu of a...</div><div class="ttdef"><b>Definition:</b> <a href="VirtualStruct_8h_source.html#l00139">VirtualStruct.h:139</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ac3c506d6261a143953d856b85a47b707"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ac3c506d6261a143953d856b85a47b707">CAUSE_SUPERVISOR_ECALL</a></div><div class="ttdeci">#define CAUSE_SUPERVISOR_ECALL</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00191">Encoding.h:191</a></div></div>
<div class="ttc" id="aclassFFLAGSField__RISCV_html"><div class="ttname"><a href="classFFLAGSField__RISCV.html">FFLAGSField_RISCV</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00584">RISCVArchSpecificImp.h:584</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_a0a9cf4b3217e56f48280dec5ba597773"><div class="ttname"><a href="classRISCVArch.html#a0a9cf4b3217e56f48280dec5ba597773">RISCVArch::compensateEndianess</a></div><div class="ttdeci">virtual void compensateEndianess(ETISS_CPU *cpu, etiss::instr::BitArray &amp;ba) const</div><div class="ttdoc">Target architecture may have inconsistent endianess.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00510">RISCVArchSpecificImp.h:510</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a651e65251cc54d4a553702e4cf061ca7"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a></div><div class="ttdeci">#define CSR_SSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00159">Encoding.h:159</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ac105f6c51ffa8660f7f4ba7b07acd29c"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ac105f6c51ffa8660f7f4ba7b07acd29c">CAUSE_STORE_PAGE_FAULT</a></div><div class="ttdeci">#define CAUSE_STORE_PAGE_FAULT</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00196">Encoding.h:196</a></div></div>
<div class="ttc" id="anamespaceetiss_html_abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0"><div class="ttname"><a href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0">etiss::VERBOSE</a></div><div class="ttdeci">@ VERBOSE</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00130">Misc.h:130</a></div></div>
<div class="ttc" id="astructRISCV_html"><div class="ttname"><a href="structRISCV.html">RISCV</a></div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00041">RISCV.h:41</a></div></div>
<div class="ttc" id="aclassBaseField__RISCV_html"><div class="ttname"><a href="classBaseField__RISCV.html">BaseField_RISCV</a></div><div class="ttdoc">VirtualStruct for RISCV architecture to faciliate register acess.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00525">RISCVArchSpecificImp.h:525</a></div></div>
<div class="ttc" id="aclassFFLAGSField__RISCV_html_a76d0636d286d7ee99845bd802de06ee1"><div class="ttname"><a href="classFFLAGSField__RISCV.html#a76d0636d286d7ee99845bd802de06ee1">FFLAGSField_RISCV::p_</a></div><div class="ttdeci">uint32_t *const p_</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00586">RISCVArchSpecificImp.h:586</a></div></div>
<div class="ttc" id="atcc__stdlib_2stddef_8h_html_ab03496aa717fb9c7bee01384c245dd05"><div class="ttname"><a href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a></div><div class="ttdeci">unsigned long long int uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="tcc__stdlib_2stddef_8h_source.html#l00027">stddef.h:27</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a3f4df6dc4219593cb6e8bd13d636e844"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a3f4df6dc4219593cb6e8bd13d636e844">MSTATUS_UIE</a></div><div class="ttdeci">#define MSTATUS_UIE</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00046">Encoding.h:46</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a7e69e2d5c3618dc9274a39e57d54de8d"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a7e69e2d5c3618dc9274a39e57d54de8d">CSR_MTVAL</a></div><div class="ttdeci">#define CSR_MTVAL</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00179">Encoding.h:179</a></div></div>
<div class="ttc" id="aarm__acle_8h_html_af0f89e107c8af9af65a3b058fcafc81a"><div class="ttname"><a href="arm__acle_8h.html#af0f89e107c8af9af65a3b058fcafc81a">if</a></div><div class="ttdeci">if(__y==0) return __x</div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1ModedInstructionSet_html"><div class="ttname"><a href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a></div><div class="ttdoc">holds etiss::instr::VariableInstructionSet instances for different modes.</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00814">Instruction.h:814</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_ad39f9e5877730482056cb012126b68d7"><div class="ttname"><a href="classRISCVArch.html#ad39f9e5877730482056cb012126b68d7">RISCVArch::getVirtualStruct</a></div><div class="ttdeci">virtual std::shared_ptr&lt; etiss::VirtualStruct &gt; getVirtualStruct(ETISS_CPU *cpu)</div><div class="ttdoc">get the VirtualStruct of the core to mitigate register access</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00621">RISCVArchSpecificImp.h:621</a></div></div>
<div class="ttc" id="aclassetiss_1_1InterruptVector_html"><div class="ttname"><a href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a></div><div class="ttdoc">interface to set interrupt bits</div><div class="ttdef"><b>Definition:</b> <a href="InterruptVector_8h_source.html#l00069">InterruptVector.h:69</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1VariableInstructionSet_html_aa824c9248e403dab93d0e311dc0ee369"><div class="ttname"><a href="classetiss_1_1instr_1_1VariableInstructionSet.html#aa824c9248e403dab93d0e311dc0ee369">etiss::instr::VariableInstructionSet::length_updater_</a></div><div class="ttdeci">std::function&lt; void(VariableInstructionSet &amp;, InstructionContext &amp;, BitArray &amp;)&gt; length_updater_</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00750">Instruction.h:750</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a312d759269176ae93ace44f2ed5863d2"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a312d759269176ae93ace44f2ed5863d2">CAUSE_STORE_ACCESS</a></div><div class="ttdeci">#define CAUSE_STORE_ACCESS</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00189">Encoding.h:189</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_aa7febff9daeeeebe99516d348b095cf1"><div class="ttname"><a href="RISCV_2Encoding_8h.html#aa7febff9daeeeebe99516d348b095cf1">CAUSE_LOAD_ACCESS</a></div><div class="ttdeci">#define CAUSE_LOAD_ACCESS</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00187">Encoding.h:187</a></div></div>
<div class="ttc" id="aclassFFLAGSField__RISCV_html_a06cbb87e4ebf2724bd2e47d0230c9381"><div class="ttname"><a href="classFFLAGSField__RISCV.html#a06cbb87e4ebf2724bd2e47d0230c9381">FFLAGSField_RISCV::FFLAGSField_RISCV</a></div><div class="ttdeci">FFLAGSField_RISCV(etiss::VirtualStruct &amp;parent)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00588">RISCVArchSpecificImp.h:588</a></div></div>
<div class="ttc" id="aclassetiss_1_1Configuration_html_ad8c43846d16752474dfab08a50e135ad"><div class="ttname"><a href="classetiss_1_1Configuration.html#ad8c43846d16752474dfab08a50e135ad">etiss::Configuration::get</a></div><div class="ttdeci">T get(const std::string &amp;key, T default_, bool *default_used=0)</div><div class="ttdoc">template function to read the value of a configuration key.</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00349">Misc.h:349</a></div></div>
<div class="ttc" id="astructRISCV_html_ae15a4f5fd558c1bad2e49d710541c107"><div class="ttname"><a href="structRISCV.html#ae15a4f5fd558c1bad2e49d710541c107">RISCV::CSR</a></div><div class="ttdeci">etiss_uint32 CSR[4096]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00079">RISCV.h:79</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionCollection_html"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionCollection.html">etiss::instr::InstructionCollection</a></div><div class="ttdoc">maps to ModedInstructionSet</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00858">Instruction.h:858</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionCollection_html_a9540933b96f577488e0a15ce43ebc09e"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionCollection.html#a9540933b96f577488e0a15ce43ebc09e">etiss::instr::InstructionCollection::addTo</a></div><div class="ttdeci">void addTo(ModedInstructionSet &amp;set, bool &amp;ok)</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8cpp_source.html#l01226">Instruction.cpp:1226</a></div></div>
<div class="ttc" id="aCPUCore_8h_html"><div class="ttname"><a href="CPUCore_8h.html">CPUCore.h</a></div><div class="ttdoc">defines main cpu core interface</div></div>
<div class="ttc" id="aclassCSRField_html_a8c33db2f7d4fc2888d653211cbab2aa2"><div class="ttname"><a href="classCSRField.html#a8c33db2f7d4fc2888d653211cbab2aa2">CSRField::CSRField</a></div><div class="ttdeci">CSRField(etiss::VirtualStruct &amp;parent, T *csr, int csrid)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00578">RISCVArchSpecificImp.h:578</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_aaa62902f21282250fd975372f9e5e24e"><div class="ttname"><a href="RISCV_2Encoding_8h.html#aaa62902f21282250fd975372f9e5e24e">CSR_MISA</a></div><div class="ttdeci">#define CSR_MISA</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00170">Encoding.h:170</a></div></div>
<div class="ttc" id="anamespaceetiss_1_1instr_html"><div class="ttname"><a href="namespaceetiss_1_1instr.html">etiss::instr</a></div><div class="ttdef"><b>Definition:</b> <a href="ClassDefs_8h_source.html#l00061">ClassDefs.h:61</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1BitArrayRange_html_ac4b0a05b20a0daa0a1f9152e9a20c71e"><div class="ttname"><a href="classetiss_1_1instr_1_1BitArrayRange.html#ac4b0a05b20a0daa0a1f9152e9a20c71e">etiss::instr::BitArrayRange::read</a></div><div class="ttdeci">I read(const BitArray &amp;ba)</div><div class="ttdoc">reads bits from the range to the return value starting at the lsb.</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8cpp_source.html#l00421">Instruction.cpp:421</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ae447b7b078204874a2606d32097e017a"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ae447b7b078204874a2606d32097e017a">CSR_MIDELEG</a></div><div class="ttdeci">#define CSR_MIDELEG</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00172">Encoding.h:172</a></div></div>
<div class="ttc" id="aRISCVArchSpecificImp_8h_html_ab8cf85cc150c75b46d7a1f5387575c8e"><div class="ttname"><a href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a></div><div class="ttdeci">etiss::instr::InstructionGroup ISA32_RISCV(&quot;ISA32_RISCV&quot;, 32)</div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_afee966c8a48cb4075680eb0cc08ab32e"><div class="ttname"><a href="RISCV_2Encoding_8h.html#afee966c8a48cb4075680eb0cc08ab32e">PRV_M</a></div><div class="ttdeci">#define PRV_M</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00099">Encoding.h:99</a></div></div>
<div class="ttc" id="aclassRegField__RISCV_html_a6a1dfcb32ceef575903da2c3e67970b7"><div class="ttname"><a href="classRegField__RISCV.html#a6a1dfcb32ceef575903da2c3e67970b7">RegField_RISCV::RegField_RISCV</a></div><div class="ttdeci">RegField_RISCV(etiss::VirtualStruct &amp;parent, int id)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00550">RISCVArchSpecificImp.h:550</a></div></div>
<div class="ttc" id="aclassetiss_1_1VirtualStruct_1_1Field_html"><div class="ttname"><a href="classetiss_1_1VirtualStruct_1_1Field.html">etiss::VirtualStruct::Field</a></div><div class="ttdoc">a Field instance represents e.g.</div><div class="ttdef"><b>Definition:</b> <a href="VirtualStruct_8h_source.html#l00148">VirtualStruct.h:148</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:08 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
