Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/VHDL/VHDL/fzycomcase/fzyserial_tb_isim_beh.exe -prj E:/VHDL/VHDL/fzycomcase/fzyserial_tb_beh.prj fzyserial_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/VHDL/VHDL/fzycomcase/sreg.vhd" into library work
Parsing VHDL file "E:/VHDL/VHDL/fzycomcase/reg8.vhd" into library work
Parsing VHDL file "E:/VHDL/VHDL/fzycomcase/decode4.vhd" into library work
Parsing VHDL file "E:/VHDL/VHDL/fzycomcase/ctrl.vhd" into library work
Parsing VHDL file "E:/VHDL/VHDL/fzycomcase/count4.vhd" into library work
Parsing VHDL file "E:/VHDL/VHDL/fzycomcase/fzyserial.vhd" into library work
Parsing VHDL file "E:/VHDL/VHDL/fzycomcase/fzyserial_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling architecture behavioral of entity ctrl [ctrl_default]
Compiling architecture behavioral of entity count4 [count4_default]
Compiling architecture behavioral of entity decode4 [decode4_default]
Compiling architecture behavioral of entity sreg [sreg_default]
Compiling architecture behavioral of entity reg8 [reg8_default]
Compiling architecture behavioral of entity fzycomcase [fzycomcase_default]
Compiling architecture behavior of entity fzyserial_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 16 VHDL Units
Built simulation executable E:/VHDL/VHDL/fzycomcase/fzyserial_tb_isim_beh.exe
Fuse Memory Usage: 33628 KB
Fuse CPU Usage: 749 ms
