
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic.v
# synth_design -part xc7z020clg484-3 -top output_logic -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top output_logic -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 229774 
WARNING: [Synth 8-2306] macro EXPONENT redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic.v:5]
WARNING: [Synth 8-2306] macro MANTISSA redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic.v:6]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1510.773 ; gain = 73.395 ; free physical = 235804 ; free virtual = 304320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic.v:30]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic.v:30]
WARNING: [Synth 8-3331] design output_logic has unconnected port done_eltwise_op
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1539.914 ; gain = 102.535 ; free physical = 235839 ; free virtual = 304355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1539.914 ; gain = 102.535 ; free physical = 235830 ; free virtual = 304347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.910 ; gain = 110.531 ; free physical = 235839 ; free virtual = 304355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.914 ; gain = 118.535 ; free physical = 235830 ; free virtual = 304346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module output_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design output_logic has unconnected port done_eltwise_op
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1700.926 ; gain = 263.547 ; free physical = 235651 ; free virtual = 304168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1700.926 ; gain = 263.547 ; free physical = 235650 ; free virtual = 304167
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1700.926 ; gain = 263.547 ; free physical = 235642 ; free virtual = 304159
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1700.926 ; gain = 263.547 ; free physical = 235650 ; free virtual = 304168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1700.926 ; gain = 263.547 ; free physical = 235650 ; free virtual = 304168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1700.926 ; gain = 263.547 ; free physical = 235650 ; free virtual = 304168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1700.926 ; gain = 263.547 ; free physical = 235650 ; free virtual = 304168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1700.926 ; gain = 263.547 ; free physical = 235650 ; free virtual = 304168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1700.926 ; gain = 263.547 ; free physical = 235650 ; free virtual = 304168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     2|
|4     |LUT4 |     5|
|5     |LUT5 |     9|
|6     |LUT6 |     8|
|7     |FDRE |    83|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   111|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1700.926 ; gain = 263.547 ; free physical = 235646 ; free virtual = 304163
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1700.926 ; gain = 263.547 ; free physical = 235652 ; free virtual = 304169
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1700.926 ; gain = 263.547 ; free physical = 235663 ; free virtual = 304180
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.082 ; gain = 0.000 ; free physical = 235553 ; free virtual = 304071
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1846.082 ; gain = 408.801 ; free physical = 235606 ; free virtual = 304123
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2389.723 ; gain = 543.641 ; free physical = 235081 ; free virtual = 303598
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.723 ; gain = 0.000 ; free physical = 235080 ; free virtual = 303598
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.734 ; gain = 0.000 ; free physical = 235069 ; free virtual = 303586
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2476.770 ; gain = 0.000 ; free physical = 238902 ; free virtual = 307295

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17343429a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.770 ; gain = 0.000 ; free physical = 238902 ; free virtual = 307295

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17343429a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2476.770 ; gain = 0.000 ; free physical = 238975 ; free virtual = 307368
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17343429a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2476.770 ; gain = 0.000 ; free physical = 238975 ; free virtual = 307368
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17343429a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2476.770 ; gain = 0.000 ; free physical = 238975 ; free virtual = 307368
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17343429a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2476.770 ; gain = 0.000 ; free physical = 238975 ; free virtual = 307368
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17343429a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2476.770 ; gain = 0.000 ; free physical = 238976 ; free virtual = 307368
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17343429a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2476.770 ; gain = 0.000 ; free physical = 238976 ; free virtual = 307368
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.770 ; gain = 0.000 ; free physical = 238975 ; free virtual = 307368
Ending Logic Optimization Task | Checksum: 17343429a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2476.770 ; gain = 0.000 ; free physical = 238975 ; free virtual = 307368

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17343429a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2476.770 ; gain = 0.000 ; free physical = 238974 ; free virtual = 307367

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17343429a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.770 ; gain = 0.000 ; free physical = 238974 ; free virtual = 307367

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.770 ; gain = 0.000 ; free physical = 238974 ; free virtual = 307367
Ending Netlist Obfuscation Task | Checksum: 17343429a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.770 ; gain = 0.000 ; free physical = 238974 ; free virtual = 307367
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2476.770 ; gain = 0.000 ; free physical = 238974 ; free virtual = 307367
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 17343429a
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module output_logic ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2492.750 ; gain = 0.000 ; free physical = 238959 ; free virtual = 307352
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.750 ; gain = 0.000 ; free physical = 238951 ; free virtual = 307343
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.850 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2497.750 ; gain = 5.000 ; free physical = 238929 ; free virtual = 307322
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2675.910 ; gain = 183.160 ; free physical = 238936 ; free virtual = 307329
Power optimization passes: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2675.910 ; gain = 183.160 ; free physical = 238936 ; free virtual = 307329

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238944 ; free virtual = 307337


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design output_logic ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 83
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 17343429a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238944 ; free virtual = 307337
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 17343429a
Power optimization: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2675.910 ; gain = 199.141 ; free physical = 238951 ; free virtual = 307343
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27973880 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17343429a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238985 ; free virtual = 307378
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 17343429a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238985 ; free virtual = 307378
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 17343429a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238986 ; free virtual = 307379
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 17343429a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238986 ; free virtual = 307379
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17343429a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238986 ; free virtual = 307379

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238986 ; free virtual = 307379
Ending Netlist Obfuscation Task | Checksum: 17343429a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238986 ; free virtual = 307379
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238912 ; free virtual = 307300
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e3ba2b26

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238912 ; free virtual = 307300
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238912 ; free virtual = 307299

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 58cec101

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238889 ; free virtual = 307277

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a3230710

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238891 ; free virtual = 307279

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a3230710

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238892 ; free virtual = 307279
Phase 1 Placer Initialization | Checksum: a3230710

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238891 ; free virtual = 307279

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1505c273f

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238895 ; free virtual = 307283

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238986 ; free virtual = 307374

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 136696eed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238986 ; free virtual = 307374
Phase 2 Global Placement | Checksum: 13e52862b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238989 ; free virtual = 307377

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13e52862b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238989 ; free virtual = 307377

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 113348749

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238989 ; free virtual = 307377

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 81be1760

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238988 ; free virtual = 307375

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 81be1760

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238988 ; free virtual = 307375

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e958b834

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238996 ; free virtual = 307384

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cdd0b326

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238996 ; free virtual = 307384

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cdd0b326

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238997 ; free virtual = 307384
Phase 3 Detail Placement | Checksum: 1cdd0b326

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238997 ; free virtual = 307384

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ad823900

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: ad823900

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 239012 ; free virtual = 307400
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.719. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e42bc8be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 239012 ; free virtual = 307400
Phase 4.1 Post Commit Optimization | Checksum: e42bc8be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 239012 ; free virtual = 307400

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e42bc8be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 239013 ; free virtual = 307401

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e42bc8be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 239013 ; free virtual = 307401

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 239013 ; free virtual = 307401
Phase 4.4 Final Placement Cleanup | Checksum: 188c33236

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 239013 ; free virtual = 307401
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 188c33236

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 239013 ; free virtual = 307401
Ending Placer Task | Checksum: 151fda2db

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 239027 ; free virtual = 307415
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 239027 ; free virtual = 307415
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 239018 ; free virtual = 307406
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 239093 ; free virtual = 307481
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 239098 ; free virtual = 307488
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ac73e4e4 ConstDB: 0 ShapeSum: a589bdf7 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_eltwise_op" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_eltwise_op". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "address_mat_c[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 81477e13

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238599 ; free virtual = 306971
Post Restoration Checksum: NetGraph: 1a73364 NumContArr: 7fa04aaf Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 81477e13

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238591 ; free virtual = 306963

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 81477e13

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238570 ; free virtual = 306942

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 81477e13

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238570 ; free virtual = 306942
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1487eca02

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238515 ; free virtual = 306887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.843  | TNS=0.000  | WHS=0.117  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2024b4e02

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238524 ; free virtual = 306896

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1dd5616af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238540 ; free virtual = 306912

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.597  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 4fb6eb5a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238541 ; free virtual = 306913
Phase 4 Rip-up And Reroute | Checksum: 4fb6eb5a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238541 ; free virtual = 306913

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 4fb6eb5a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238541 ; free virtual = 306912

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 4fb6eb5a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238541 ; free virtual = 306912
Phase 5 Delay and Skew Optimization | Checksum: 4fb6eb5a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238541 ; free virtual = 306912

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 95311e1f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238539 ; free virtual = 306911
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.597  | TNS=0.000  | WHS=0.184  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 95311e1f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238539 ; free virtual = 306911
Phase 6 Post Hold Fix | Checksum: 95311e1f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238539 ; free virtual = 306911

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00248524 %
  Global Horizontal Routing Utilization  = 0.00219743 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 50d25247

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238529 ; free virtual = 306901

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 50d25247

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238527 ; free virtual = 306899

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d8515606

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238527 ; free virtual = 306899

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.597  | TNS=0.000  | WHS=0.184  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d8515606

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238528 ; free virtual = 306899
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238559 ; free virtual = 306931

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238559 ; free virtual = 306931
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238558 ; free virtual = 306929
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238565 ; free virtual = 306939
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 238565 ; free virtual = 306939
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2716.371 ; gain = 0.000 ; free physical = 238167 ; free virtual = 306530
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 01:03:40 2022...
