TILE,N_term_RAM_IO,,,,,,,,,,,,,,,,,
#direction,source_name,X-offset,Y-offset,destination_name,wires,,,,,,,,,,,,,
NORTH,NULL,0,-1,N1END,4,,,,,,,,,,,,,
NORTH,NULL,0,-1,N2MID,8,,,,,,,,,,,,,
NORTH,NULL,0,-1,N2END,8,,,,,,,,,,,,,
NORTH,NULL,0,-4,N4END,4,,,,,,,,,,,,,
SOUTH,S1BEG,0,1,NULL,4,,,,,,,,,,,,,
SOUTH,S2BEG,0,1,NULL,8,,,,,,,,,,,,,
SOUTH,S2BEGb,0,1,NULL,8,,,,,,,,,,,,,
SOUTH,S4BEG,0,4,NULL,4,,,,,,,,,,,,,
MATRIX,./N_term_RAM_IO_switch_matrix.list,,,,,,,,,,,,,,,,,
EndTILE,,,,,,,,,,,,,,,,,,
