Release 11.4 - xst L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: prsq.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "prsq.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "prsq"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : prsq
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : prsq.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//pdc-srv/alaouia/i2/PR202/prsq/image.vhd" in Library work.
Architecture content of Entity image is up to date.
Compiling vhdl file "//pdc-srv/alaouia/i2/PR202/prsq/codepage.vhd" in Library work.
Architecture content of Entity codepage_rom is up to date.
Compiling vhdl file "//pdc-srv/alaouia/i2/PR202/prsq/barre.vhd" in Library work.
Architecture k of Entity barre is up to date.
Compiling vhdl file "//pdc-srv/alaouia/i2/PR202/prsq/ball.vhd" in Library work.
Architecture k of Entity ball is up to date.
Compiling vhdl file "//pdc-srv/alaouia/i2/PR202/prsq/led.vhd" in Library work.
Architecture k of Entity led is up to date.
Compiling vhdl file "//pdc-srv/alaouia/i2/PR202/prsq/codeball.vhd" in Library work.
Architecture content of Entity ball_rom is up to date.
Compiling vhdl file "//pdc-srv/alaouia/i2/PR202/prsq/clkgen.vhd" in Library work.
Architecture k of Entity clkgen is up to date.
Compiling vhdl file "//pdc-srv/alaouia/i2/PR202/prsq/signalsync.vhd" in Library work.
Architecture k of Entity signalsync is up to date.
Compiling vhdl file "//pdc-srv/alaouia/i2/PR202/prsq/affiche.vhd" in Library work.
Entity <affiche> compiled.
Entity <affiche> (Architecture <k>) compiled.
Compiling vhdl file "//pdc-srv/alaouia/i2/PR202/prsq/text.vhd" in Library work.
Architecture k of Entity text is up to date.
Compiling vhdl file "//pdc-srv/alaouia/i2/PR202/prsq/ps2_rx.vhd" in Library work.
Architecture k of Entity ps2_rx is up to date.
Compiling vhdl file "//pdc-srv/alaouia/i2/PR202/prsq/sound.vhd" in Library work.
Architecture k of Entity sound is up to date.
Compiling vhdl file "//pdc-srv/alaouia/i2/PR202/prsq/home.vhd" in Library work.
Architecture k of Entity home is up to date.
Compiling vhdl file "//pdc-srv/alaouia/i2/PR202/prsq/prsq.vhd" in Library work.
Architecture archi of Entity prsq is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <prsq> in library <work> (architecture <archi>).

Analyzing hierarchy for entity <clkgen> in library <work> (architecture <k>) with generics.
	A = 50000
	N = 250000

Analyzing hierarchy for entity <signalsync> in library <work> (architecture <k>).

Analyzing hierarchy for entity <affiche> in library <work> (architecture <k>) with generics.
	N = 1000000000

Analyzing hierarchy for entity <text> in library <work> (architecture <k>).

Analyzing hierarchy for entity <ps2_rx> in library <work> (architecture <k>).

Analyzing hierarchy for entity <sound> in library <work> (architecture <k>).

Analyzing hierarchy for entity <home> in library <work> (architecture <k>).

Analyzing hierarchy for entity <barre> in library <work> (architecture <k>).

Analyzing hierarchy for entity <ball> in library <work> (architecture <k>).

Analyzing hierarchy for entity <led> in library <work> (architecture <k>).

Analyzing hierarchy for entity <ball_rom> in library <work> (architecture <content>).

Analyzing hierarchy for entity <codepage_rom> in library <work> (architecture <content>).

Analyzing hierarchy for entity <image> in library <work> (architecture <content>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <prsq> in library <work> (Architecture <archi>).
Entity <prsq> analyzed. Unit <prsq> generated.

Analyzing generic Entity <clkgen> in library <work> (Architecture <k>).
	A = 50000
	N = 250000
Entity <clkgen> analyzed. Unit <clkgen> generated.

Analyzing Entity <signalsync> in library <work> (Architecture <k>).
Entity <signalsync> analyzed. Unit <signalsync> generated.

Analyzing generic Entity <affiche> in library <work> (Architecture <k>).
	N = 1000000000
Entity <affiche> analyzed. Unit <affiche> generated.

Analyzing Entity <barre> in library <work> (Architecture <k>).
Entity <barre> analyzed. Unit <barre> generated.

Analyzing Entity <ball> in library <work> (Architecture <k>).
Entity <ball> analyzed. Unit <ball> generated.

Analyzing Entity <led> in library <work> (Architecture <k>).
Entity <led> analyzed. Unit <led> generated.

Analyzing Entity <ball_rom> in library <work> (Architecture <content>).
Entity <ball_rom> analyzed. Unit <ball_rom> generated.

Analyzing Entity <text> in library <work> (Architecture <k>).
Entity <text> analyzed. Unit <text> generated.

Analyzing Entity <codepage_rom> in library <work> (Architecture <content>).
Entity <codepage_rom> analyzed. Unit <codepage_rom> generated.

Analyzing Entity <ps2_rx> in library <work> (Architecture <k>).
Entity <ps2_rx> analyzed. Unit <ps2_rx> generated.

Analyzing Entity <sound> in library <work> (Architecture <k>).
Entity <sound> analyzed. Unit <sound> generated.

Analyzing Entity <home> in library <work> (Architecture <k>).
Entity <home> analyzed. Unit <home> generated.

Analyzing Entity <image> in library <work> (Architecture <content>).
Entity <image> analyzed. Unit <image> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clkgen>.
    Related source file is "//pdc-srv/alaouia/i2/PR202/prsq/clkgen.vhd".
    Found 1-bit register for signal <clk_100hz>.
    Found 1-bit register for signal <clk_1khz>.
    Found 18-bit comparator less for signal <clk_100hz$cmp_lt0000> created at line 78.
    Found 16-bit comparator less for signal <clk_1khz$cmp_lt0000> created at line 71.
    Found 1-bit register for signal <clk_s>.
    Found 16-bit up counter for signal <counter>.
    Found 18-bit up counter for signal <counter2>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clkgen> synthesized.


Synthesizing Unit <signalsync>.
    Related source file is "//pdc-srv/alaouia/i2/PR202/prsq/signalsync.vhd".
    Found 11-bit register for signal <h_count>.
    Found 11-bit adder for signal <h_count_in$addsub0000> created at line 53.
    Found 12-bit comparator less for signal <h_sync$cmp_lt0000> created at line 62.
    Found 11-bit register for signal <v_count>.
    Found 11-bit adder for signal <v_count_in$addsub0000> created at line 57.
    Found 12-bit comparator less for signal <v_count_in$cmp_lt0000> created at line 57.
    Found 12-bit comparator less for signal <v_count_in$cmp_lt0001> created at line 57.
    Found 12-bit comparator less for signal <v_sync$cmp_lt0000> created at line 63.
    Found 12-bit comparator greatequal for signal <video_h_on$cmp_ge0000> created at line 67.
    Found 12-bit comparator lessequal for signal <video_h_on$cmp_le0000> created at line 67.
    Found 12-bit comparator greatequal for signal <video_v_on$cmp_ge0000> created at line 68.
    Found 12-bit comparator lessequal for signal <video_v_on$cmp_le0000> created at line 68.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <signalsync> synthesized.


Synthesizing Unit <ps2_rx>.
    Related source file is "//pdc-srv/alaouia/i2/PR202/prsq/ps2_rx.vhd".
    Found 11-bit register for signal <b_reg1>.
    Found 11-bit register for signal <b_reg2>.
    Found 1-bit register for signal <f_ps2c_reg>.
    Found 8-bit register for signal <filter_reg>.
    Summary:
	inferred  31 D-type flip-flop(s).
Unit <ps2_rx> synthesized.


Synthesizing Unit <sound>.
    Related source file is "//pdc-srv/alaouia/i2/PR202/prsq/sound.vhd".
Unit <sound> synthesized.


Synthesizing Unit <barre>.
    Related source file is "//pdc-srv/alaouia/i2/PR202/prsq/barre.vhd".
    Found 11-bit updown accumulator for signal <pos>.
    Found 12-bit comparator greatequal for signal <pos$cmp_ge0000> created at line 50.
    Found 12-bit comparator lessequal for signal <pos$cmp_le0000> created at line 51.
    Found 12-bit comparator less for signal <pos$cmp_lt0000> created at line 50.
    Found 11-bit updown accumulator for signal <pos2>.
    Found 12-bit comparator greatequal for signal <pos2$cmp_ge0000> created at line 68.
    Found 12-bit comparator lessequal for signal <pos2$cmp_le0000> created at line 69.
    Found 12-bit comparator less for signal <pos2$cmp_lt0000> created at line 68.
    Summary:
	inferred   2 Accumulator(s).
	inferred   6 Comparator(s).
Unit <barre> synthesized.


Synthesizing Unit <ball>.
    Related source file is "//pdc-srv/alaouia/i2/PR202/prsq/ball.vhd".
    Found finite state machine <FSM_0> for signal <present>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 11                                             |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <valeur_incr>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 47379                                          |
    | Inputs             | 30                                             |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | valeur_incr$not0000       (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 01000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit comparator greater for signal <ball_missed$cmp_gt0000> created at line 247.
    Found 12-bit comparator less for signal <ball_missed$cmp_lt0000> created at line 247.
    Found 11-bit adder for signal <onbarre$add0000> created at line 243.
    Found 12-bit comparator greater for signal <onbarre$cmp_gt0000> created at line 243.
    Found 11-bit subtractor for signal <onbarre$sub0000> created at line 243.
    Found 11-bit adder for signal <onbarre2$add0000> created at line 244.
    Found 12-bit comparator less for signal <onbarre2$cmp_lt0000> created at line 244.
    Found 11-bit subtractor for signal <onbarre2$sub0000> created at line 244.
    Found 12-bit comparator greater for signal <present$cmp_gt0000> created at line 94.
    Found 12-bit comparator greater for signal <present$cmp_gt0001> created at line 105.
    Found 12-bit comparator less for signal <present$cmp_lt0000> created at line 95.
    Found 12-bit comparator less for signal <present$cmp_lt0001> created at line 99.
    Found 12-bit comparator less for signal <present$cmp_lt0002> created at line 100.
    Found 8-bit register for signal <score>.
    Found 4-bit adder for signal <score_next_3_0$add0000> created at line 106.
    Found 4-bit adder for signal <score_next_7_4$add0000> created at line 96.
    Found 11-bit adder for signal <valeur_incr$add0000> created at line 192.
    Found 11-bit adder for signal <valeur_incr$add0001> created at line 200.
    Found 11-bit adder for signal <valeur_incr$add0002> created at line 161.
    Found 11-bit adder for signal <valeur_incr$add0003> created at line 169.
    Found 11-bit comparator greatequal for signal <valeur_incr$cmp_ge0000> created at line 188.
    Found 11-bit comparator greatequal for signal <valeur_incr$cmp_ge0001> created at line 195.
    Found 12-bit comparator greatequal for signal <valeur_incr$cmp_ge0002> created at line 154.
    Found 11-bit comparator greatequal for signal <valeur_incr$cmp_ge0003> created at line 157.
    Found 11-bit comparator greatequal for signal <valeur_incr$cmp_ge0004> created at line 164.
    Found 11-bit comparator greater for signal <valeur_incr$cmp_gt0000> created at line 185.
    Found 11-bit comparator greater for signal <valeur_incr$cmp_gt0001> created at line 192.
    Found 11-bit comparator greater for signal <valeur_incr$cmp_gt0002> created at line 200.
    Found 11-bit comparator greater for signal <valeur_incr$cmp_gt0003> created at line 154.
    Found 11-bit comparator greater for signal <valeur_incr$cmp_gt0004> created at line 161.
    Found 11-bit comparator greater for signal <valeur_incr$cmp_gt0005> created at line 169.
    Found 12-bit comparator lessequal for signal <valeur_incr$cmp_le0000> created at line 185.
    Found 11-bit comparator lessequal for signal <valeur_incr$cmp_le0001> created at line 185.
    Found 11-bit comparator lessequal for signal <valeur_incr$cmp_le0003> created at line 188.
    Found 11-bit comparator lessequal for signal <valeur_incr$cmp_le0004> created at line 192.
    Found 11-bit comparator lessequal for signal <valeur_incr$cmp_le0005> created at line 200.
    Found 11-bit comparator lessequal for signal <valeur_incr$cmp_le0006> created at line 154.
    Found 11-bit comparator lessequal for signal <valeur_incr$cmp_le0007> created at line 157.
    Found 11-bit comparator lessequal for signal <valeur_incr$cmp_le0008> created at line 161.
    Found 11-bit comparator lessequal for signal <valeur_incr$cmp_le0009> created at line 169.
    Found 11-bit comparator less for signal <valeur_incr$cmp_lt0000> created at line 195.
    Found 11-bit comparator less for signal <valeur_incr$cmp_lt0001> created at line 164.
    Found 11-bit subtractor for signal <valeur_incr$sub0000> created at line 188.
    Found 11-bit subtractor for signal <valeur_incr$sub0001> created at line 195.
    Found 11-bit subtractor for signal <valeur_incr$sub0002> created at line 157.
    Found 11-bit subtractor for signal <valeur_incr$sub0003> created at line 164.
    Found 11-bit register for signal <x>.
    Found 11-bit addsub for signal <x$addsub0000>.
    Found 11-bit register for signal <y>.
    Found 11-bit addsub for signal <y$addsub0000>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred  16 Adder/Subtractor(s).
	inferred  31 Comparator(s).
Unit <ball> synthesized.


Synthesizing Unit <led>.
    Related source file is "//pdc-srv/alaouia/i2/PR202/prsq/led.vhd".
    Found 16x8-bit ROM for signal <led_out>.
    Summary:
	inferred   1 ROM(s).
Unit <led> synthesized.


Synthesizing Unit <ball_rom>.
    Related source file is "//pdc-srv/alaouia/i2/PR202/prsq/codeball.vhd".
    Found 16x16-bit ROM for signal <data$rom0000> created at line 35.
    Summary:
	inferred   1 ROM(s).
Unit <ball_rom> synthesized.


Synthesizing Unit <codepage_rom>.
    Related source file is "//pdc-srv/alaouia/i2/PR202/prsq/codepage.vhd".
    Found 512x8-bit ROM for signal <data$rom0000> created at line 594.
    Summary:
	inferred   1 ROM(s).
Unit <codepage_rom> synthesized.


Synthesizing Unit <image>.
    Related source file is "//pdc-srv/alaouia/i2/PR202/prsq/image.vhd".
    Found 32x128-bit ROM for signal <data$rom0000> created at line 54.
    Summary:
	inferred   1 ROM(s).
Unit <image> synthesized.


Synthesizing Unit <affiche>.
    Related source file is "//pdc-srv/alaouia/i2/PR202/prsq/affiche.vhd".
    Found 9-bit register for signal <rgb>.
    Found 4-bit subtractor for signal <ball_addr>.
    Found 4-bit subtractor for signal <ball_addr$addsub0000> created at line 178.
    Found 1-bit 16-to-1 multiplexer for signal <ball_bit>.
    Found 4-bit subtractor for signal <ball_col>.
    Found 4-bit subtractor for signal <ball_col$addsub0000> created at line 179.
    Found 11-bit subtractor for signal <barre_on$addsub0000> created at line 158.
    Found 11-bit adder for signal <barre_on$addsub0001> created at line 158.
    Found 11-bit subtractor for signal <barre_on$addsub0002> created at line 158.
    Found 11-bit comparator greatequal for signal <barre_on$cmp_ge0000> created at line 158.
    Found 11-bit comparator greatequal for signal <barre_on$cmp_ge0001> created at line 158.
    Found 11-bit comparator lessequal for signal <barre_on$cmp_le0000> created at line 158.
    Found 11-bit comparator lessequal for signal <barre_on$cmp_le0001> created at line 158.
    Found 11-bit subtractor for signal <barre_on2$addsub0000> created at line 164.
    Found 11-bit adder for signal <barre_on2$addsub0001> created at line 164.
    Found 11-bit subtractor for signal <barre_on2$addsub0002> created at line 164.
    Found 11-bit comparator greatequal for signal <barre_on2$cmp_ge0000> created at line 164.
    Found 11-bit comparator greatequal for signal <barre_on2$cmp_ge0001> created at line 164.
    Found 11-bit comparator lessequal for signal <barre_on2$cmp_le0000> created at line 164.
    Found 11-bit comparator lessequal for signal <barre_on2$cmp_le0001> created at line 164.
    Found 30-bit register for signal <counter>.
    Found 30-bit adder for signal <counter$addsub0000> created at line 86.
    Found 1-bit register for signal <home_over>.
    Found 30-bit comparator lessequal for signal <home_over$cmp_le0000> created at line 89.
    Found 11-bit subtractor for signal <in_ball_on$addsub0000> created at line 172.
    Found 11-bit adder for signal <in_ball_on$addsub0001> created at line 172.
    Found 11-bit subtractor for signal <in_ball_on$addsub0002> created at line 172.
    Found 11-bit subtractor for signal <in_ball_on$addsub0003> created at line 172.
    Found 11-bit adder for signal <in_ball_on$addsub0004> created at line 172.
    Found 11-bit subtractor for signal <in_ball_on$addsub0005> created at line 172.
    Found 11-bit comparator greatequal for signal <in_ball_on$cmp_ge0000> created at line 172.
    Found 11-bit comparator greatequal for signal <in_ball_on$cmp_ge0001> created at line 172.
    Found 11-bit comparator lessequal for signal <in_ball_on$cmp_le0000> created at line 172.
    Found 11-bit comparator lessequal for signal <in_ball_on$cmp_le0001> created at line 172.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred  17 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <affiche> synthesized.


Synthesizing Unit <text>.
    Related source file is "//pdc-srv/alaouia/i2/PR202/prsq/text.vhd".
    Using one-hot encoding for signal <message_on>.
    Found 1-bit 8-to-1 multiplexer for signal <font_pixel>.
    Found 9-bit adder for signal <font_addr$add0000> created at line 130.
    Found 9-bit adder for signal <font_addr$add0001> created at line 130.
    Found 9-bit adder for signal <font_addr$addsub0000>.
    Found 9-bit adder for signal <font_addr$addsub0001> created at line 130.
    Found 12-bit comparator greatequal for signal <message_on$cmp_ge0000> created at line 52.
    Found 12-bit comparator greatequal for signal <message_on$cmp_ge0001> created at line 52.
    Found 12-bit comparator greatequal for signal <message_on$cmp_ge0002> created at line 52.
    Found 12-bit comparator greater for signal <message_on$cmp_gt0000> created at line 52.
    Found 12-bit comparator greater for signal <message_on$cmp_gt0001> created at line 52.
    Found 12-bit comparator greater for signal <message_on$cmp_gt0002> created at line 52.
    Found 12-bit comparator greater for signal <message_on$cmp_gt0003> created at line 52.
    Found 12-bit comparator greater for signal <message_on$cmp_gt0004> created at line 52.
    Found 12-bit comparator lessequal for signal <message_on$cmp_le0000> created at line 52.
    Found 12-bit comparator lessequal for signal <message_on$cmp_le0001> created at line 52.
    Found 12-bit comparator lessequal for signal <message_on$cmp_le0002> created at line 52.
    Found 12-bit comparator lessequal for signal <message_on$cmp_le0003> created at line 52.
    Found 12-bit comparator lessequal for signal <message_on$cmp_le0004> created at line 52.
    Found 12-bit comparator lessequal for signal <message_on$cmp_le0005> created at line 52.
    Found 12-bit comparator lessequal for signal <message_on$cmp_le0006> created at line 52.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <text> synthesized.


Synthesizing Unit <home>.
    Related source file is "//pdc-srv/alaouia/i2/PR202/prsq/home.vhd".
    Found 5-bit subtractor for signal <img_addr>.
    Found 1-bit 128-to-1 multiplexer for signal <img_bit>.
    Found 11-bit comparator greatequal for signal <in_img_on$cmp_ge0000> created at line 55.
    Found 11-bit comparator greatequal for signal <in_img_on$cmp_ge0001> created at line 55.
    Found 11-bit comparator lessequal for signal <in_img_on$cmp_le0000> created at line 55.
    Found 11-bit comparator lessequal for signal <in_img_on$cmp_le0001> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <home> synthesized.


Synthesizing Unit <prsq>.
    Related source file is "//pdc-srv/alaouia/i2/PR202/prsq/prsq.vhd".
Unit <prsq> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x16-bit ROM                                         : 1
 16x8-bit ROM                                          : 1
 32x128-bit ROM                                        : 1
 512x8-bit ROM                                         : 1
# Adders/Subtractors                                   : 40
 11-bit adder                                          : 12
 11-bit addsub                                         : 2
 11-bit subtractor                                     : 14
 30-bit adder                                          : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 4
 5-bit subtractor                                      : 1
 9-bit adder                                           : 4
# Counters                                             : 2
 16-bit up counter                                     : 1
 18-bit up counter                                     : 1
# Accumulators                                         : 2
 11-bit updown accumulator                             : 2
# Registers                                            : 15
 1-bit register                                        : 5
 11-bit register                                       : 6
 30-bit register                                       : 1
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 79
 11-bit comparator greatequal                          : 12
 11-bit comparator greater                             : 6
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 16
 12-bit comparator greatequal                          : 8
 12-bit comparator greater                             : 9
 12-bit comparator less                                : 11
 12-bit comparator lessequal                           : 12
 16-bit comparator less                                : 1
 18-bit comparator less                                : 1
 30-bit comparator lessequal                           : 1
# Multiplexers                                         : 3
 1-bit 128-to-1 multiplexer                            : 1
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <rgb_mod/ball/valeur_incr/FSM> on signal <valeur_incr[1:7]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 01000000 | 0000001
 10000000 | 0000010
 01010101 | 0000100
 01000110 | 0001000
 10000010 | 0010000
 00101000 | 0100000
 01110001 | 1000000
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <rgb_mod/ball/present/FSM> on signal <present[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 start | 00000001
 hold  | 00000010
 play  | 00001000
 over  | 00000100
 p00   | 01000000
 p01   | 00010000
 p10   | 10000000
 p11   | 00100000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 4
 16x16-bit ROM                                         : 1
 16x8-bit ROM                                          : 1
 32x128-bit ROM                                        : 1
 512x8-bit ROM                                         : 1
# Adders/Subtractors                                   : 40
 11-bit adder                                          : 12
 11-bit addsub                                         : 2
 11-bit subtractor                                     : 14
 30-bit adder                                          : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 4
 5-bit subtractor                                      : 1
 9-bit adder                                           : 4
# Counters                                             : 2
 16-bit up counter                                     : 1
 18-bit up counter                                     : 1
# Accumulators                                         : 2
 11-bit updown accumulator                             : 2
# Registers                                            : 126
 Flip-Flops                                            : 126
# Comparators                                          : 79
 11-bit comparator greatequal                          : 12
 11-bit comparator greater                             : 6
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 16
 12-bit comparator greatequal                          : 8
 12-bit comparator greater                             : 9
 12-bit comparator less                                : 11
 12-bit comparator lessequal                           : 12
 16-bit comparator less                                : 1
 18-bit comparator less                                : 1
 30-bit comparator lessequal                           : 1
# Multiplexers                                         : 3
 1-bit 128-to-1 multiplexer                            : 1
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <rgb_7> in Unit <affiche> is equivalent to the following FF/Latch, which will be removed : <rgb_8> 
INFO:Xst:2261 - The FF/Latch <rgb_4> in Unit <affiche> is equivalent to the following FF/Latch, which will be removed : <rgb_5> 
INFO:Xst:2261 - The FF/Latch <rgb_0> in Unit <affiche> is equivalent to the following FF/Latch, which will be removed : <rgb_2> 

Optimizing unit <prsq> ...

Optimizing unit <clkgen> ...

Optimizing unit <signalsync> ...

Optimizing unit <ps2_rx> ...

Optimizing unit <barre> ...

Optimizing unit <ball> ...

Optimizing unit <text> ...

Optimizing unit <home> ...

Optimizing unit <affiche> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block prsq, actual ratio is 97.
FlipFlop vga_sync/h_count_0 has been replicated 1 time(s)
FlipFlop vga_sync/h_count_1 has been replicated 1 time(s)
FlipFlop vga_sync/h_count_10 has been replicated 1 time(s)
FlipFlop vga_sync/h_count_2 has been replicated 1 time(s)
FlipFlop vga_sync/h_count_3 has been replicated 1 time(s)
FlipFlop vga_sync/h_count_4 has been replicated 1 time(s)
FlipFlop vga_sync/h_count_5 has been replicated 1 time(s)
FlipFlop vga_sync/h_count_6 has been replicated 1 time(s)
FlipFlop vga_sync/h_count_7 has been replicated 1 time(s)
FlipFlop vga_sync/h_count_8 has been replicated 1 time(s)
FlipFlop vga_sync/h_count_9 has been replicated 1 time(s)
FlipFlop vga_sync/v_count_0 has been replicated 1 time(s)
FlipFlop vga_sync/v_count_1 has been replicated 1 time(s)
FlipFlop vga_sync/v_count_10 has been replicated 1 time(s)
FlipFlop vga_sync/v_count_2 has been replicated 1 time(s)
FlipFlop vga_sync/v_count_3 has been replicated 1 time(s)
FlipFlop vga_sync/v_count_5 has been replicated 1 time(s)
FlipFlop vga_sync/v_count_6 has been replicated 1 time(s)
FlipFlop vga_sync/v_count_7 has been replicated 1 time(s)
FlipFlop vga_sync/v_count_8 has been replicated 1 time(s)
FlipFlop vga_sync/v_count_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 215
 Flip-Flops                                            : 215

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : prsq.ngr
Top Level Output File Name         : prsq
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 2801
#      GND                         : 1
#      INV                         : 85
#      LUT1                        : 144
#      LUT2                        : 356
#      LUT2_D                      : 14
#      LUT2_L                      : 6
#      LUT3                        : 271
#      LUT3_D                      : 19
#      LUT3_L                      : 8
#      LUT4                        : 691
#      LUT4_D                      : 52
#      LUT4_L                      : 30
#      MUXCY                       : 637
#      MUXF5                       : 147
#      MUXF6                       : 44
#      MUXF7                       : 22
#      MUXF8                       : 9
#      VCC                         : 1
#      XORCY                       : 264
# FlipFlops/Latches                : 215
#      FDC                         : 132
#      FDCE                        : 54
#      FDE                         : 7
#      FDP                         : 1
#      FDPE                        : 21
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 9
#      OBUF                        : 26
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      889  out of    960    92%  
 Number of Slice Flip Flops:            215  out of   1920    11%  
 Number of 4 input LUTs:               1676  out of   1920    87%  
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of     83    43%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_50mhz                          | BUFGP                  | 37    |
clk_gen/clk_s1                     | BUFG                   | 178   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+---------------------------+-------+
Control Signal                                         | Buffer(FF name)           | Load  |
-------------------------------------------------------+---------------------------+-------+
reset                                                  | IBUF                      | 186   |
rgb_mod/barre/pos2_or0000(rgb_mod/barre/pos2_or00001:O)| NONE(rgb_mod/barre/pos2_0)| 22    |
-------------------------------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 20.112ns (Maximum Frequency: 49.721MHz)
   Minimum input arrival time before clock: 16.719ns
   Maximum output required time after clock: 13.755ns
   Maximum combinational path delay: 14.541ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50mhz'
  Clock period: 5.865ns (frequency: 170.503MHz)
  Total number of paths / destination ports: 956 / 39
-------------------------------------------------------------------------
Delay:               5.865ns (Levels of Logic = 7)
  Source:            clk_gen/counter2_4 (FF)
  Destination:       clk_gen/clk_100hz (FF)
  Source Clock:      clk_50mhz rising
  Destination Clock: clk_50mhz rising

  Data Path: clk_gen/counter2_4 to clk_gen/clk_100hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  clk_gen/counter2_4 (clk_gen/counter2_4)
     LUT2:I0->O            1   0.704   0.000  clk_gen/counter2_cmp_eq0000_wg_lut<0> (clk_gen/counter2_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  clk_gen/counter2_cmp_eq0000_wg_cy<0> (clk_gen/counter2_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  clk_gen/counter2_cmp_eq0000_wg_cy<1> (clk_gen/counter2_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clk_gen/counter2_cmp_eq0000_wg_cy<2> (clk_gen/counter2_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clk_gen/counter2_cmp_eq0000_wg_cy<3> (clk_gen/counter2_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O          19   0.459   1.085  clk_gen/counter2_cmp_eq0000_wg_cy<4> (clk_gen/counter2_cmp_eq0000)
     INV:I->O              1   0.704   0.420  clk_gen/clk_100hz_not00011_INV_0 (clk_gen/clk_100hz_not0001)
     FDCE:CE                   0.555          clk_gen/clk_100hz
    ----------------------------------------
    Total                      5.865ns (3.654ns logic, 2.211ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_gen/clk_s1'
  Clock period: 20.112ns (frequency: 49.721MHz)
  Total number of paths / destination ports: 3928527 / 255
-------------------------------------------------------------------------
Delay:               20.112ns (Levels of Logic = 23)
  Source:            vga_sync/v_count_4 (FF)
  Destination:       rgb_mod/rgb_7 (FF)
  Source Clock:      clk_gen/clk_s1 rising
  Destination Clock: clk_gen/clk_s1 rising

  Data Path: vga_sync/v_count_4 to rgb_mod/rgb_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             73   0.591   1.279  vga_sync/v_count_4 (vga_sync/v_count_4)
     LUT4:I3->O            1   0.704   0.000  text_mod/Mcompar_message_on_cmp_gt0000_lut<1> (text_mod/Mcompar_message_on_cmp_gt0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  text_mod/Mcompar_message_on_cmp_gt0000_cy<1> (text_mod/Mcompar_message_on_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  text_mod/Mcompar_message_on_cmp_gt0000_cy<2> (text_mod/Mcompar_message_on_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  text_mod/Mcompar_message_on_cmp_gt0000_cy<3> (text_mod/Mcompar_message_on_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  text_mod/Mcompar_message_on_cmp_gt0000_cy<4> (text_mod/Mcompar_message_on_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  text_mod/Mcompar_message_on_cmp_gt0000_cy<5> (text_mod/Mcompar_message_on_cmp_gt0000_cy<5>)
     MUXCY:CI->O           4   0.459   0.622  text_mod/Mcompar_message_on_cmp_gt0000_cy<6> (text_mod/Mcompar_message_on_cmp_gt0000_cy<6>)
     LUT4:I2->O            1   0.704   0.499  text_mod/message_on<3>1_SW1 (N316)
     LUT4_D:I1->LO         1   0.704   0.104  text_mod/message_on<3>1 (N646)
     LUT4:I3->O            1   0.704   0.499  text_mod/font_addr_mux0002<3>95 (text_mod/font_addr_mux0002<3>)
     LUT2:I1->O            1   0.704   0.000  text_mod/Madd_font_addr_addsub0000_lut<3> (text_mod/Madd_font_addr_addsub0000_lut<3>)
     MUXCY:S->O            1   0.464   0.000  text_mod/Madd_font_addr_addsub0000_cy<3> (text_mod/Madd_font_addr_addsub0000_cy<3>)
     XORCY:CI->O           2   0.804   0.451  text_mod/Madd_font_addr_addsub0000_xor<4> (text_mod/font_addr_addsub0000<4>)
     LUT4:I3->O           38   0.704   1.264  text_mod/font_addr<4>40_1 (text_mod/font_addr<4>40)
     MUXF5:S->O            1   0.739   0.000  text_mod/font_unit/Mrom_data_rom000058_f5_6 (text_mod/font_unit/Mrom_data_rom000058_f57)
     MUXF6:I0->O           1   0.521   0.000  text_mod/font_unit/Mrom_data_rom000058_f6_2 (text_mod/font_unit/Mrom_data_rom000058_f63)
     MUXF7:I0->O           1   0.521   0.000  text_mod/font_unit/Mrom_data_rom000058_f7_0 (text_mod/font_unit/Mrom_data_rom000058_f71)
     MUXF8:I0->O           1   0.521   0.499  text_mod/font_unit/Mrom_data_rom000058_f8 (text_mod/font_unit/Mrom_data_rom000058_f8)
     LUT3:I1->O            1   0.704   0.455  text_mod/font_unit/Mrom_data_rom0000601 (text_mod/font_data<4>)
     LUT3:I2->O            1   0.704   0.000  text_mod/Mmux_font_pixel_3_f5_F (N409)
     MUXF5:I0->O          12   0.321   0.961  text_mod/Mmux_font_pixel_3_f5 (text_mod/Mmux_font_pixel_3_f5)
     MUXF5:S->O            1   0.739   0.455  rgb_mod/rgb_mux0007<5>_SW0_SW0 (N333)
     LUT4:I2->O            1   0.704   0.000  rgb_mod/rgb_mux0007<5> (rgb_mod/rgb_mux0007<5>)
     FDE:D                     0.308          rgb_mod/rgb_3
    ----------------------------------------
    Total                     20.112ns (13.024ns logic, 7.088ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_gen/clk_s1'
  Total number of paths / destination ports: 34495 / 76
-------------------------------------------------------------------------
Offset:              16.719ns (Levels of Logic = 14)
  Source:            robot (PAD)
  Destination:       rgb_mod/ball/valeur_incr_FSM_FFd4 (FF)
  Destination Clock: clk_gen/clk_s1 rising

  Data Path: robot to rgb_mod/ball/valeur_incr_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            85   1.218   1.454  robot_IBUF (robot_IBUF)
     LUT3:I0->O            8   0.704   0.761  rgb_mod/barrepos2<9>1 (rgb_mod/Madd_barre_on2_addsub0001_lut<9>)
     LUT4_L:I3->LO         1   0.704   0.104  rgb_mod/ball/onbarre2_add0000<10>_SW0 (N85)
     LUT4:I3->O            1   0.704   0.499  rgb_mod/ball/onbarre2_add0000<10> (rgb_mod/ball/onbarre2_add0000<10>)
     LUT2:I1->O            1   0.704   0.000  rgb_mod/ball/Mcompar_valeur_incr_cmp_le0005_lut<10> (rgb_mod/ball/Mcompar_valeur_incr_cmp_le0005_lut<10>)
     MUXCY:S->O           10   0.864   0.917  rgb_mod/ball/Mcompar_valeur_incr_cmp_le0005_cy<10> (rgb_mod/ball/valeur_incr_cmp_le0005)
     LUT3_D:I2->O          2   0.704   0.451  rgb_mod/ball/valeur_incr_FSM_SF14111 (rgb_mod/ball/valeur_incr_FSM_N11)
     LUT4_D:I3->LO         1   0.704   0.104  rgb_mod/ball/valeur_incr_FSM_SF611 (N649)
     LUT4:I3->O            3   0.704   0.535  rgb_mod/ball/valeur_incr_FSM_N381 (rgb_mod/ball/valeur_incr_FSM_N38)
     LUT4_D:I3->LO         1   0.704   0.104  rgb_mod/ball/valeur_incr_FSM_FFd4-In1521 (N666)
     LUT4:I3->O            1   0.704   0.424  rgb_mod/ball/valeur_incr_FSM_FFd4-In48_SW0 (N513)
     LUT4:I3->O            1   0.704   0.424  rgb_mod/ball/valeur_incr_FSM_FFd4-In48 (rgb_mod/ball/valeur_incr_FSM_FFd4-In48)
     LUT4_L:I3->LO         1   0.704   0.104  rgb_mod/ball/valeur_incr_FSM_FFd4-In53 (rgb_mod/ball/valeur_incr_FSM_FFd4-In53)
     LUT4:I3->O            1   0.704   0.000  rgb_mod/ball/valeur_incr_FSM_FFd4-In108 (rgb_mod/ball/valeur_incr_FSM_FFd4-In)
     FDCE:D                    0.308          rgb_mod/ball/valeur_incr_FSM_FFd4
    ----------------------------------------
    Total                     16.719ns (10.838ns logic, 5.881ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50mhz'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              6.614ns (Levels of Logic = 3)
  Source:            clk_gen/clk_100hz (FF)
  Destination:       speaker_out (PAD)
  Source Clock:      clk_50mhz rising

  Data Path: clk_gen/clk_100hz to speaker_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.499  clk_gen/clk_100hz (clk_gen/clk_100hz)
     LUT3:I1->O            1   0.704   0.424  speaker_out_SW0 (N489)
     LUT4:I3->O            1   0.704   0.420  speaker_out (speaker_out_OBUF)
     OBUF:I->O                 3.272          speaker_out_OBUF (speaker_out)
    ----------------------------------------
    Total                      6.614ns (5.271ns logic, 1.343ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_gen/clk_s1'
  Total number of paths / destination ports: 337 / 19
-------------------------------------------------------------------------
Offset:              13.755ns (Levels of Logic = 8)
  Source:            rgb_mod/ball/x_9 (FF)
  Destination:       speaker_out (PAD)
  Source Clock:      clk_gen/clk_s1 rising

  Data Path: rgb_mod/ball/x_9 to speaker_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            25   0.591   1.295  rgb_mod/ball/x_9 (rgb_mod/ball/x_9)
     LUT3:I2->O            8   0.704   0.761  rgb_mod/barrepos2<9>1 (rgb_mod/Madd_barre_on2_addsub0001_lut<9>)
     LUT4_L:I3->LO         1   0.704   0.104  rgb_mod/ball/onbarre2_add0000<10>_SW0 (N85)
     LUT4:I3->O            1   0.704   0.499  rgb_mod/ball/onbarre2_add0000<10> (rgb_mod/ball/onbarre2_add0000<10>)
     LUT2:I1->O            1   0.704   0.000  rgb_mod/ball/Mcompar_valeur_incr_cmp_le0005_lut<10> (rgb_mod/ball/Mcompar_valeur_incr_cmp_le0005_lut<10>)
     MUXCY:S->O           10   0.864   1.057  rgb_mod/ball/Mcompar_valeur_incr_cmp_le0005_cy<10> (rgb_mod/ball/valeur_incr_cmp_le0005)
     LUT3_D:I0->O          5   0.704   0.668  rgb_mod/ball/onbarre2_and00001 (rgb_mod/ball/onbarre2)
     LUT4:I2->O            1   0.704   0.420  speaker_out (speaker_out_OBUF)
     OBUF:I->O                 3.272          speaker_out_OBUF (speaker_out)
    ----------------------------------------
    Total                     13.755ns (8.951ns logic, 4.804ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 63 / 1
-------------------------------------------------------------------------
Delay:               14.541ns (Levels of Logic = 9)
  Source:            robot (PAD)
  Destination:       speaker_out (PAD)

  Data Path: robot to speaker_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            85   1.218   1.454  robot_IBUF (robot_IBUF)
     LUT3:I0->O            8   0.704   0.761  rgb_mod/barrepos2<9>1 (rgb_mod/Madd_barre_on2_addsub0001_lut<9>)
     LUT4_L:I3->LO         1   0.704   0.104  rgb_mod/ball/onbarre2_add0000<10>_SW0 (N85)
     LUT4:I3->O            1   0.704   0.499  rgb_mod/ball/onbarre2_add0000<10> (rgb_mod/ball/onbarre2_add0000<10>)
     LUT2:I1->O            1   0.704   0.000  rgb_mod/ball/Mcompar_valeur_incr_cmp_le0005_lut<10> (rgb_mod/ball/Mcompar_valeur_incr_cmp_le0005_lut<10>)
     MUXCY:S->O           10   0.864   1.057  rgb_mod/ball/Mcompar_valeur_incr_cmp_le0005_cy<10> (rgb_mod/ball/valeur_incr_cmp_le0005)
     LUT3_D:I0->O          5   0.704   0.668  rgb_mod/ball/onbarre2_and00001 (rgb_mod/ball/onbarre2)
     LUT4:I2->O            1   0.704   0.420  speaker_out (speaker_out_OBUF)
     OBUF:I->O                 3.272          speaker_out_OBUF (speaker_out)
    ----------------------------------------
    Total                     14.541ns (9.578ns logic, 4.963ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================


Total REAL time to Xst completion: 42.00 secs
Total CPU time to Xst completion: 42.00 secs
 
--> 

Total memory usage is 171364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    4 (   0 filtered)

