Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun  6 15:30:34 2025
| Host         : DESKTOP-HEQPM12 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1179 |
|    Minimum number of control sets                        |  1179 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1276 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1179 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |   198 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    56 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     5 |
| >= 16              |   901 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2050 |          492 |
| No           | No                    | Yes                    |             152 |          103 |
| No           | Yes                   | No                     |            1412 |          465 |
| Yes          | No                    | No                     |           30587 |         9881 |
| Yes          | No                    | Yes                    |            1158 |          324 |
| Yes          | Yes                   | No                     |            1349 |          335 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/tier2_xbar_4/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/tier2_xbar_4/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0   |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/CEC                                                                                                                   |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[10].pe/clear                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[11].pe/clear                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[12].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[13].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[14].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[15].pe/clear                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/CEC                                                                                                                   |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[16].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[24].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[17].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[18].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[19].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[1].pe/clear                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[20].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[21].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[22].pe/clear                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[7].pe/clear                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[36].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[23].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[25].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[26].pe/clear                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[27].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[28].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[29].pe/clear                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[2].pe/clear                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[30].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[31].pe/clear                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[32].pe/clear                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[33].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[9].pe/clear                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[34].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[35].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[37].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[38].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[39].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[3].pe/clear                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[40].pe/clear                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[41].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[42].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[43].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[44].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[45].pe/clear                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[46].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[47].pe/clear                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[4].pe/clear                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[5].pe/clear                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[6].pe/clear                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/PE_num[8].pe/clear                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/pe_debug/clear                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/CEC                                                                                                                    |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/CEC                                                                                                                   |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/CEC                                                                                                                   |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/CEC                                                                                                                   |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/CEC                                                                                                                   |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/CEC                                                                                                                   |                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/CEC                                                                                                                    |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/CEC                                                                                                                    |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/CEC                                                                                                                    |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/CEC                                                                                                                    |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/CEC                                                                                                                    |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/CEC                                                                                                                        |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/CEC                                                                                                                   |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/CEC                                                                                                                   |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/CEC                                                                                                                   |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/CEC                                                                                                                    |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/CEC                                                                                                                   |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_4/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                    | design_1_i/ps7_0_axi_periph/tier2_xbar_4/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/CEC                                                                                                                    |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/CEC                                                                                                                   |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/CEC                                                                                                                   |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/CEC                                                                                                                   |                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/CEC                                                                                                                    |                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/f_counter[4]_i_1__11_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[38].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/f_counter[4]_i_1__42_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[19].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/f_counter[4]_i_1__34_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[16].pe/clear                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/f_counter[4]_i_1__35_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[1].pe/clear                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/f_counter[4]_i_1__32_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[32].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/f_counter[4]_i_1__1_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[46].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/f_counter[4]_i_1__6_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[14].pe/clear                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/f_counter[4]_i_1__30_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[41].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/f_counter[4]_i_1__4_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[12].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/f_counter[4]_i_1__31_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[40].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/f_counter[4]_i_1__41_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[25].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/f_counter[4]_i_1__0_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[47].pe/clear                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/f_counter[4]_i_1__2_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[45].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/f_counter[4]_i_1__36_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[35].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/f_counter[4]_i_1__26_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[3].pe/clear                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/f_counter[4]_i_1__23_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[5].pe/clear                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/f_counter[4]_i_1__39_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[27].pe/clear                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/f_counter[4]_i_1__18_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[23].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/f_counter[4]_i_1__24_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[4].pe/clear                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/f_counter[4]_i_1__40_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[26].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/f_counter[4]_i_1__20_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[8].pe/clear                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/f_counter[4]_i_1__8_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[21].pe/clear                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/f_counter[4]_i_1__10_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[39].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/f_counter[4]_i_1__25_n_0                                                                                                   | design_1_i/PE_array_0/inst/pe_debug/clear                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/f_counter[4]_i_1__46_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[9].pe/clear                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/f_counter[4]_i_1__5_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[13].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/f_counter[4]_i_1__33_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[24].pe/clear                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/f_counter[4]_i_1__22_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[6].pe/clear                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/f_counter[4]_i_1__7_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[20].pe/clear                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/f_counter[4]_i_1__12_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[37].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/f_counter[4]_i_1__45_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[10].pe/clear                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/f_counter[4]_i_1__44_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[17].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/f_counter[4]_i_1__16_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[36].pe/clear                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/f_counter[4]_i_1__21_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[7].pe/clear                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/f_counter[4]_i_1__19_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[15].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/f_counter[4]_i_1__14_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[29].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/f_counter[4]_i_1_n_0                                                                                                   | design_1_i/PE_array_0/inst/PE_num[2].pe/clear                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/f_counter[4]_i_1__38_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[33].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/f_counter[4]_i_1__29_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[42].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/f_counter[4]_i_1__37_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[34].pe/clear                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/f_counter[4]_i_1__9_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[22].pe/clear                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/f_counter[4]_i_1__17_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[31].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/f_counter[4]_i_1__43_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[18].pe/clear                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/f_counter[4]_i_1__13_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[28].pe/clear                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/f_counter[4]_i_1__3_n_0                                                                                               | design_1_i/PE_array_0/inst/PE_num[11].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/f_counter[4]_i_1__28_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[43].pe/clear                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/f_counter[4]_i_1__15_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[30].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/f_counter[4]_i_1__27_n_0                                                                                              | design_1_i/PE_array_0/inst/PE_num[44].pe/clear                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/Controller_1/inst/cs[3]_i_2_n_0                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_4/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                            | design_1_i/ps7_0_axi_periph/tier2_xbar_4/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/clear                                                                                                                 |                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/clear                                                                                                                  |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/clear                                                                                                                  |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/clear                                                                                                                  |                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/clear                                                                                                                  |                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/clear                                                                                                                  |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/clear                                                                                                                 |                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/clear                                                                                                                 |                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/clear                                                                                                                 |                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/clear                                                                                                                 |                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/clear                                                                                                                 |                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/clear                                                                                                                 |                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/clear                                                                                                                 |                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/clear                                                                                                                 |                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/clear                                                                                                                      |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/clear                                                                                                                  |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/clear                                                                                                                 |                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/clear                                                                                                                  |                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/clear                                                                                                                 |                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/clear                                                                                                                 |                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/clear                                                                                                                 |                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/clear                                                                                                                 |                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/clear                                                                                                                  |                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/clear                                                                                                                 |                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/clear                                                                                                                 |                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/clear                                                                                                                 |                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/clear                                                                                                                 |                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/clear                                                                                                                 |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/clear                                                                                                                  |                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/debug7[10]_i_1_n_0                                                                                                                  | design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst_0                                                      |                7 |             11 |         1.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/tier2_xbar_4/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]       |                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]       |                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                      |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Controller_1/inst/set_LN                                                                                                                            | design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst_0                                                      |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                   |                                                                                                                                     |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                   |                                                                                                                                     |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                      |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                            | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                      |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                            | design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                      |                7 |             19 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                     |               10 |             26 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                     |                9 |             26 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                     |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                     |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/filter_spad[11][31]_i_1__6_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/filter_spad[1][31]_i_1__6_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/filter_spad[10][31]_i_1__6_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/filter_spad[7][31]_i_1__6_n_0                                                                                         |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/filter_spad[8][31]_i_1__6_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/psum_spad[2][31]_i_1__6_n_0                                                                                           |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/psum_spad[0][31]_i_1__6_n_0                                                                                           |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/psum_spad[1][31]_i_1__6_n_0                                                                                           |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/psum_spad[3][31]_i_1__6_n_0                                                                                           |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/filter_spad[9][31]_i_1__19_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/filter_spad[0][31]_i_1__19_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/filter_spad[1][31]_i_1__19_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/filter_spad[3][31]_i_1__19_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/filter_spad[5][31]_i_1__19_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/filter_spad[10][31]_i_1__19_n_0                                                                                       |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/filter_spad[8][31]_i_1__19_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/filter_spad[7][31]_i_1__19_n_0                                                                                        |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/filter_spad[11][31]_i_1__19_n_0                                                                                       |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/filter_spad[2][31]_i_1__19_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/filter_spad[4][31]_i_1__19_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/filter_spad[6][31]_i_1__19_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][31]_i_1__5_n_0                                                                                           |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/psum_spad[1][31]_i_1__7_n_0                                                                                           |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/psum_spad[2][31]_i_1__7_n_0                                                                                           |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/psum_spad[0][31]_i_1__7_n_0                                                                                           |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/psum_spad[3][31]_i_1__7_n_0                                                                                           |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/filter_spad[3][31]_i_1__34_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/filter_spad[7][31]_i_1__34_n_0                                                                                        |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/filter_spad[9][31]_i_1__34_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/filter_spad[0][31]_i_1__34_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/filter_spad[10][31]_i_1__34_n_0                                                                                       |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/filter_spad[2][31]_i_1__34_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/filter_spad[4][31]_i_1__34_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/filter_spad[8][31]_i_1__34_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/filter_spad[1][31]_i_1__34_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/filter_spad[11][31]_i_1__34_n_0                                                                                       |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/filter_spad[5][31]_i_1__34_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/filter_spad[6][31]_i_1__34_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/psum_spad[1][31]_i_1__34_n_0                                                                                          |                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/psum_spad[2][31]_i_1__34_n_0                                                                                          |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/psum_spad[0][31]_i_1__34_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/psum_spad[3][31]_i_1__34_n_0                                                                                          |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/filter_spad[0][31]_i_1__33_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/filter_spad[4][31]_i_1__33_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/filter_spad[1][31]_i_1__33_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/filter_spad[6][31]_i_1__33_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/filter_spad[10][31]_i_1__33_n_0                                                                                       |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/filter_spad[3][31]_i_1__33_n_0                                                                                        |                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/filter_spad[7][31]_i_1__33_n_0                                                                                        |                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/filter_spad[8][31]_i_1__33_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/filter_spad[2][31]_i_1__33_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/filter_spad[5][31]_i_1__33_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/filter_spad[11][31]_i_1__33_n_0                                                                                       |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/filter_spad[9][31]_i_1__33_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/filter_spad[2][31]_i_1__44_n_0                                                                                        |                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/filter_spad[0][31]_i_1__44_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/filter_spad[1][31]_i_1__44_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/filter_spad[3][31]_i_1__44_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/filter_spad[4][31]_i_1__44_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/filter_spad[10][31]_i_1__44_n_0                                                                                       |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/filter_spad[5][31]_i_1__44_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/filter_spad[6][31]_i_1__44_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/filter_spad[11][31]_i_1__44_n_0                                                                                       |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/filter_spad[9][31]_i_1__44_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/filter_spad[7][31]_i_1__44_n_0                                                                                        |                                                                                                                                     |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/filter_spad[8][31]_i_1__44_n_0                                                                                        |                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/psum_spad[1][31]_i_1__44_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/psum_spad[0][31]_i_1__44_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/psum_spad[3][31]_i_1__44_n_0                                                                                          |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/filter_spad[10][31]_i_1__43_n_0                                                                                       |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/filter_spad[11][31]_i_1__43_n_0                                                                                       |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/filter_spad[2][31]_i_1__43_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/filter_spad[0][31]_i_1__43_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/filter_spad[8][31]_i_1__43_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/filter_spad[1][31]_i_1__43_n_0                                                                                        |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/filter_spad[3][31]_i_1__43_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/filter_spad[5][31]_i_1__43_n_0                                                                                        |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/filter_spad[7][31]_i_1__43_n_0                                                                                        |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/filter_spad[4][31]_i_1__43_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/filter_spad[6][31]_i_1__43_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/filter_spad[9][31]_i_1__43_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/psum_spad[0][31]_i_1__43_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/psum_spad[2][31]_i_1__43_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/psum_spad[1][31]_i_1__43_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/psum_spad[3][31]_i_1__43_n_0                                                                                          |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/psum_spad[3][31]_i_1__42_n_0                                                                                          |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/filter_spad[1][31]_i_1__42_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/filter_spad[5][31]_i_1__42_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/filter_spad[10][31]_i_1__42_n_0                                                                                       |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/filter_spad[6][31]_i_1__42_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/filter_spad[8][31]_i_1__42_n_0                                                                                        |                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/filter_spad[2][31]_i_1__42_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/filter_spad[3][31]_i_1__42_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/filter_spad[4][31]_i_1__42_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/filter_spad[9][31]_i_1__42_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/filter_spad[11][31]_i_1__42_n_0                                                                                       |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/filter_spad[0][31]_i_1__42_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/filter_spad[7][31]_i_1__42_n_0                                                                                        |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/psum_spad[0][31]_i_1__42_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/psum_spad[1][31]_i_1__42_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/psum_spad[2][31]_i_1__42_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/filter_spad[4][31]_i_1__35_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/filter_spad[11][31]_i_1__35_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/filter_spad[6][31]_i_1__35_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/filter_spad[5][31]_i_1__35_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/filter_spad[2][31]_i_1__35_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/filter_spad[7][31]_i_1__35_n_0                                                                                         |                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/filter_spad[0][31]_i_1__35_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/filter_spad[10][31]_i_1__35_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/filter_spad[1][31]_i_1__35_n_0                                                                                         |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/filter_spad[8][31]_i_1__35_n_0                                                                                         |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/filter_spad[9][31]_i_1__35_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/filter_spad[3][31]_i_1__35_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/psum_spad[0][31]_i_1__35_n_0                                                                                           |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/psum_spad[1][31]_i_1__35_n_0                                                                                           |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/psum_spad[2][31]_i_1__35_n_0                                                                                           |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/psum_spad[3][31]_i_1__35_n_0                                                                                           |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/filter_spad[1][31]_i_1__7_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/filter_spad[2][31]_i_1__7_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/filter_spad[4][31]_i_1__7_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/filter_spad[9][31]_i_1__7_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/filter_spad[8][31]_i_1__7_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/filter_spad[7][31]_i_1__7_n_0                                                                                         |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/filter_spad[10][31]_i_1__7_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/filter_spad[5][31]_i_1__7_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/filter_spad[11][31]_i_1__7_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/filter_spad[3][31]_i_1__7_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/filter_spad[6][31]_i_1__7_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/filter_spad[0][31]_i_1__7_n_0                                                                                         |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/psum_spad[2][31]_i_1__9_n_0                                                                                           |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/psum_spad[1][31]_i_1__9_n_0                                                                                           |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/psum_spad[0][31]_i_1__9_n_0                                                                                           |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/psum_spad[3][31]_i_1__9_n_0                                                                                           |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/filter_spad[6][31]_i_1__8_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/filter_spad[4][31]_i_1__8_n_0                                                                                         |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/filter_spad[11][31]_i_1__8_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/filter_spad[9][31]_i_1__8_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/filter_spad[2][31]_i_1__8_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/filter_spad[5][31]_i_1__8_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/filter_spad[7][31]_i_1__8_n_0                                                                                         |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/filter_spad[1][31]_i_1__8_n_0                                                                                         |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/filter_spad[0][31]_i_1__8_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/filter_spad[10][31]_i_1__8_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/filter_spad[3][31]_i_1__8_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/filter_spad[8][31]_i_1__8_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/psum_spad[0][31]_i_1__8_n_0                                                                                           |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/psum_spad[1][31]_i_1__8_n_0                                                                                           |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/psum_spad[2][31]_i_1__8_n_0                                                                                           |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/psum_spad[3][31]_i_1__8_n_0                                                                                           |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/filter_spad[8][31]_i_1__9_n_0                                                                                         |                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/filter_spad[9][31]_i_1__9_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/filter_spad[4][31]_i_1__9_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/filter_spad[2][31]_i_1__9_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/filter_spad[5][31]_i_1__9_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/filter_spad[6][31]_i_1__9_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/filter_spad[10][31]_i_1__9_n_0                                                                                        |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/filter_spad[11][31]_i_1__9_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/filter_spad[1][31]_i_1__9_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/filter_spad[0][31]_i_1__9_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/filter_spad[3][31]_i_1__9_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/filter_spad[7][31]_i_1__9_n_0                                                                                         |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/psum_spad[2][31]_i_1__22_n_0                                                                                           |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/psum_spad[0][31]_i_1__22_n_0                                                                                           |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/psum_spad[1][31]_i_1__22_n_0                                                                                           |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/psum_spad[3][31]_i_1__22_n_0                                                                                           |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/filter_spad[11][31]_i_1__21_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/filter_spad[2][31]_i_1__21_n_0                                                                                         |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/filter_spad[7][31]_i_1__21_n_0                                                                                         |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/filter_spad[4][31]_i_1__21_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/filter_spad[3][31]_i_1__21_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/filter_spad[5][31]_i_1__21_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/filter_spad[0][31]_i_1__21_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/filter_spad[10][31]_i_1__21_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/filter_spad[1][31]_i_1__21_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/filter_spad[9][31]_i_1__21_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/filter_spad[6][31]_i_1__21_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/filter_spad[8][31]_i_1__21_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/psum_spad[0][31]_i_1__21_n_0                                                                                           |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/psum_spad[1][31]_i_1__21_n_0                                                                                           |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/psum_spad[2][31]_i_1__21_n_0                                                                                           |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/psum_spad[3][31]_i_1__21_n_0                                                                                           |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/filter_spad[3][31]_i_1__16_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/filter_spad[7][31]_i_1__16_n_0                                                                                        |                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/filter_spad[11][31]_i_1__16_n_0                                                                                       |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/filter_spad[10][31]_i_1__16_n_0                                                                                       |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/filter_spad[2][31]_i_1__16_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/filter_spad[4][31]_i_1__16_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/filter_spad[0][31]_i_1__16_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/filter_spad[5][31]_i_1__16_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/filter_spad[1][31]_i_1__16_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/filter_spad[9][31]_i_1__16_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/filter_spad[6][31]_i_1__16_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/filter_spad[8][31]_i_1__16_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/psum_spad[0][31]_i_1__16_n_0                                                                                          |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/psum_spad[1][31]_i_1__16_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/psum_spad[2][31]_i_1__16_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/psum_spad[3][31]_i_1__16_n_0                                                                                          |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/filter_spad[7][31]_i_1__18_n_0                                                                                        |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/filter_spad[8][31]_i_1__18_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/filter_spad[1][31]_i_1__18_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/filter_spad[6][31]_i_1__18_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/filter_spad[10][31]_i_1__18_n_0                                                                                       |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/filter_spad[3][31]_i_1__18_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/filter_spad[9][31]_i_1__18_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/filter_spad[0][31]_i_1__18_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/filter_spad[2][31]_i_1__18_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/filter_spad[11][31]_i_1__18_n_0                                                                                       |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/filter_spad[5][31]_i_1__18_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/filter_spad[4][31]_i_1__18_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/psum_spad[2][31]_i_1__18_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/psum_spad[1][31]_i_1__18_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/psum_spad[0][31]_i_1__18_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/psum_spad[3][31]_i_1__18_n_0                                                                                          |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/psum_spad[0][31]_i_1__33_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/psum_spad[2][31]_i_1__33_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/psum_spad[1][31]_i_1__33_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/psum_spad[3][31]_i_1__33_n_0                                                                                          |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/filter_spad[10][31]_i_1__41_n_0                                                                                       |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/filter_spad[1][31]_i_1__41_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/filter_spad[7][31]_i_1__41_n_0                                                                                        |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/filter_spad[6][31]_i_1__41_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/filter_spad[2][31]_i_1__41_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/filter_spad[0][31]_i_1__41_n_0                                                                                        |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/filter_spad[11][31]_i_1__41_n_0                                                                                       |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/filter_spad[3][31]_i_1__41_n_0                                                                                        |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/filter_spad[9][31]_i_1__41_n_0                                                                                        |                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/filter_spad[5][31]_i_1__41_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/filter_spad[4][31]_i_1__41_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/filter_spad[8][31]_i_1__41_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/psum_spad[0][31]_i_1__41_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/psum_spad[2][31]_i_1__41_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/psum_spad[1][31]_i_1__41_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/psum_spad[3][31]_i_1__41_n_0                                                                                          |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/filter_spad[1][31]_i_1__40_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/filter_spad[0][31]_i_1__40_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/filter_spad[7][31]_i_1__40_n_0                                                                                        |                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/filter_spad[10][31]_i_1__40_n_0                                                                                       |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/filter_spad[8][31]_i_1__40_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/filter_spad[2][31]_i_1__40_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/filter_spad[3][31]_i_1__40_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/filter_spad[4][31]_i_1__40_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/filter_spad[5][31]_i_1__40_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/filter_spad[9][31]_i_1__40_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/filter_spad[11][31]_i_1__40_n_0                                                                                       |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/filter_spad[6][31]_i_1__40_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/psum_spad[1][31]_i_1__40_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/psum_spad[2][31]_i_1__40_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/psum_spad[0][31]_i_1__40_n_0                                                                                          |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/psum_spad[3][31]_i_1__40_n_0                                                                                          |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/filter_spad[7][31]_i_1__39_n_0                                                                                        |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/filter_spad[3][31]_i_1__39_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/filter_spad[4][31]_i_1__39_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/filter_spad[11][31]_i_1__39_n_0                                                                                       |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/filter_spad[2][31]_i_1__39_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/filter_spad[8][31]_i_1__39_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/filter_spad[0][31]_i_1__39_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/filter_spad[1][31]_i_1__39_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/filter_spad[5][31]_i_1__39_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/filter_spad[6][31]_i_1__39_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/filter_spad[10][31]_i_1__39_n_0                                                                                       |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/filter_spad[9][31]_i_1__39_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/psum_spad[0][31]_i_1__39_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/psum_spad[1][31]_i_1__39_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/psum_spad[2][31]_i_1__39_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/psum_spad[3][31]_i_1__39_n_0                                                                                          |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/filter_spad[10][31]_i_1__13_n_0                                                                                       |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/filter_spad[0][31]_i_1__13_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/filter_spad[5][31]_i_1__13_n_0                                                                                        |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/filter_spad[3][31]_i_1__13_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/filter_spad[1][31]_i_1__13_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/filter_spad[4][31]_i_1__13_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/filter_spad[11][31]_i_1__13_n_0                                                                                       |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/filter_spad[9][31]_i_1__13_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/filter_spad[2][31]_i_1__13_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/filter_spad[7][31]_i_1__13_n_0                                                                                        |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/filter_spad[6][31]_i_1__13_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/filter_spad[8][31]_i_1__13_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/psum_spad[0][31]_i_1__13_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/psum_spad[1][31]_i_1__13_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/psum_spad[2][31]_i_1__13_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/psum_spad[3][31]_i_1__13_n_0                                                                                          |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/filter_spad[10][31]_i_1__14_n_0                                                                                       |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/filter_spad[5][31]_i_1__14_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/filter_spad[1][31]_i_1__14_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/filter_spad[8][31]_i_1__14_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/filter_spad[3][31]_i_1__14_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/filter_spad[11][31]_i_1__14_n_0                                                                                       |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/filter_spad[4][31]_i_1__14_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/filter_spad[9][31]_i_1__14_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/filter_spad[0][31]_i_1__14_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/filter_spad[2][31]_i_1__14_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/filter_spad[6][31]_i_1__14_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/filter_spad[7][31]_i_1__14_n_0                                                                                        |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/psum_spad[0][31]_i_1__14_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/psum_spad[2][31]_i_1__14_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/psum_spad[1][31]_i_1__14_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/psum_spad[3][31]_i_1__14_n_0                                                                                          |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/filter_spad[9][31]_i_1_n_0                                                                                             |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/filter_spad[4][31]_i_1_n_0                                                                                             |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/filter_spad[8][31]_i_1_n_0                                                                                             |                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/filter_spad[10][31]_i_1_n_0                                                                                            |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/filter_spad[11][31]_i_1_n_0                                                                                            |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/filter_spad[2][31]_i_1_n_0                                                                                             |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/filter_spad[5][31]_i_1_n_0                                                                                             |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/filter_spad[7][31]_i_1_n_0                                                                                             |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/filter_spad[1][31]_i_1_n_0                                                                                             |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/filter_spad[0][31]_i_1_n_0                                                                                             |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/filter_spad[3][31]_i_1_n_0                                                                                             |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/filter_spad[6][31]_i_1_n_0                                                                                             |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/psum_spad[1][31]_i_1_n_0                                                                                               |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/psum_spad[2][31]_i_1_n_0                                                                                               |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/psum_spad[0][31]_i_1_n_0                                                                                               |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/psum_spad[3][31]_i_1_n_0                                                                                               |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/filter_spad[1][31]_i_1__15_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/filter_spad[8][31]_i_1__15_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/filter_spad[11][31]_i_1__15_n_0                                                                                       |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/filter_spad[4][31]_i_1__15_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/filter_spad[2][31]_i_1__15_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/filter_spad[6][31]_i_1__15_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/filter_spad[7][31]_i_1__15_n_0                                                                                        |                                                                                                                                     |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/filter_spad[10][31]_i_1__15_n_0                                                                                       |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/filter_spad[5][31]_i_1__15_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/filter_spad[0][31]_i_1__15_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/filter_spad[3][31]_i_1__15_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/filter_spad[9][31]_i_1__15_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/psum_spad[1][31]_i_1__15_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/psum_spad[0][31]_i_1__15_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/psum_spad[2][31]_i_1__15_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/psum_spad[3][31]_i_1__15_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/filter_spad[0][31]_i_1__17_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/filter_spad[10][31]_i_1__17_n_0                                                                                       |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/filter_spad[11][31]_i_1__17_n_0                                                                                       |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/filter_spad[1][31]_i_1__17_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/filter_spad[2][31]_i_1__17_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/filter_spad[4][31]_i_1__17_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/filter_spad[3][31]_i_1__17_n_0                                                                                        |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/filter_spad[5][31]_i_1__17_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/filter_spad[6][31]_i_1__17_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/filter_spad[9][31]_i_1__17_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/filter_spad[8][31]_i_1__17_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/filter_spad[7][31]_i_1__17_n_0                                                                                        |                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/psum_spad[1][31]_i_1__17_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/psum_spad[0][31]_i_1__17_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/psum_spad[2][31]_i_1__17_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/psum_spad[3][31]_i_1__17_n_0                                                                                          |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/filter_spad[8][31]_i_1__32_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/filter_spad[9][31]_i_1__32_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/filter_spad[7][31]_i_1__32_n_0                                                                                        |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/filter_spad[4][31]_i_1__32_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/filter_spad[0][31]_i_1__32_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/filter_spad[10][31]_i_1__32_n_0                                                                                       |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/filter_spad[3][31]_i_1__32_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/filter_spad[1][31]_i_1__32_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/filter_spad[11][31]_i_1__32_n_0                                                                                       |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/filter_spad[5][31]_i_1__32_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/filter_spad[2][31]_i_1__32_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/filter_spad[6][31]_i_1__32_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/psum_spad[1][31]_i_1__32_n_0                                                                                          |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/psum_spad[0][31]_i_1__32_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/psum_spad[2][31]_i_1__32_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/psum_spad[3][31]_i_1__32_n_0                                                                                          |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/filter_spad[6][31]_i_1__38_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/filter_spad[8][31]_i_1__38_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/filter_spad[11][31]_i_1__38_n_0                                                                                       |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/filter_spad[0][31]_i_1__38_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/filter_spad[7][31]_i_1__38_n_0                                                                                        |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/filter_spad[9][31]_i_1__38_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/filter_spad[10][31]_i_1__38_n_0                                                                                       |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/filter_spad[2][31]_i_1__38_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/filter_spad[3][31]_i_1__38_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/filter_spad[1][31]_i_1__38_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/filter_spad[5][31]_i_1__38_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/filter_spad[4][31]_i_1__38_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/psum_spad[1][31]_i_1__38_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/psum_spad[2][31]_i_1__38_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/psum_spad[0][31]_i_1__38_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/psum_spad[3][31]_i_1__38_n_0                                                                                          |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/filter_spad[9][31]_i_1__46_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/filter_spad[3][31]_i_1__46_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/filter_spad[5][31]_i_1__46_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/filter_spad[7][31]_i_1__46_n_0                                                                                         |                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/filter_spad[2][31]_i_1__46_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/filter_spad[1][31]_i_1__46_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/filter_spad[11][31]_i_1__46_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/filter_spad[0][31]_i_1__46_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/filter_spad[4][31]_i_1__46_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/filter_spad[10][31]_i_1__46_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/filter_spad[6][31]_i_1__46_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/filter_spad[8][31]_i_1__46_n_0                                                                                         |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/psum_spad[2][31]_i_1__46_n_0                                                                                           |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/psum_spad[0][31]_i_1__46_n_0                                                                                           |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/psum_spad[1][31]_i_1__46_n_0                                                                                           |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/psum_spad[3][31]_i_1__46_n_0                                                                                           |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/filter_spad[0][31]_i_1__37_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/filter_spad[10][31]_i_1__37_n_0                                                                                       |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/filter_spad[9][31]_i_1__37_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/filter_spad[6][31]_i_1__37_n_0                                                                                        |                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/filter_spad[4][31]_i_1__37_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/filter_spad[1][31]_i_1__37_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/filter_spad[8][31]_i_1__37_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/filter_spad[7][31]_i_1__37_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/filter_spad[2][31]_i_1__37_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/filter_spad[3][31]_i_1__37_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/filter_spad[5][31]_i_1__37_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/filter_spad[11][31]_i_1__37_n_0                                                                                       |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/psum_spad[0][31]_i_1__37_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/psum_spad[1][31]_i_1__37_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/psum_spad[2][31]_i_1__37_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/psum_spad[3][31]_i_1__37_n_0                                                                                          |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/filter_spad[1][31]_i_1__36_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/filter_spad[10][31]_i_1__36_n_0                                                                                       |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/filter_spad[2][31]_i_1__36_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/filter_spad[6][31]_i_1__36_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/filter_spad[9][31]_i_1__36_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/filter_spad[3][31]_i_1__36_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/filter_spad[5][31]_i_1__36_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/filter_spad[8][31]_i_1__36_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/filter_spad[4][31]_i_1__36_n_0                                                                                        |                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/filter_spad[0][31]_i_1__36_n_0                                                                                        |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/filter_spad[11][31]_i_1__36_n_0                                                                                       |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/filter_spad[7][31]_i_1__36_n_0                                                                                        |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/psum_spad[1][31]_i_1__36_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/psum_spad[2][31]_i_1__36_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/psum_spad[0][31]_i_1__36_n_0                                                                                          |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/psum_spad[3][31]_i_1__36_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/filter_spad[4][31]_i_1__12_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/filter_spad[3][31]_i_1__12_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/filter_spad[5][31]_i_1__12_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/filter_spad[8][31]_i_1__12_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/filter_spad[10][31]_i_1__12_n_0                                                                                       |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/filter_spad[9][31]_i_1__12_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/filter_spad[0][31]_i_1__12_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/filter_spad[11][31]_i_1__12_n_0                                                                                       |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/filter_spad[1][31]_i_1__12_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/filter_spad[6][31]_i_1__12_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/filter_spad[2][31]_i_1__12_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/filter_spad[7][31]_i_1__12_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/psum_spad[2][31]_i_1__12_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/psum_spad[0][31]_i_1__12_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/psum_spad[1][31]_i_1__12_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/psum_spad[3][31]_i_1__12_n_0                                                                                          |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/filter_spad[5][31]_i_1__11_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/filter_spad[8][31]_i_1__11_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/filter_spad[9][31]_i_1__11_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/filter_spad[2][31]_i_1__11_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/filter_spad[1][31]_i_1__11_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/filter_spad[6][31]_i_1__11_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/filter_spad[11][31]_i_1__11_n_0                                                                                       |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/filter_spad[10][31]_i_1__11_n_0                                                                                       |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/filter_spad[0][31]_i_1__11_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/filter_spad[4][31]_i_1__11_n_0                                                                                        |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/filter_spad[7][31]_i_1__11_n_0                                                                                        |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/filter_spad[3][31]_i_1__11_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/psum_spad[0][31]_i_1__11_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/psum_spad[2][31]_i_1__11_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/psum_spad[1][31]_i_1__11_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/psum_spad[3][31]_i_1__11_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/filter_spad[0][31]_i_1__10_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/filter_spad[5][31]_i_1__10_n_0                                                                                        |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/filter_spad[2][31]_i_1__10_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/filter_spad[3][31]_i_1__10_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/filter_spad[4][31]_i_1__10_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/filter_spad[10][31]_i_1__10_n_0                                                                                       |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/filter_spad[11][31]_i_1__10_n_0                                                                                       |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/filter_spad[1][31]_i_1__10_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/filter_spad[8][31]_i_1__10_n_0                                                                                        |                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/filter_spad[7][31]_i_1__10_n_0                                                                                        |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/filter_spad[9][31]_i_1__10_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/filter_spad[6][31]_i_1__10_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/psum_spad[1][31]_i_1__10_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/psum_spad[2][31]_i_1__10_n_0                                                                                          |                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/psum_spad[0][31]_i_1__10_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/psum_spad[3][31]_i_1__10_n_0                                                                                          |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/filter_spad[10][31]_i_1__26_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/filter_spad[11][31]_i_1__26_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/filter_spad[1][31]_i_1__26_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/filter_spad[3][31]_i_1__26_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/filter_spad[5][31]_i_1__26_n_0                                                                                         |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/filter_spad[6][31]_i_1__26_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/filter_spad[7][31]_i_1__26_n_0                                                                                         |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/filter_spad[8][31]_i_1__26_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/filter_spad[9][31]_i_1__26_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/filter_spad[2][31]_i_1__26_n_0                                                                                         |                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/filter_spad[4][31]_i_1__26_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/filter_spad[0][31]_i_1__26_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/psum_spad[0][31]_i_1__26_n_0                                                                                           |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/psum_spad[1][31]_i_1__26_n_0                                                                                           |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/psum_spad[2][31]_i_1__26_n_0                                                                                           |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/psum_spad[3][31]_i_1__26_n_0                                                                                           |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/filter_spad[11][31]_i_1__31_n_0                                                                                       |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/filter_spad[0][31]_i_1__31_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/filter_spad[5][31]_i_1__31_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/filter_spad[9][31]_i_1__31_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/filter_spad[4][31]_i_1__31_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/filter_spad[1][31]_i_1__31_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/filter_spad[3][31]_i_1__31_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/filter_spad[10][31]_i_1__31_n_0                                                                                       |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/filter_spad[2][31]_i_1__31_n_0                                                                                        |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/filter_spad[6][31]_i_1__31_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/filter_spad[8][31]_i_1__31_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/filter_spad[7][31]_i_1__31_n_0                                                                                        |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/psum_spad[0][31]_i_1__31_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/psum_spad[1][31]_i_1__31_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/psum_spad[2][31]_i_1__31_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/psum_spad[3][31]_i_1__31_n_0                                                                                          |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/filter_spad[0][31]_i_1__30_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/filter_spad[10][31]_i_1__30_n_0                                                                                       |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/filter_spad[11][31]_i_1__30_n_0                                                                                       |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/filter_spad[2][31]_i_1__30_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/filter_spad[3][31]_i_1__30_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/filter_spad[1][31]_i_1__30_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/filter_spad[6][31]_i_1__30_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/filter_spad[7][31]_i_1__30_n_0                                                                                        |                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/filter_spad[8][31]_i_1__30_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/filter_spad[4][31]_i_1__30_n_0                                                                                        |                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/filter_spad[5][31]_i_1__30_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/filter_spad[9][31]_i_1__30_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/psum_spad[1][31]_i_1__30_n_0                                                                                          |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/psum_spad[0][31]_i_1__30_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/psum_spad[2][31]_i_1__30_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/psum_spad[3][31]_i_1__30_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/psum_spad[2][31]_i_1__3_n_0                                                                                           |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/filter_spad[3][31]_i_1__29_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/filter_spad[2][31]_i_1__29_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/filter_spad[5][31]_i_1__29_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/filter_spad[9][31]_i_1__29_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/filter_spad[6][31]_i_1__29_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/filter_spad[10][31]_i_1__29_n_0                                                                                       |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/filter_spad[1][31]_i_1__29_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/filter_spad[0][31]_i_1__29_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/filter_spad[11][31]_i_1__29_n_0                                                                                       |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/filter_spad[8][31]_i_1__29_n_0                                                                                        |                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/filter_spad[4][31]_i_1__29_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/filter_spad[7][31]_i_1__29_n_0                                                                                        |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/psum_spad[1][31]_i_1__29_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/psum_spad[0][31]_i_1__29_n_0                                                                                          |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/psum_spad[2][31]_i_1__29_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/psum_spad[3][31]_i_1__29_n_0                                                                                          |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                             |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/filter_spad[4][31]_i_1__28_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/filter_spad[5][31]_i_1__28_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/filter_spad[7][31]_i_1__28_n_0                                                                                        |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/filter_spad[8][31]_i_1__28_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/filter_spad[10][31]_i_1__28_n_0                                                                                       |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/filter_spad[11][31]_i_1__28_n_0                                                                                       |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/filter_spad[3][31]_i_1__28_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/filter_spad[6][31]_i_1__28_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/filter_spad[9][31]_i_1__28_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/filter_spad[2][31]_i_1__28_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/filter_spad[1][31]_i_1__28_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/filter_spad[0][31]_i_1__28_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                             |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/psum_spad[2][31]_i_1__28_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/psum_spad[0][31]_i_1__28_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/psum_spad[1][31]_i_1__28_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/psum_spad[3][31]_i_1__28_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                              |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/filter_spad[0][31]_i_1__27_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/filter_spad[10][31]_i_1__27_n_0                                                                                       |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/filter_spad[11][31]_i_1__27_n_0                                                                                       |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/filter_spad[1][31]_i_1__27_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/filter_spad[2][31]_i_1__27_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/filter_spad[3][31]_i_1__27_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/filter_spad[9][31]_i_1__27_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/filter_spad[4][31]_i_1__27_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/filter_spad[8][31]_i_1__27_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/filter_spad[6][31]_i_1__27_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/filter_spad[5][31]_i_1__27_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/filter_spad[7][31]_i_1__27_n_0                                                                                        |                                                                                                                                     |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/psum_spad[0][31]_i_1__27_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/psum_spad[1][31]_i_1__27_n_0                                                                                          |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/psum_spad[2][31]_i_1__27_n_0                                                                                          |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/psum_spad[3][31]_i_1__27_n_0                                                                                          |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst__0                                                                                |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/filter_spad[0][31]_i_1__2_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/filter_spad[10][31]_i_1__2_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/filter_spad[11][31]_i_1__2_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                              |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/filter_spad[6][31]_i_1__2_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/filter_spad[2][31]_i_1__2_n_0                                                                                         |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/filter_spad[3][31]_i_1__2_n_0                                                                                         |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/filter_spad[1][31]_i_1__2_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/filter_spad[7][31]_i_1__2_n_0                                                                                         |                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/filter_spad[9][31]_i_1__2_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/filter_spad[4][31]_i_1__2_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/filter_spad[5][31]_i_1__2_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/filter_spad[8][31]_i_1__2_n_0                                                                                         |                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/psum_spad[1][31]_i_1__2_n_0                                                                                           |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/psum_spad[2][31]_i_1__2_n_0                                                                                           |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/psum_spad[0][31]_i_1__2_n_0                                                                                           |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/psum_spad[3][31]_i_1__2_n_0                                                                                           |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/psum_spad[3][31]_i_1__24_n_0                                                                                           |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/filter_spad[4][31]_i_1__1_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                              |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/filter_spad[1][31]_i_1__1_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/filter_spad[3][31]_i_1__1_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/filter_spad[8][31]_i_1__1_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/filter_spad[7][31]_i_1__1_n_0                                                                                         |                                                                                                                                     |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/filter_spad[6][31]_i_1__1_n_0                                                                                         |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/filter_spad[11][31]_i_1__1_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/filter_spad[9][31]_i_1__1_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/filter_spad[0][31]_i_1__1_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/filter_spad[10][31]_i_1__1_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/filter_spad[5][31]_i_1__1_n_0                                                                                         |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/filter_spad[2][31]_i_1__1_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/psum_spad[1][31]_i_1__1_n_0                                                                                           |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/psum_spad[2][31]_i_1__1_n_0                                                                                           |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/psum_spad[0][31]_i_1__1_n_0                                                                                           |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/psum_spad[3][31]_i_1__1_n_0                                                                                           |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/filter_spad[10][31]_i_1__45_n_0                                                                                       |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/filter_spad[1][31]_i_1__45_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/filter_spad[5][31]_i_1__0_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/filter_spad[0][31]_i_1__0_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/filter_spad[10][31]_i_1__0_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/filter_spad[11][31]_i_1__0_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/filter_spad[1][31]_i_1__0_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/filter_spad[8][31]_i_1__0_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/filter_spad[4][31]_i_1__0_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/filter_spad[0][31]_i_1__45_n_0                                                                                        |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/filter_spad[2][31]_i_1__0_n_0                                                                                         |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/filter_spad[7][31]_i_1__0_n_0                                                                                         |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/filter_spad[3][31]_i_1__0_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/filter_spad[9][31]_i_1__0_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/filter_spad[6][31]_i_1__0_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/psum_spad[2][31]_i_1__0_n_0                                                                                           |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/psum_spad[0][31]_i_1__0_n_0                                                                                           |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/psum_spad[1][31]_i_1__0_n_0                                                                                           |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/psum_spad[3][31]_i_1__0_n_0                                                                                           |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/psum_spad[2][31]_i_1__24_n_0                                                                                           |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/psum_spad[1][31]_i_1__24_n_0                                                                                           |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/psum_spad[0][31]_i_1__24_n_0                                                                                           |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/filter_spad[11][31]_i_1__45_n_0                                                                                       |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/filter_spad[2][31]_i_1__45_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/filter_spad[3][31]_i_1__45_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/filter_spad[0][31]_i_1__24_n_0                                                                                         |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/filter_spad[8][31]_i_1__24_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/filter_spad[2][31]_i_1__24_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/filter_spad[4][31]_i_1__24_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/filter_spad[10][31]_i_1__24_n_0                                                                                        |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/filter_spad[6][31]_i_1__24_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/filter_spad[5][31]_i_1__24_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/filter_spad[9][31]_i_1__24_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/filter_spad[11][31]_i_1__24_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/filter_spad[1][31]_i_1__24_n_0                                                                                         |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/filter_spad[3][31]_i_1__24_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/filter_spad[7][31]_i_1__24_n_0                                                                                         |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/filter_spad[4][31]_i_1__23_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/filter_spad[5][31]_i_1__23_n_0                                                                                         |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/filter_spad[9][31]_i_1__23_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/filter_spad[10][31]_i_1__23_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/filter_spad[2][31]_i_1__23_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/filter_spad[11][31]_i_1__23_n_0                                                                                        |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/filter_spad[6][31]_i_1__23_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/filter_spad[4][31]_i_1__45_n_0                                                                                        |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/filter_spad[8][31]_i_1__23_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/filter_spad[6][31]_i_1__45_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/filter_spad[5][31]_i_1__45_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/filter_spad[7][31]_i_1__23_n_0                                                                                         |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/filter_spad[3][31]_i_1__23_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/filter_spad[0][31]_i_1__23_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/filter_spad[1][31]_i_1__23_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/psum_spad[0][31]_i_1__23_n_0                                                                                           |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/psum_spad[1][31]_i_1__23_n_0                                                                                           |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/psum_spad[2][31]_i_1__23_n_0                                                                                           |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/psum_spad[3][31]_i_1__23_n_0                                                                                           |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/filter_spad[8][31]_i_1__45_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/filter_spad[9][31]_i_1__45_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/filter_spad[0][31]_i_1__22_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/filter_spad[11][31]_i_1__22_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/filter_spad[1][31]_i_1__22_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/filter_spad[2][31]_i_1__22_n_0                                                                                         |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/filter_spad[10][31]_i_1__22_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/filter_spad[3][31]_i_1__22_n_0                                                                                         |                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/filter_spad[5][31]_i_1__22_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/filter_spad[6][31]_i_1__22_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/filter_spad[8][31]_i_1__22_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/filter_spad[4][31]_i_1__22_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/filter_spad[7][31]_i_1__22_n_0                                                                                         |                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/filter_spad[7][31]_i_1__45_n_0                                                                                        |                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/filter_spad[9][31]_i_1__22_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/psum_spad[0][31]_i_1__19_n_0                                                                                          |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/psum_spad[2][31]_i_1__19_n_0                                                                                          |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/filter_spad[8][31]_i_1__20_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/filter_spad[10][31]_i_1__20_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/filter_spad[4][31]_i_1__20_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/filter_spad[5][31]_i_1__20_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/psum_spad[1][31]_i_1__19_n_0                                                                                          |                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/filter_spad[2][31]_i_1__20_n_0                                                                                         |                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/filter_spad[11][31]_i_1__20_n_0                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/filter_spad[9][31]_i_1__20_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/filter_spad[1][31]_i_1__20_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/filter_spad[0][31]_i_1__20_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/filter_spad[3][31]_i_1__20_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/filter_spad[6][31]_i_1__20_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/filter_spad[7][31]_i_1__20_n_0                                                                                         |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/psum_spad[0][31]_i_1__20_n_0                                                                                           |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/psum_spad[2][31]_i_1__20_n_0                                                                                           |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/psum_spad[1][31]_i_1__20_n_0                                                                                           |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/psum_spad[3][31]_i_1__20_n_0                                                                                           |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/psum_spad[3][31]_i_1__19_n_0                                                                                          |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Controller_1/inst/acc_data[31]_i_1_n_0                                                                                                              | design_1_i/Controller_1/inst/cs[3]_i_2_n_0                                                                                          |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/filter_spad[5][31]_i_1__25_n_0                                                                                             |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/filter_spad[7][31]_i_1__25_n_0                                                                                             |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/filter_spad[2][31]_i_1__3_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/filter_spad[11][31]_i_1__25_n_0                                                                                            |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/filter_spad[4][31]_i_1__25_n_0                                                                                             |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/filter_spad[6][31]_i_1__25_n_0                                                                                             |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/filter_spad[9][31]_i_1__25_n_0                                                                                             |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/filter_spad[8][31]_i_1__25_n_0                                                                                             |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/filter_spad[3][31]_i_1__25_n_0                                                                                             |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/filter_spad[0][31]_i_1__25_n_0                                                                                             |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/filter_spad[10][31]_i_1__25_n_0                                                                                            |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/filter_spad[1][31]_i_1__25_n_0                                                                                             |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/filter_spad[2][31]_i_1__25_n_0                                                                                             |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/psum_spad[0][31]_i_1__25_n_0                                                                                               |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/psum_spad[1][31]_i_1__25_n_0                                                                                               |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/psum_spad[2][31]_i_1__25_n_0                                                                                               |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/psum_spad[3][31]_i_1__25_n_0                                                                                               |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/filter_spad[0][31]_i_1__3_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/filter_spad[10][31]_i_1__3_n_0                                                                                        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/filter_spad[3][31]_i_1__3_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/filter_spad[6][31]_i_1__3_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/filter_spad[7][31]_i_1__3_n_0                                                                                         |                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/filter_spad[4][31]_i_1__3_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/filter_spad[9][31]_i_1__3_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/filter_spad[8][31]_i_1__3_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/filter_spad[1][31]_i_1__3_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/filter_spad[11][31]_i_1__3_n_0                                                                                        |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/filter_spad[5][31]_i_1__3_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/psum_spad[2][31]_i_1__44_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/psum_spad[1][31]_i_1__3_n_0                                                                                           |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/psum_spad[0][31]_i_1__3_n_0                                                                                           |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/psum_spad[3][31]_i_1__3_n_0                                                                                           |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/psum_spad[0][31]_i_1__45_n_0                                                                                          |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/psum_spad[2][31]_i_1__45_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/psum_spad[1][31]_i_1__45_n_0                                                                                          |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/psum_spad[3][31]_i_1__45_n_0                                                                                          |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/filter_spad[0][31]_i_1__4_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/filter_spad[6][31]_i_1__4_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/filter_spad[8][31]_i_1__4_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/filter_spad[9][31]_i_1__4_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/filter_spad[11][31]_i_1__4_n_0                                                                                        |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/filter_spad[10][31]_i_1__4_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/filter_spad[1][31]_i_1__4_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/filter_spad[4][31]_i_1__4_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/filter_spad[5][31]_i_1__4_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/filter_spad[7][31]_i_1__4_n_0                                                                                         |                                                                                                                                     |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/filter_spad[3][31]_i_1__4_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/filter_spad[2][31]_i_1__4_n_0                                                                                         |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/psum_spad[0][31]_i_1__4_n_0                                                                                           |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/psum_spad[1][31]_i_1__4_n_0                                                                                           |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/psum_spad[2][31]_i_1__4_n_0                                                                                           |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/psum_spad[3][31]_i_1__4_n_0                                                                                           |                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/filter_spad[9][31]_i_1__5_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/filter_spad[10][31]_i_1__5_n_0                                                                                        |                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/filter_spad[11][31]_i_1__5_n_0                                                                                        |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/filter_spad[0][31]_i_1__5_n_0                                                                                         |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/filter_spad[2][31]_i_1__5_n_0                                                                                         |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/filter_spad[6][31]_i_1__5_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/filter_spad[1][31]_i_1__5_n_0                                                                                         |                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/filter_spad[5][31]_i_1__5_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/filter_spad[3][31]_i_1__5_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/filter_spad[4][31]_i_1__5_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/filter_spad[7][31]_i_1__5_n_0                                                                                         |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/filter_spad[8][31]_i_1__5_n_0                                                                                         |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[0][31]_i_1__5_n_0                                                                                           |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[1][31]_i_1__5_n_0                                                                                           |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[2][31]_i_1__5_n_0                                                                                           |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/filter_spad[6][31]_i_1__6_n_0                                                                                         |                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/filter_spad[4][31]_i_1__6_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/filter_spad[3][31]_i_1__6_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/filter_spad[5][31]_i_1__6_n_0                                                                                         |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/filter_spad[9][31]_i_1__6_n_0                                                                                         |                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/filter_spad[0][31]_i_1__6_n_0                                                                                         |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/filter_spad[2][31]_i_1__6_n_0                                                                                         |                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                     |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                     |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                  |                                                                                                                                     |                5 |             35 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                     |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                  |                                                                                                                                     |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |                7 |             35 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                     |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |                5 |             35 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                     |               11 |             35 |         3.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                     |                8 |             36 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                     |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                     |                8 |             36 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                     |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |                8 |             36 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               14 |             47 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               15 |             47 |         3.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               16 |             47 |         2.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               12 |             47 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |               15 |             47 |         3.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               13 |             47 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |               14 |             47 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               14 |             47 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               14 |             47 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               13 |             47 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |               13 |             47 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |               15 |             47 |         3.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               13 |             47 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |               14 |             48 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/debug2[31]_i_1_n_0                                                                                                                  | design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst_0                                                      |               24 |             68 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Controller_1/inst/set_YID                                                                                                                           | design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst_0                                                      |               17 |             72 |         4.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[12].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[1].pe/ifmap_spad                                                                                                             |                                                                                                                                     |               24 |             96 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[35].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[42].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               24 |             96 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[45].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               23 |             96 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[25].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               29 |             96 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[4].pe/ifmap_spad                                                                                                             |                                                                                                                                     |               29 |             96 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[38].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               25 |             96 |         3.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[28].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[41].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[10].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               24 |             96 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[19].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               24 |             96 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[39].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               23 |             96 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/pe_debug/ifmap_spad                                                                                                                 |                                                                                                                                     |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[13].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               24 |             96 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[37].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               28 |             96 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[36].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               24 |             96 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[20].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               27 |             96 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[9].pe/ifmap_spad                                                                                                             |                                                                                                                                     |               25 |             96 |         3.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[7].pe/ifmap_spad                                                                                                             |                                                                                                                                     |               27 |             96 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[23].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[33].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               23 |             96 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[27].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               25 |             96 |         3.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[29].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               25 |             96 |         3.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[16].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               24 |             96 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[21].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               25 |             96 |         3.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[44].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               23 |             96 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[47].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[18].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               25 |             96 |         3.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[34].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               30 |             96 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[17].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               28 |             96 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[5].pe/ifmap_spad                                                                                                             |                                                                                                                                     |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[11].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               27 |             96 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[15].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               25 |             96 |         3.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[43].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[6].pe/ifmap_spad                                                                                                             |                                                                                                                                     |               29 |             96 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[26].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               31 |             96 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[24].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               27 |             96 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[31].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               25 |             96 |         3.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[46].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               32 |             96 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[8].pe/ifmap_spad                                                                                                             |                                                                                                                                     |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[22].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               27 |             96 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[2].pe/ifmap_spad                                                                                                             |                                                                                                                                     |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[32].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               28 |             96 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[3].pe/ifmap_spad                                                                                                             |                                                                                                                                     |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[30].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               23 |             96 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[14].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               30 |             96 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PE_array_0/inst/PE_num[40].pe/ifmap_spad                                                                                                            |                                                                                                                                     |               25 |             96 |         3.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst_0                                                      |               99 |            144 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Controller_1/inst/set_XID                                                                                                                           | design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst_0                                                      |              248 |            960 |         3.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                     |              493 |           2051 |         4.16 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


