// Library - Design, Cell - NAND, View - schematic
// LAST TIME SAVED: Feb 22 11:45:59 2019
// NETLIST TIME: Apr  4 21:02:08 2019
`timescale 1ns / 1ns 

module NAND ( out, GND, VDD, A, B );

output  out;

inout  GND, VDD;

input  A, B;


specify 
    specparam CDS_LIBNAME  = "Design";
    specparam CDS_CELLNAME = "NAND";
    specparam CDS_VIEWNAME = "schematic";
endspecify

