===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 30.5454 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.5920 (  8.7%)    4.5920 ( 15.0%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.5863 (  6.8%)    3.5863 ( 11.7%)    Parse modules
    0.9564 (  1.8%)    0.9564 (  3.1%)    Verify circuit
   43.3998 ( 82.5%)   22.5405 ( 73.8%)  'firrtl.circuit' Pipeline
    0.9275 (  1.8%)    0.9275 (  3.0%)    LowerFIRRTLAnnotations
    4.3195 (  8.2%)    2.3808 (  7.8%)    'firrtl.module' Pipeline
    1.4068 (  2.7%)    0.7791 (  2.6%)      DropName
    2.9127 (  5.5%)    1.6016 (  5.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.2033 (  0.4%)    0.1081 (  0.4%)    'firrtl.module' Pipeline
    0.2033 (  0.4%)    0.1081 (  0.4%)      LowerCHIRRTLPass
    0.3220 (  0.6%)    0.3220 (  1.1%)    InferWidths
    0.9496 (  1.8%)    0.9496 (  3.1%)    MemToRegOfVec
    1.5960 (  3.0%)    1.5960 (  5.2%)    InferResets
    0.1852 (  0.4%)    0.1852 (  0.6%)      (A) circt::firrtl::InstanceGraph
    0.2843 (  0.5%)    0.2843 (  0.9%)    WireDFT
    1.4551 (  2.8%)    1.4551 (  4.8%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    5.0117 (  9.5%)    2.8179 (  9.2%)    'firrtl.module' Pipeline
    3.6621 (  7.0%)    2.0117 (  6.6%)      ExpandWhens
    1.3495 (  2.6%)    0.8061 (  2.6%)      SFCCompat
    1.4344 (  2.7%)    1.4344 (  4.7%)    CheckCombCycles
    0.2917 (  0.6%)    0.2917 (  1.0%)      (A) circt::firrtl::InstanceGraph
    7.8472 ( 14.9%)    4.3930 ( 14.4%)    'firrtl.module' Pipeline
    7.4293 ( 14.1%)    4.1583 ( 13.6%)      Canonicalizer
    0.4178 (  0.8%)    0.2346 (  0.8%)      InferReadWrite
    0.2127 (  0.4%)    0.2127 (  0.7%)    PrefixModules
    0.0775 (  0.1%)    0.0775 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.5021 (  1.0%)    0.5021 (  1.6%)    Inliner
    1.0162 (  1.9%)    1.0162 (  3.3%)    IMConstProp
    0.0772 (  0.1%)    0.0772 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0648 (  0.1%)    0.0648 (  0.2%)    AddSeqMemPorts
    0.0648 (  0.1%)    0.0648 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2564 (  0.5%)    0.2564 (  0.8%)    CreateSiFiveMetadata
    0.0324 (  0.1%)    0.0324 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.4776 (  6.6%)    1.8411 (  6.0%)    'firrtl.module' Pipeline
    0.3266 (  0.6%)    0.1706 (  0.6%)      DropName
    3.1509 (  6.0%)    1.6704 (  5.5%)      Canonicalizer
    0.6655 (  1.3%)    0.6655 (  2.2%)    IMDeadCodeElim
    0.0692 (  0.1%)    0.0692 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.6477 (  1.2%)    0.6477 (  2.1%)  LowerFIRRTLToHW
    0.0364 (  0.1%)    0.0364 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.5964 (  1.1%)    0.5964 (  2.0%)  HWMemSimImpl
    0.9761 (  1.9%)    0.6310 (  2.1%)  'hw.module' Pipeline
    0.3444 (  0.7%)    0.2272 (  0.7%)    CSE
    0.0065 (  0.0%)    0.0034 (  0.0%)      (A) DominanceInfo
    0.3572 (  0.7%)    0.2432 (  0.8%)    Canonicalizer
    0.1601 (  0.3%)    0.1028 (  0.3%)    CSE
    0.0050 (  0.0%)    0.0025 (  0.0%)      (A) DominanceInfo
    0.0643 (  0.1%)    0.0330 (  0.1%)    HWCleanup
    0.2155 (  0.4%)    0.1226 (  0.4%)  'hw.module' Pipeline
    0.0365 (  0.1%)    0.0197 (  0.1%)    HWLegalizeModules
    0.1387 (  0.3%)    0.0832 (  0.3%)    PrettifyVerilog
    0.2247 (  0.4%)    0.2247 (  0.7%)  StripDebugInfoWithPred
    1.0682 (  2.0%)    1.0682 (  3.5%)  ExportVerilog
    0.0093 (  0.0%)    0.0093 (  0.0%)  Rest
   52.5963 (100.0%)   30.5454 (100.0%)  Total

{
  totalTime: 30.592,
  maxMemory: 1067761664
}
