Reference
SUM inb + ina = 19 
SUB ina - inb = 1 
From simpleALU
SUM inb + ina = 19 
SUB ina - inb = 1 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_simpleALU_top glbl -prj simpleALU.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s simpleALU -debug wave 
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/khoa/Documents/logic_design/lab3_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/khoa/Documents/logic_design/lab3_hls/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/khoa/Documents/logic_design/lab3_hls/solution1/sim/verilog/simpleALU_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpleALU_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/khoa/Documents/logic_design/lab3_hls/solution1/sim/verilog/simpleALU.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_simpleALU_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/khoa/Documents/logic_design/lab3_hls/solution1/sim/verilog/simpleALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpleALU
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simpleALU_AXILiteS_s_axi
Compiling module xil_defaultlib.simpleALU
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_simpleALU_top
Compiling module work.glbl
Built simulation snapshot simpleALU

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/khoa/Documents/logic_design/lab3_hls/solution1/sim/verilog/xsim.dir/simpleALU/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 21 21:17:09 2021...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/simpleALU/xsim_script.tcl
# xsim {simpleALU} -autoloadwcfg -tclbatch {simpleALU.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source simpleALU.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set ina__inb__op__agg__return_group [add_wave_group ina__inb__op__agg__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/interrupt -into $ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_BRESP -into $ina__inb__op__agg__return_group -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_BREADY -into $ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_BVALID -into $ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_RRESP -into $ina__inb__op__agg__return_group -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_RDATA -into $ina__inb__op__agg__return_group -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_RREADY -into $ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_RVALID -into $ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_ARREADY -into $ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_ARVALID -into $ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_ARADDR -into $ina__inb__op__agg__return_group -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_WSTRB -into $ina__inb__op__agg__return_group -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_WDATA -into $ina__inb__op__agg__return_group -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_WREADY -into $ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_WVALID -into $ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_AWREADY -into $ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_AWVALID -into $ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/s_axi_AXILiteS_AWADDR -into $ina__inb__op__agg__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/ap_done -into $blocksiggroup
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/ap_idle -into $blocksiggroup
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/ap_ready -into $blocksiggroup
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_simpleALU_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_simpleALU_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_simpleALU_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_simpleALU_top/LENGTH_ina_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_simpleALU_top/LENGTH_inb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_simpleALU_top/LENGTH_op_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_simpleALU_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_ina__inb__op__agg__return_group [add_wave_group ina__inb__op__agg__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_simpleALU_top/AXILiteS_INTERRUPT -into $tb_ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_BRESP -into $tb_ina__inb__op__agg__return_group -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_BREADY -into $tb_ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_BVALID -into $tb_ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_RRESP -into $tb_ina__inb__op__agg__return_group -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_RDATA -into $tb_ina__inb__op__agg__return_group -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_RREADY -into $tb_ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_RVALID -into $tb_ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_ARREADY -into $tb_ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_ARVALID -into $tb_ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_ARADDR -into $tb_ina__inb__op__agg__return_group -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_WSTRB -into $tb_ina__inb__op__agg__return_group -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_WDATA -into $tb_ina__inb__op__agg__return_group -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_WREADY -into $tb_ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_WVALID -into $tb_ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_AWREADY -into $tb_ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_AWVALID -into $tb_ina__inb__op__agg__return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AXILiteS_AWADDR -into $tb_ina__inb__op__agg__return_group -radix hex
## save_wave_config simpleALU.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "125000"
// RTL Simulation : 1 / 2 [n/a] @ "685000"
// RTL Simulation : 2 / 2 [n/a] @ "1235000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1275 ns : File "/home/khoa/Documents/logic_design/lab3_hls/solution1/sim/verilog/simpleALU.autotb.v" Line 318
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct 21 21:17:25 2021...
Reference
SUM inb + ina = 19 
SUB ina - inb = 1 
From simpleALU
SUM inb + ina = 19 
SUB ina - inb = 1 
