{"auto_keywords": [{"score": 0.05007852962010532, "phrase": "pin-accurate_port_connections"}, {"score": 0.00416663127860178, "phrase": "socs"}, {"score": 0.003459191419478298, "phrase": "pin-accurate_interfaces"}, {"score": 0.0031845067058084583, "phrase": "integrated_ip_blocks"}, {"score": 0.0028127163745564777, "phrase": "new_connection_model"}, {"score": 0.002643386043540555, "phrase": "corresponding_error_model"}, {"score": 0.0021049977753042253, "phrase": "minimum_pattern"}], "paper_keywords": [""], "paper_abstract": "Before verifying the functionality of SoCs, designers must ensure the correctness of the pin-accurate interfaces of up to hundreds of integrated IP blocks. This article presents a new connection model and a corresponding error model for pin-accurate port connections, along with an algorithm for generating the minimum pattern set, a methodology for diagnosing errors, and a port connection verification flow.", "paper_title": "Verification of pin-accurate port connections", "paper_id": "WOS:000259673900009"}