{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644649584373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644649584399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 11 23:06:24 2022 " "Processing started: Fri Feb 11 23:06:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644649584399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649584399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649584399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1644649585003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644649585004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor2to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexor2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor2to1 " "Found entity 1: multiplexor2to1" {  } { { "multiplexor2to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexor2to1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599398 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplexor2to1_testbench " "Found entity 2: multiplexor2to1_testbench" {  } { { "multiplexor2to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexor2to1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "D:/EE/ee469labs/lab3/fullAdder.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "D:/EE/ee469labs/lab3/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexors/multiplexor8to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexors/multiplexor8to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor8to1 " "Found entity 1: multiplexor8to1" {  } { { "multiplexors/multiplexor8to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor8to1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlsignals.sv 2 2 " "Found 2 design units, including 2 entities, in source file controlsignals.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlSignals " "Found entity 1: controlSignals" {  } { { "controlSignals.sv" "" { Text "D:/EE/ee469labs/lab3/controlSignals.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599409 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlSignals_testbench " "Found entity 2: controlSignals_testbench" {  } { { "controlSignals.sv" "" { Text "D:/EE/ee469labs/lab3/controlSignals.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/nor_in64.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu/nor_in64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_in64 " "Found entity 1: nor_in64" {  } { { "alu/nor_in64.sv" "" { Text "D:/EE/ee469labs/lab3/alu/nor_in64.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599411 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor_in64_testbench " "Found entity 2: nor_in64_testbench" {  } { { "alu/nor_in64.sv" "" { Text "D:/EE/ee469labs/lab3/alu/nor_in64.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/math.sv 4 4 " "Found 4 design units, including 4 entities, in source file alu/math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "alu/math.sv" "" { Text "D:/EE/ee469labs/lab3/alu/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599413 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "alu/math.sv" "" { Text "D:/EE/ee469labs/lab3/alu/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599413 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "alu/math.sv" "" { Text "D:/EE/ee469labs/lab3/alu/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599413 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "alu/math.sv" "" { Text "D:/EE/ee469labs/lab3/alu/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_1bit_slice.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu/alu_1bit_slice.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1bit_slice " "Found entity 1: alu_1bit_slice" {  } { { "alu/alu_1bit_slice.sv" "" { Text "D:/EE/ee469labs/lab3/alu/alu_1bit_slice.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599416 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu1bit_test " "Found entity 2: alu1bit_test" {  } { { "alu/alu_1bit_slice.sv" "" { Text "D:/EE/ee469labs/lab3/alu/alu_1bit_slice.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu/alu.sv" "" { Text "D:/EE/ee469labs/lab3/alu/alu.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/decoder5to32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoders/decoder5to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "decoders/decoder5to32.sv" "" { Text "D:/EE/ee469labs/lab3/decoders/decoder5to32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599420 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder5to32_testbench " "Found entity 2: decoder5to32_testbench" {  } { { "decoders/decoder5to32.sv" "" { Text "D:/EE/ee469labs/lab3/decoders/decoder5to32.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/decoder4to16.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoders/decoder4to16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16 " "Found entity 1: decoder4to16" {  } { { "decoders/decoder4to16.sv" "" { Text "D:/EE/ee469labs/lab3/decoders/decoder4to16.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/decoder2to4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoders/decoder2to4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoders/decoder2to4.sv" "" { Text "D:/EE/ee469labs/lab3/decoders/decoder2to4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599426 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2to4_testbench " "Found entity 2: decoder2to4_testbench" {  } { { "decoders/decoder2to4.sv" "" { Text "D:/EE/ee469labs/lab3/decoders/decoder2to4.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/decoder1to2.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoders/decoder1to2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder1to2 " "Found entity 1: decoder1to2" {  } { { "decoders/decoder1to2.sv" "" { Text "D:/EE/ee469labs/lab3/decoders/decoder1to2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599428 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder1to2_testbench " "Found entity 2: decoder1to2_testbench" {  } { { "decoders/decoder1to2.sv" "" { Text "D:/EE/ee469labs/lab3/decoders/decoder1to2.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexors/multiplexor64of32to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexors/multiplexor64of32to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor64of32to1 " "Found entity 1: multiplexor64of32to1" {  } { { "multiplexors/multiplexor64of32to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor64of32to1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexors/multiplexor32to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexors/multiplexor32to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor32to1 " "Found entity 1: multiplexor32to1" {  } { { "multiplexors/multiplexor32to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor32to1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599432 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "multiplexors/multiplexor32to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor32to1.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexors/multiplexor16to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexors/multiplexor16to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor16to1 " "Found entity 1: multiplexor16to1" {  } { { "multiplexors/multiplexor16to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor16to1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599434 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "multiplexors/multiplexor16to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor16to1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexors/multiplexor4to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexors/multiplexor4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor4to1 " "Found entity 1: multiplexor4to1" {  } { { "multiplexors/multiplexor4to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor4to1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599436 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "multiplexors/multiplexor4to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor4to1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registers/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "registers/regfile.sv" "" { Text "D:/EE/ee469labs/lab3/registers/regfile.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "D:/EE/ee469labs/lab3/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599441 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "D:/EE/ee469labs/lab3/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "D:/EE/ee469labs/lab3/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599443 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "D:/EE/ee469labs/lab3/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599443 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1644649599446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionpath.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructionpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionPath " "Found entity 1: instructionPath" {  } { { "instructionPath.sv" "" { Text "D:/EE/ee469labs/lab3/instructionPath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599449 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructionPath_testbench " "Found entity 2: instructionPath_testbench" {  } { { "instructionPath.sv" "" { Text "D:/EE/ee469labs/lab3/instructionPath.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.sv 2 2 " "Found 2 design units, including 2 entities, in source file signextender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtender " "Found entity 1: signExtender" {  } { { "signExtender.sv" "" { Text "D:/EE/ee469labs/lab3/signExtender.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599450 ""} { "Info" "ISGN_ENTITY_NAME" "2 signExtender_testbench " "Found entity 2: signExtender_testbench" {  } { { "signExtender.sv" "" { Text "D:/EE/ee469labs/lab3/signExtender.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_64bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_64bit " "Found entity 1: fullAdder_64bit" {  } { { "fullAdder_64bit.sv" "" { Text "D:/EE/ee469labs/lab3/fullAdder_64bit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599452 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_64bit_testbench " "Found entity 2: fullAdder_64bit_testbench" {  } { { "fullAdder_64bit.sv" "" { Text "D:/EE/ee469labs/lab3/fullAdder_64bit.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux64_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64_2to1 " "Found entity 1: mux64_2to1" {  } { { "mux64_2to1.sv" "" { Text "D:/EE/ee469labs/lab3/mux64_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffs_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file dffs_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFFs_64 " "Found entity 1: DFFs_64" {  } { { "DFFs_64.sv" "" { Text "D:/EE/ee469labs/lab3/DFFs_64.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteData writeData dataPath.sv(15) " "Verilog HDL Declaration information at dataPath.sv(15): object \"WriteData\" differs only in case from object \"writeData\" in the same scope" {  } { { "dataPath.sv" "" { Text "D:/EE/ee469labs/lab3/dataPath.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644649599457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DAddr9 daddr9 dataPath.sv(20) " "Verilog HDL Declaration information at dataPath.sv(20): object \"DAddr9\" differs only in case from object \"daddr9\" in the same scope" {  } { { "dataPath.sv" "" { Text "D:/EE/ee469labs/lab3/dataPath.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644649599457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Imm12 imm12 dataPath.sv(20) " "Verilog HDL Declaration information at dataPath.sv(20): object \"Imm12\" differs only in case from object \"imm12\" in the same scope" {  } { { "dataPath.sv" "" { Text "D:/EE/ee469labs/lab3/dataPath.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644649599457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "dataPath.sv" "" { Text "D:/EE/ee469labs/lab3/dataPath.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextender.sv 1 1 " "Found 1 design units, including 1 entities, in source file zeroextender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroExtender " "Found entity 1: zeroExtender" {  } { { "zeroExtender.sv" "" { Text "D:/EE/ee469labs/lab3/zeroExtender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644649599458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649599458 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dataPath.sv(64) " "Verilog HDL Instantiation warning at dataPath.sv(64): instance has no name" {  } { { "dataPath.sv" "" { Text "D:/EE/ee469labs/lab3/dataPath.sv" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1644649599462 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644649599528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1bit_slice alu_1bit_slice:first " "Elaborating entity \"alu_1bit_slice\" for hierarchy \"alu_1bit_slice:first\"" {  } { { "alu/alu.sv" "first" { Text "D:/EE/ee469labs/lab3/alu/alu.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644649599532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder alu_1bit_slice:first\|fullAdder:f1 " "Elaborating entity \"fullAdder\" for hierarchy \"alu_1bit_slice:first\|fullAdder:f1\"" {  } { { "alu/alu_1bit_slice.sv" "f1" { Text "D:/EE/ee469labs/lab3/alu/alu_1bit_slice.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644649599533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor8to1 alu_1bit_slice:first\|multiplexor8to1:m1 " "Elaborating entity \"multiplexor8to1\" for hierarchy \"alu_1bit_slice:first\|multiplexor8to1:m1\"" {  } { { "alu/alu_1bit_slice.sv" "m1" { Text "D:/EE/ee469labs/lab3/alu/alu_1bit_slice.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644649599536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor4to1 alu_1bit_slice:first\|multiplexor8to1:m1\|multiplexor4to1:m1 " "Elaborating entity \"multiplexor4to1\" for hierarchy \"alu_1bit_slice:first\|multiplexor8to1:m1\|multiplexor4to1:m1\"" {  } { { "multiplexors/multiplexor8to1.sv" "m1" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor8to1.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644649599539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor2to1 alu_1bit_slice:first\|multiplexor8to1:m1\|multiplexor4to1:m1\|multiplexor2to1:m2 " "Elaborating entity \"multiplexor2to1\" for hierarchy \"alu_1bit_slice:first\|multiplexor8to1:m1\|multiplexor4to1:m1\|multiplexor2to1:m2\"" {  } { { "multiplexors/multiplexor4to1.sv" "m2" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor4to1.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644649599541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_in64 nor_in64:zeroCheck " "Elaborating entity \"nor_in64\" for hierarchy \"nor_in64:zeroCheck\"" {  } { { "alu/alu.sv" "zeroCheck" { Text "D:/EE/ee469labs/lab3/alu/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644649599862 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644649602362 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE/ee469labs/lab3/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/EE/ee469labs/lab3/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649603953 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644649604370 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644649604370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "408 " "Implemented 408 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "131 " "Implemented 131 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644649604469 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644649604469 ""} { "Info" "ICUT_CUT_TM_LCELLS" "209 " "Implemented 209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644649604469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644649604469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644649604502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 11 23:06:44 2022 " "Processing ended: Fri Feb 11 23:06:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644649604502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644649604502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644649604502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644649604502 ""}
