{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635298001066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635298001072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 27 09:26:40 2021 " "Processing started: Wed Oct 27 09:26:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635298001072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298001072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB6 -c LAB6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB6 -c LAB6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298001072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635298001607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635298001607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/testbench_week1(1).sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/testbench_week1(1).sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/testbench_week1(1).sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/testbench_week1(1).sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298008686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/HexDriver.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635298008689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/HexDriver.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298008690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298008694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298008697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file updated_ece385_lab6_provided_spring_2018/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298008701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_slc " "Found entity 1: my_slc" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298008705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Resigter " "Found entity 1: Resigter" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Register.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298008710 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux.sv(47) " "Verilog HDL warning at Mux.sv(47): extended using \"x\" or \"z\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635298008713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/mux.sv 3 3 " "Found 3 design units, including 3 entities, in source file updated_ece385_lab6_provided_spring_2018/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008715 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX3_1 " "Found entity 2: MUX3_1" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008715 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX4_1 " "Found entity 3: MUX4_1" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298008715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298008719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298008723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298008727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298008731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298008735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter_load " "Found entity 1: up_counter_load" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/counter.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298008739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298008739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635298008786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_slc my_slc:my_slc " "Elaborating entity \"my_slc\" for hierarchy \"my_slc:my_slc\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "my_slc" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298008790 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BEN 0 slc3.sv(37) " "Net \"BEN\" at slc3.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635298008791 "|lab6_toplevel|my_slc:my_slc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(22) " "Output port \"LED\" at slc3.sv(22) has no driver" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1635298008791 "|lab6_toplevel|my_slc:my_slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver my_slc:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"my_slc:my_slc\|HexDriver:hex_driver3\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "hex_driver3" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298008793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath my_slc:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"my_slc:my_slc\|datapath:d0\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "d0" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298008798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Resigter my_slc:my_slc\|datapath:d0\|Resigter:MAR_RE " "Elaborating entity \"Resigter\" for hierarchy \"my_slc:my_slc\|datapath:d0\|Resigter:MAR_RE\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "MAR_RE" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298008811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter_load my_slc:my_slc\|datapath:d0\|up_counter_load:PC_COUN " "Elaborating entity \"up_counter_load\" for hierarchy \"my_slc:my_slc\|datapath:d0\|up_counter_load:PC_COUN\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "PC_COUN" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298008815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.sv(16) " "Verilog HDL assignment warning at counter.sv(16): truncated value with size 32 to match size of target (16)" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/counter.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/counter.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635298008816 "|lab6_toplevel|slc3:my_slc|datapath:d0|up_counter_load:PC_COUN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3_1 my_slc:my_slc\|datapath:d0\|MUX3_1:PC_MUX " "Elaborating entity \"MUX3_1\" for hierarchy \"my_slc:my_slc\|datapath:d0\|MUX3_1:PC_MUX\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "PC_MUX" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298008818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 my_slc:my_slc\|datapath:d0\|MUX2_1:MDR_MUX " "Elaborating entity \"MUX2_1\" for hierarchy \"my_slc:my_slc\|datapath:d0\|MUX2_1:MDR_MUX\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "MDR_MUX" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298008820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1 my_slc:my_slc\|datapath:d0\|MUX4_1:Bus_Gate " "Elaborating entity \"MUX4_1\" for hierarchy \"my_slc:my_slc\|datapath:d0\|MUX4_1:Bus_Gate\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "Bus_Gate" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298008822 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mux.sv(42) " "Verilog HDL Case Statement information at Mux.sv(42): all case item expressions in this case statement are onehot" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1635298008823 "|lab6_toplevel|slc3:my_slc|datapath:d0|MUX4_1:Bus_Gate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO my_slc:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"my_slc:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "memory_subsystem" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298008824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate my_slc:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"my_slc:my_slc\|tristate:tr0\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "tr0" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298008827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU my_slc:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"my_slc:my_slc\|ISDU:state_controller\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "state_controller" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298008829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "my_test_memory" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298008832 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635298008833 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "parser" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298008834 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[0\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[0\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[1\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[1\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[2\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[2\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[3\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[3\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[4\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[4\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[5\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[5\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[6\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[6\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[7\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[7\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[8\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[8\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[9\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[9\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[10\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[10\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[11\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[11\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[12\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[12\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[13\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[13\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[14\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[14\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[15\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[15\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298009298 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1635298009298 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298009298 "|lab6_toplevel|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635298009298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635298009376 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635298009713 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Howar/Desktop/ECE 385/LAB6/output_files/LAB6.map.smsg " "Generated suppressed messages file C:/Users/Howar/Desktop/ECE 385/LAB6/output_files/LAB6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298009741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635298009831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298009831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "345 " "Implemented 345 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635298009874 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635298009874 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1635298009874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635298009874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635298009874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635298009887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 27 09:26:49 2021 " "Processing ended: Wed Oct 27 09:26:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635298009887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635298009887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635298009887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298009887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1635298011050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635298011056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 27 09:26:50 2021 " "Processing started: Wed Oct 27 09:26:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635298011056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1635298011056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB6 -c LAB6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB6 -c LAB6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1635298011056 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1635298011191 ""}
{ "Info" "0" "" "Project  = LAB6" {  } {  } 0 0 "Project  = LAB6" 0 0 "Fitter" 0 0 1635298011191 ""}
{ "Info" "0" "" "Revision = LAB6" {  } {  } 0 0 "Revision = LAB6" 0 0 "Fitter" 0 0 1635298011191 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1635298011247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1635298011247 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB6 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"LAB6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1635298011254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635298011305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635298011305 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1635298011585 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1635298011593 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635298011875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635298011875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635298011875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635298011875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635298011875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635298011875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635298011875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635298011875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635298011875 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1635298011875 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635298011878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635298011878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635298011878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635298011878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635298011878 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1635298011878 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1635298011880 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "129 129 " "No exact pin location assignment(s) for 129 pins of 129 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1635298012637 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB6.sdc " "Synopsys Design Constraints File file not found: 'LAB6.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1635298012878 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1635298012878 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1635298012882 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1635298012882 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1635298012882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1635298012915 ""}  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635298012915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1635298013137 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1635298013137 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1635298013137 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635298013138 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635298013139 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1635298013140 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1635298013140 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1635298013141 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1635298013153 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1635298013153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1635298013153 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "128 unused 2.5V 19 93 16 " "Number of I/O pins in group: 128 (unused VREF, 2.5V VCCIO, 19 input, 93 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1635298013156 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1635298013156 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1635298013156 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635298013157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635298013157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635298013157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635298013157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635298013157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635298013157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635298013157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635298013157 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1635298013157 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1635298013157 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635298013314 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1635298013319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1635298014796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635298014906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1635298014937 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1635298027336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635298027336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1635298027584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X104_Y61 X115_Y73 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y61 to location X115_Y73" {  } { { "loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y61 to location X115_Y73"} { { 12 { 0 ""} 104 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1635298029845 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1635298029845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1635298030571 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1635298030571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635298030575 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1635298030674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635298030684 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635298030901 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635298030901 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635298031099 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635298031455 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[0\] a permanently disabled " "Pin Data\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[0] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[1\] a permanently disabled " "Pin Data\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[1] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[2\] a permanently disabled " "Pin Data\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[2] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[3\] a permanently disabled " "Pin Data\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[3] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[4\] a permanently disabled " "Pin Data\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[4] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[5\] a permanently disabled " "Pin Data\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[5] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[6\] a permanently disabled " "Pin Data\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[6] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[7\] a permanently disabled " "Pin Data\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[7] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[8\] a permanently disabled " "Pin Data\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[8] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[9\] a permanently disabled " "Pin Data\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[9] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[10\] a permanently disabled " "Pin Data\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[10] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[11\] a permanently disabled " "Pin Data\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[11] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[12\] a permanently disabled " "Pin Data\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[12] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[13\] a permanently disabled " "Pin Data\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[13] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[14\] a permanently disabled " "Pin Data\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[14] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[15\] a permanently disabled " "Pin Data\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Data[15] } } } { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Howar/Desktop/ECE 385/LAB6/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1635298031877 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1635298031877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Howar/Desktop/ECE 385/LAB6/output_files/LAB6.fit.smsg " "Generated suppressed messages file C:/Users/Howar/Desktop/ECE 385/LAB6/output_files/LAB6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1635298031931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6300 " "Peak virtual memory: 6300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635298032171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 27 09:27:12 2021 " "Processing ended: Wed Oct 27 09:27:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635298032171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635298032171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635298032171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1635298032171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1635298033138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635298033144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 27 09:27:13 2021 " "Processing started: Wed Oct 27 09:27:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635298033144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1635298033144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB6 -c LAB6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB6 -c LAB6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1635298033144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1635298033419 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1635298035554 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1635298035629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635298035860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 27 09:27:15 2021 " "Processing ended: Wed Oct 27 09:27:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635298035860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635298035860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635298035860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1635298035860 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1635298036551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1635298037086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635298037092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 27 09:27:16 2021 " "Processing started: Wed Oct 27 09:27:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635298037092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1635298037092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAB6 -c LAB6 " "Command: quartus_sta LAB6 -c LAB6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1635298037092 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1635298037224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1635298037541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1635298037541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635298037591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635298037591 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB6.sdc " "Synopsys Design Constraints File file not found: 'LAB6.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1635298037949 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1635298037949 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1635298037950 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1635298037950 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1635298037951 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1635298037952 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1635298037952 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1635298037963 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1635298037973 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1635298037973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.114 " "Worst-case setup slack is -2.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298037974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298037974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.114            -109.595 Clk  " "   -2.114            -109.595 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298037974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635298037974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298037976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298037976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 Clk  " "    0.386               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298037976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635298037976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635298037978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635298037979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298037981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298037981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -135.355 Clk  " "   -3.000            -135.355 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298037981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635298037981 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1635298037998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1635298038016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1635298038246 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1635298038275 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1635298038279 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1635298038279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.798 " "Worst-case setup slack is -1.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798             -91.683 Clk  " "   -1.798             -91.683 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635298038281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 Clk  " "    0.339               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635298038283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635298038285 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635298038287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -135.355 Clk  " "   -3.000            -135.355 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635298038288 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1635298038306 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1635298038367 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1635298038368 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1635298038368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.579 " "Worst-case setup slack is -0.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579             -19.529 Clk  " "   -0.579             -19.529 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635298038370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 Clk  " "    0.174               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635298038373 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635298038376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635298038378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -112.876 Clk  " "   -3.000            -112.876 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635298038380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635298038380 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1635298038754 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1635298038755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635298038807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 27 09:27:18 2021 " "Processing ended: Wed Oct 27 09:27:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635298038807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635298038807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635298038807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1635298038807 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1635298039791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635298039797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 27 09:27:19 2021 " "Processing started: Wed Oct 27 09:27:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635298039797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1635298039797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LAB6 -c LAB6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LAB6 -c LAB6" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1635298039797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1635298040370 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB6_7_1200mv_85c_slow.svo C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/ simulation " "Generated file LAB6_7_1200mv_85c_slow.svo in folder \"C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635298040496 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB6_7_1200mv_0c_slow.svo C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/ simulation " "Generated file LAB6_7_1200mv_0c_slow.svo in folder \"C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635298040539 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB6_min_1200mv_0c_fast.svo C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/ simulation " "Generated file LAB6_min_1200mv_0c_fast.svo in folder \"C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635298040581 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB6.svo C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/ simulation " "Generated file LAB6.svo in folder \"C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635298040624 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB6_7_1200mv_85c_v_slow.sdo C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/ simulation " "Generated file LAB6_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635298040658 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB6_7_1200mv_0c_v_slow.sdo C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/ simulation " "Generated file LAB6_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635298040692 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB6_min_1200mv_0c_v_fast.sdo C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/ simulation " "Generated file LAB6_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635298040727 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB6_v.sdo C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/ simulation " "Generated file LAB6_v.sdo in folder \"C:/Users/Howar/Desktop/ECE 385/LAB6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635298040767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635298040800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 27 09:27:20 2021 " "Processing ended: Wed Oct 27 09:27:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635298040800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635298040800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635298040800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1635298040800 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus Prime Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1635298041399 ""}
