--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 502 paths analyzed, 163 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.187ns.
--------------------------------------------------------------------------------
Slack:                  15.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.049ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.710 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y37.SR       net (fanout=9)        3.061   M_reset_cond_out
    SLICE_X8Y37.CLK      Tsrck                 0.470   myMachine/M_counter_q[27]
                                                       myMachine/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.049ns (0.988ns logic, 3.061ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  15.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.040ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.710 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y37.SR       net (fanout=9)        3.061   M_reset_cond_out
    SLICE_X8Y37.CLK      Tsrck                 0.461   myMachine/M_counter_q[27]
                                                       myMachine/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.040ns (0.979ns logic, 3.061ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  15.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.029ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.710 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y37.SR       net (fanout=9)        3.061   M_reset_cond_out
    SLICE_X8Y37.CLK      Tsrck                 0.450   myMachine/M_counter_q[27]
                                                       myMachine/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.029ns (0.968ns logic, 3.061ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.019ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.710 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y37.SR       net (fanout=9)        3.061   M_reset_cond_out
    SLICE_X9Y37.CLK      Tsrck                 0.440   out_pins_0_OBUF
                                                       myMachine/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.019ns (0.958ns logic, 3.061ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  15.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.007ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.710 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y37.SR       net (fanout=9)        3.061   M_reset_cond_out
    SLICE_X8Y37.CLK      Tsrck                 0.428   myMachine/M_counter_q[27]
                                                       myMachine/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.007ns (0.946ns logic, 3.061ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  16.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.852ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.713 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y36.SR       net (fanout=9)        2.864   M_reset_cond_out
    SLICE_X8Y36.CLK      Tsrck                 0.470   myMachine/M_counter_q[23]
                                                       myMachine/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.852ns (0.988ns logic, 2.864ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  16.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.843ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.713 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y36.SR       net (fanout=9)        2.864   M_reset_cond_out
    SLICE_X8Y36.CLK      Tsrck                 0.461   myMachine/M_counter_q[23]
                                                       myMachine/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (0.979ns logic, 2.864ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  16.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.832ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.713 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y36.SR       net (fanout=9)        2.864   M_reset_cond_out
    SLICE_X8Y36.CLK      Tsrck                 0.450   myMachine/M_counter_q[23]
                                                       myMachine/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.832ns (0.968ns logic, 2.864ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  16.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.718 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y33.SR       net (fanout=9)        2.841   M_reset_cond_out
    SLICE_X8Y33.CLK      Tsrck                 0.470   myMachine/M_counter_q[11]
                                                       myMachine/M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (0.988ns logic, 2.841ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  16.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.820ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.718 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y33.SR       net (fanout=9)        2.841   M_reset_cond_out
    SLICE_X8Y33.CLK      Tsrck                 0.461   myMachine/M_counter_q[11]
                                                       myMachine/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.820ns (0.979ns logic, 2.841ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  16.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.810ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.713 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y36.SR       net (fanout=9)        2.864   M_reset_cond_out
    SLICE_X8Y36.CLK      Tsrck                 0.428   myMachine/M_counter_q[23]
                                                       myMachine/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (0.946ns logic, 2.864ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  16.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.809ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.718 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y33.SR       net (fanout=9)        2.841   M_reset_cond_out
    SLICE_X8Y33.CLK      Tsrck                 0.450   myMachine/M_counter_q[11]
                                                       myMachine/M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (0.968ns logic, 2.841ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  16.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.787ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.718 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y33.SR       net (fanout=9)        2.841   M_reset_cond_out
    SLICE_X8Y33.CLK      Tsrck                 0.428   myMachine/M_counter_q[11]
                                                       myMachine/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.787ns (0.946ns logic, 2.841ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  16.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.718 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y33.SR       net (fanout=9)        2.841   M_reset_cond_out
    SLICE_X9Y33.CLK      Tsrck                 0.410   M_state_q_FSM_FFd1
                                                       myMachine/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (0.928ns logic, 2.841ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  16.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.658ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.715 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y35.SR       net (fanout=9)        2.670   M_reset_cond_out
    SLICE_X8Y35.CLK      Tsrck                 0.470   myMachine/M_counter_q[19]
                                                       myMachine/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (0.988ns logic, 2.670ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  16.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.649ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.715 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y35.SR       net (fanout=9)        2.670   M_reset_cond_out
    SLICE_X8Y35.CLK      Tsrck                 0.461   myMachine/M_counter_q[19]
                                                       myMachine/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (0.979ns logic, 2.670ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  16.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.638ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.715 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y35.SR       net (fanout=9)        2.670   M_reset_cond_out
    SLICE_X8Y35.CLK      Tsrck                 0.450   myMachine/M_counter_q[19]
                                                       myMachine/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.638ns (0.968ns logic, 2.670ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  16.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.632ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.719 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y32.SR       net (fanout=9)        2.644   M_reset_cond_out
    SLICE_X8Y32.CLK      Tsrck                 0.470   myMachine/M_counter_q[7]
                                                       myMachine/M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (0.988ns logic, 2.644ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  16.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.623ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.719 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y32.SR       net (fanout=9)        2.644   M_reset_cond_out
    SLICE_X8Y32.CLK      Tsrck                 0.461   myMachine/M_counter_q[7]
                                                       myMachine/M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (0.979ns logic, 2.644ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  16.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.715 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y35.SR       net (fanout=9)        2.670   M_reset_cond_out
    SLICE_X8Y35.CLK      Tsrck                 0.428   myMachine/M_counter_q[19]
                                                       myMachine/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (0.946ns logic, 2.670ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  16.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.612ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.719 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y32.SR       net (fanout=9)        2.644   M_reset_cond_out
    SLICE_X8Y32.CLK      Tsrck                 0.450   myMachine/M_counter_q[7]
                                                       myMachine/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.612ns (0.968ns logic, 2.644ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  16.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.590ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.719 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y32.SR       net (fanout=9)        2.644   M_reset_cond_out
    SLICE_X8Y32.CLK      Tsrck                 0.428   myMachine/M_counter_q[7]
                                                       myMachine/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (0.946ns logic, 2.644ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  16.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.465ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.717 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y34.SR       net (fanout=9)        2.477   M_reset_cond_out
    SLICE_X8Y34.CLK      Tsrck                 0.470   myMachine/M_counter_q[15]
                                                       myMachine/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.465ns (0.988ns logic, 2.477ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  16.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.456ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.717 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y34.SR       net (fanout=9)        2.477   M_reset_cond_out
    SLICE_X8Y34.CLK      Tsrck                 0.461   myMachine/M_counter_q[15]
                                                       myMachine/M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (0.979ns logic, 2.477ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  16.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.445ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.717 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y34.SR       net (fanout=9)        2.477   M_reset_cond_out
    SLICE_X8Y34.CLK      Tsrck                 0.450   myMachine/M_counter_q[15]
                                                       myMachine/M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.445ns (0.968ns logic, 2.477ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  16.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.717 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y34.SR       net (fanout=9)        2.477   M_reset_cond_out
    SLICE_X8Y34.CLK      Tsrck                 0.428   myMachine/M_counter_q[15]
                                                       myMachine/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (0.946ns logic, 2.477ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  16.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.400ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.628 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=9)        2.412   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.470   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.400ns (0.988ns logic, 2.412ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  16.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.391ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.628 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=9)        2.412   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.461   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (0.979ns logic, 2.412ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  16.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.380ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.628 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=9)        2.412   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.450   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.380ns (0.968ns logic, 2.412ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  16.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_26 (FF)
  Destination:          myMachine/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.458ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.197 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_26 to myMachine/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.CQ       Tcko                  0.525   myMachine/M_counter_q[27]
                                                       myMachine/M_counter_q_26
    SLICE_X9Y37.A2       net (fanout=4)        0.566   myMachine/M_counter_q[26]
    SLICE_X9Y37.A        Tilo                  0.259   out_pins_0_OBUF
                                                       myMachine/M_state_q_FSM_FFd1-In3
    SLICE_X9Y33.B1       net (fanout=1)        1.246   myMachine/M_state_q_FSM_FFd1-In3
    SLICE_X9Y33.B        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       myMachine/M_state_q_FSM_FFd1-In4
    SLICE_X9Y33.A5       net (fanout=1)        0.230   myMachine/M_state_q_FSM_FFd1-In4
    SLICE_X9Y33.CLK      Tas                   0.373   M_state_q_FSM_FFd1
                                                       myMachine/M_state_q_FSM_FFd1-In7
                                                       myMachine/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (1.416ns logic, 2.042ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[3]/CLK
  Logical resource: myMachine/M_counter_q_0/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[3]/CLK
  Logical resource: myMachine/M_counter_q_1/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[3]/CLK
  Logical resource: myMachine/M_counter_q_2/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[3]/CLK
  Logical resource: myMachine/M_counter_q_3/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[7]/CLK
  Logical resource: myMachine/M_counter_q_4/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[7]/CLK
  Logical resource: myMachine/M_counter_q_5/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[7]/CLK
  Logical resource: myMachine/M_counter_q_6/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[7]/CLK
  Logical resource: myMachine/M_counter_q_7/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[11]/CLK
  Logical resource: myMachine/M_counter_q_8/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[11]/CLK
  Logical resource: myMachine/M_counter_q_9/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[11]/CLK
  Logical resource: myMachine/M_counter_q_10/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[11]/CLK
  Logical resource: myMachine/M_counter_q_11/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[15]/CLK
  Logical resource: myMachine/M_counter_q_12/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[15]/CLK
  Logical resource: myMachine/M_counter_q_13/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[15]/CLK
  Logical resource: myMachine/M_counter_q_14/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[15]/CLK
  Logical resource: myMachine/M_counter_q_15/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[19]/CLK
  Logical resource: myMachine/M_counter_q_16/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[19]/CLK
  Logical resource: myMachine/M_counter_q_17/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[19]/CLK
  Logical resource: myMachine/M_counter_q_18/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[19]/CLK
  Logical resource: myMachine/M_counter_q_19/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[23]/CLK
  Logical resource: myMachine/M_counter_q_20/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[23]/CLK
  Logical resource: myMachine/M_counter_q_21/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[23]/CLK
  Logical resource: myMachine/M_counter_q_22/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[23]/CLK
  Logical resource: myMachine/M_counter_q_23/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[27]/CLK
  Logical resource: myMachine/M_counter_q_24/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[27]/CLK
  Logical resource: myMachine/M_counter_q_25/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[27]/CLK
  Logical resource: myMachine/M_counter_q_26/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[27]/CLK
  Logical resource: myMachine/M_counter_q_27/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.187|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 502 paths, 0 nets, and 106 connections

Design statistics:
   Minimum period:   4.187ns{1}   (Maximum frequency: 238.834MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 03 21:59:34 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



