--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml s6base_top.twx s6base_top.ncd -o s6base_top.twr
s6base_top.pcf

Design file:              s6base_top.ncd
Physical constraint file: s6base_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock_freq = PERIOD TIMEGRP "clock_freq" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 191570 paths analyzed, 7381 endpoints analyzed, 211 failing endpoints
 211 timing errors detected. (211 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.497ns.
--------------------------------------------------------------------------------

Paths for end point psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT (DSP48_X0Y12.C41), 1935 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               psdi_dsp_1/lowpass_right/Mxin_63_22 (FF)
  Destination:          psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT (DSP)
  Requirement:          5.000ns
  Data Path Delay:      12.471ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.009ns (0.504 - 0.495)
  Source Clock:         BIT_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BIT_CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: psdi_dsp_1/lowpass_right/Mxin_63_22 to psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.CQ      Tcko                  0.447   psdi_dsp_1/lowpass_right/Mxin_63<71>
                                                       psdi_dsp_1/lowpass_right/Mxin_63_22
    SLICE_X11Y39.B3      net (fanout=2)        2.182   psdi_dsp_1/lowpass_right/Mxin_63<22>
    SLICE_X11Y39.B       Tilo                  0.259   psdi_dsp_1/lowpass_right/Mxin_63<275>
                                                       mux12_14
    SLICE_X10Y39.B5      net (fanout=1)        0.186   mux12_14
    SLICE_X10Y39.B       Tilo                  0.203   psdi_dsp_1/lowpass_right/Mxin_63<368>
                                                       mux12_8
    SLICE_X6Y37.C1       net (fanout=1)        0.909   mux12_8
    SLICE_X6Y37.C        Tilo                  0.204   psdi_dsp_1/lowpass_right/cont_0_22
                                                       psdi_dsp_1/lowpass_right/cont<5>121
    DSP48_X0Y12.A4       net (fanout=1)        1.715   psdi_dsp_1/lowpass_right/cont[5]_Mxin[63][17]_wide_mux_15_OUT<4>
    DSP48_X0Y12.P41      Tdspdo_A_P            4.560   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    SLICE_X7Y51.A2       net (fanout=1)        1.138   psdi_dsp_1/lowpass_right/acom[42]_coefdata[17]_add_17_OUT<41>
    SLICE_X7Y51.A        Tilo                  0.259   psdi_dsp_1/lowpass_right/acom<37>
                                                       psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<41>1
    DSP48_X0Y12.C41      net (fanout=1)        0.304   psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<41>
    DSP48_X0Y12.CLK      Tdspdck_C_CREG        0.105   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    -------------------------------------------------  ---------------------------
    Total                                     12.471ns (6.037ns logic, 6.434ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               psdi_dsp_1/lowpass_right/Mxin_63_239 (FF)
  Destination:          psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT (DSP)
  Requirement:          5.000ns
  Data Path Delay:      12.400ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.008ns (0.504 - 0.496)
  Source Clock:         BIT_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BIT_CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: psdi_dsp_1/lowpass_right/Mxin_63_239 to psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.AQ       Tcko                  0.391   psdi_dsp_1/lowpass_right/Mxin_63<231>
                                                       psdi_dsp_1/lowpass_right/Mxin_63_239
    SLICE_X11Y39.C3      net (fanout=2)        1.602   psdi_dsp_1/lowpass_right/Mxin_63<239>
    SLICE_X11Y39.C       Tilo                  0.259   psdi_dsp_1/lowpass_right/Mxin_63<275>
                                                       mux13_125
    SLICE_X12Y38.B4      net (fanout=1)        0.488   mux13_125
    SLICE_X12Y38.B       Tilo                  0.205   psdi_dsp_1/lowpass_right/Mxin_63<123>
                                                       mux13_8
    SLICE_X5Y38.C1       net (fanout=1)        1.687   mux13_8
    SLICE_X5Y38.C        Tilo                  0.259   psdi_dsp_1/lowpass_right/Mxin_63<823>
                                                       psdi_dsp_1/lowpass_right/cont<5>131
    DSP48_X0Y12.A5       net (fanout=1)        1.143   psdi_dsp_1/lowpass_right/cont[5]_Mxin[63][17]_wide_mux_15_OUT<5>
    DSP48_X0Y12.P41      Tdspdo_A_P            4.560   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    SLICE_X7Y51.A2       net (fanout=1)        1.138   psdi_dsp_1/lowpass_right/acom[42]_coefdata[17]_add_17_OUT<41>
    SLICE_X7Y51.A        Tilo                  0.259   psdi_dsp_1/lowpass_right/acom<37>
                                                       psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<41>1
    DSP48_X0Y12.C41      net (fanout=1)        0.304   psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<41>
    DSP48_X0Y12.CLK      Tdspdck_C_CREG        0.105   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    -------------------------------------------------  ---------------------------
    Total                                     12.400ns (6.038ns logic, 6.362ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               psdi_dsp_1/lowpass_right/Mxin_63_670 (FF)
  Destination:          psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT (DSP)
  Requirement:          5.000ns
  Data Path Delay:      12.400ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.011ns (0.504 - 0.493)
  Source Clock:         BIT_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BIT_CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: psdi_dsp_1/lowpass_right/Mxin_63_670 to psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   psdi_dsp_1/lowpass_right/Mxin_63<671>
                                                       psdi_dsp_1/lowpass_right/Mxin_63_670
    SLICE_X6Y40.B1       net (fanout=2)        1.646   psdi_dsp_1/lowpass_right/Mxin_63<670>
    SLICE_X6Y40.B        Tilo                  0.203   psdi_dsp_1/lowpass_right/Mxin_63<671>
                                                       mux12_122
    SLICE_X6Y37.D1       net (fanout=1)        1.498   mux12_122
    SLICE_X6Y37.D        Tilo                  0.203   psdi_dsp_1/lowpass_right/cont_0_22
                                                       mux12_7
    SLICE_X6Y37.C6       net (fanout=1)        0.118   mux12_7
    SLICE_X6Y37.C        Tilo                  0.204   psdi_dsp_1/lowpass_right/cont_0_22
                                                       psdi_dsp_1/lowpass_right/cont<5>121
    DSP48_X0Y12.A4       net (fanout=1)        1.715   psdi_dsp_1/lowpass_right/cont[5]_Mxin[63][17]_wide_mux_15_OUT<4>
    DSP48_X0Y12.P41      Tdspdo_A_P            4.560   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    SLICE_X7Y51.A2       net (fanout=1)        1.138   psdi_dsp_1/lowpass_right/acom[42]_coefdata[17]_add_17_OUT<41>
    SLICE_X7Y51.A        Tilo                  0.259   psdi_dsp_1/lowpass_right/acom<37>
                                                       psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<41>1
    DSP48_X0Y12.C41      net (fanout=1)        0.304   psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<41>
    DSP48_X0Y12.CLK      Tdspdck_C_CREG        0.105   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    -------------------------------------------------  ---------------------------
    Total                                     12.400ns (5.981ns logic, 6.419ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT (DSP48_X0Y12.C43), 1935 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               psdi_dsp_1/lowpass_right/Mxin_63_22 (FF)
  Destination:          psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT (DSP)
  Requirement:          5.000ns
  Data Path Delay:      12.393ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.009ns (0.504 - 0.495)
  Source Clock:         BIT_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BIT_CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: psdi_dsp_1/lowpass_right/Mxin_63_22 to psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.CQ      Tcko                  0.447   psdi_dsp_1/lowpass_right/Mxin_63<71>
                                                       psdi_dsp_1/lowpass_right/Mxin_63_22
    SLICE_X11Y39.B3      net (fanout=2)        2.182   psdi_dsp_1/lowpass_right/Mxin_63<22>
    SLICE_X11Y39.B       Tilo                  0.259   psdi_dsp_1/lowpass_right/Mxin_63<275>
                                                       mux12_14
    SLICE_X10Y39.B5      net (fanout=1)        0.186   mux12_14
    SLICE_X10Y39.B       Tilo                  0.203   psdi_dsp_1/lowpass_right/Mxin_63<368>
                                                       mux12_8
    SLICE_X6Y37.C1       net (fanout=1)        0.909   mux12_8
    SLICE_X6Y37.C        Tilo                  0.204   psdi_dsp_1/lowpass_right/cont_0_22
                                                       psdi_dsp_1/lowpass_right/cont<5>121
    DSP48_X0Y12.A4       net (fanout=1)        1.715   psdi_dsp_1/lowpass_right/cont[5]_Mxin[63][17]_wide_mux_15_OUT<4>
    DSP48_X0Y12.P42      Tdspdo_A_P            4.560   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    SLICE_X6Y51.C6       net (fanout=1)        0.499   psdi_dsp_1/lowpass_right/acom[42]_coefdata[17]_add_17_OUT<42>
    SLICE_X6Y51.C        Tilo                  0.204   psdi_dsp_1/lowpass_right/acom<42>
                                                       psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<42>1
    DSP48_X0Y12.C43      net (fanout=6)        0.920   psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<42>
    DSP48_X0Y12.CLK      Tdspdck_C_CREG        0.105   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    -------------------------------------------------  ---------------------------
    Total                                     12.393ns (5.982ns logic, 6.411ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               psdi_dsp_1/lowpass_right/Mxin_63_239 (FF)
  Destination:          psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT (DSP)
  Requirement:          5.000ns
  Data Path Delay:      12.322ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.008ns (0.504 - 0.496)
  Source Clock:         BIT_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BIT_CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: psdi_dsp_1/lowpass_right/Mxin_63_239 to psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.AQ       Tcko                  0.391   psdi_dsp_1/lowpass_right/Mxin_63<231>
                                                       psdi_dsp_1/lowpass_right/Mxin_63_239
    SLICE_X11Y39.C3      net (fanout=2)        1.602   psdi_dsp_1/lowpass_right/Mxin_63<239>
    SLICE_X11Y39.C       Tilo                  0.259   psdi_dsp_1/lowpass_right/Mxin_63<275>
                                                       mux13_125
    SLICE_X12Y38.B4      net (fanout=1)        0.488   mux13_125
    SLICE_X12Y38.B       Tilo                  0.205   psdi_dsp_1/lowpass_right/Mxin_63<123>
                                                       mux13_8
    SLICE_X5Y38.C1       net (fanout=1)        1.687   mux13_8
    SLICE_X5Y38.C        Tilo                  0.259   psdi_dsp_1/lowpass_right/Mxin_63<823>
                                                       psdi_dsp_1/lowpass_right/cont<5>131
    DSP48_X0Y12.A5       net (fanout=1)        1.143   psdi_dsp_1/lowpass_right/cont[5]_Mxin[63][17]_wide_mux_15_OUT<5>
    DSP48_X0Y12.P42      Tdspdo_A_P            4.560   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    SLICE_X6Y51.C6       net (fanout=1)        0.499   psdi_dsp_1/lowpass_right/acom[42]_coefdata[17]_add_17_OUT<42>
    SLICE_X6Y51.C        Tilo                  0.204   psdi_dsp_1/lowpass_right/acom<42>
                                                       psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<42>1
    DSP48_X0Y12.C43      net (fanout=6)        0.920   psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<42>
    DSP48_X0Y12.CLK      Tdspdck_C_CREG        0.105   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    -------------------------------------------------  ---------------------------
    Total                                     12.322ns (5.983ns logic, 6.339ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               psdi_dsp_1/lowpass_right/Mxin_63_670 (FF)
  Destination:          psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT (DSP)
  Requirement:          5.000ns
  Data Path Delay:      12.322ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.011ns (0.504 - 0.493)
  Source Clock:         BIT_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BIT_CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: psdi_dsp_1/lowpass_right/Mxin_63_670 to psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   psdi_dsp_1/lowpass_right/Mxin_63<671>
                                                       psdi_dsp_1/lowpass_right/Mxin_63_670
    SLICE_X6Y40.B1       net (fanout=2)        1.646   psdi_dsp_1/lowpass_right/Mxin_63<670>
    SLICE_X6Y40.B        Tilo                  0.203   psdi_dsp_1/lowpass_right/Mxin_63<671>
                                                       mux12_122
    SLICE_X6Y37.D1       net (fanout=1)        1.498   mux12_122
    SLICE_X6Y37.D        Tilo                  0.203   psdi_dsp_1/lowpass_right/cont_0_22
                                                       mux12_7
    SLICE_X6Y37.C6       net (fanout=1)        0.118   mux12_7
    SLICE_X6Y37.C        Tilo                  0.204   psdi_dsp_1/lowpass_right/cont_0_22
                                                       psdi_dsp_1/lowpass_right/cont<5>121
    DSP48_X0Y12.A4       net (fanout=1)        1.715   psdi_dsp_1/lowpass_right/cont[5]_Mxin[63][17]_wide_mux_15_OUT<4>
    DSP48_X0Y12.P42      Tdspdo_A_P            4.560   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    SLICE_X6Y51.C6       net (fanout=1)        0.499   psdi_dsp_1/lowpass_right/acom[42]_coefdata[17]_add_17_OUT<42>
    SLICE_X6Y51.C        Tilo                  0.204   psdi_dsp_1/lowpass_right/acom<42>
                                                       psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<42>1
    DSP48_X0Y12.C43      net (fanout=6)        0.920   psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<42>
    DSP48_X0Y12.CLK      Tdspdck_C_CREG        0.105   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    -------------------------------------------------  ---------------------------
    Total                                     12.322ns (5.926ns logic, 6.396ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT (DSP48_X0Y12.C29), 1935 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               psdi_dsp_1/lowpass_right/Mxin_63_22 (FF)
  Destination:          psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT (DSP)
  Requirement:          5.000ns
  Data Path Delay:      12.356ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.009ns (0.504 - 0.495)
  Source Clock:         BIT_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BIT_CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: psdi_dsp_1/lowpass_right/Mxin_63_22 to psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.CQ      Tcko                  0.447   psdi_dsp_1/lowpass_right/Mxin_63<71>
                                                       psdi_dsp_1/lowpass_right/Mxin_63_22
    SLICE_X11Y39.B3      net (fanout=2)        2.182   psdi_dsp_1/lowpass_right/Mxin_63<22>
    SLICE_X11Y39.B       Tilo                  0.259   psdi_dsp_1/lowpass_right/Mxin_63<275>
                                                       mux12_14
    SLICE_X10Y39.B5      net (fanout=1)        0.186   mux12_14
    SLICE_X10Y39.B       Tilo                  0.203   psdi_dsp_1/lowpass_right/Mxin_63<368>
                                                       mux12_8
    SLICE_X6Y37.C1       net (fanout=1)        0.909   mux12_8
    SLICE_X6Y37.C        Tilo                  0.204   psdi_dsp_1/lowpass_right/cont_0_22
                                                       psdi_dsp_1/lowpass_right/cont<5>121
    DSP48_X0Y12.A4       net (fanout=1)        1.715   psdi_dsp_1/lowpass_right/cont[5]_Mxin[63][17]_wide_mux_15_OUT<4>
    DSP48_X0Y12.P29      Tdspdo_A_P            4.560   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    SLICE_X6Y50.B4       net (fanout=1)        1.079   psdi_dsp_1/lowpass_right/acom[42]_coefdata[17]_add_17_OUT<29>
    SLICE_X6Y50.B        Tilo                  0.203   psdi_dsp_1/lowpass_right/acom<30>
                                                       psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<29>1
    DSP48_X0Y12.C29      net (fanout=1)        0.304   psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<29>
    DSP48_X0Y12.CLK      Tdspdck_C_CREG        0.105   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    -------------------------------------------------  ---------------------------
    Total                                     12.356ns (5.981ns logic, 6.375ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               psdi_dsp_1/lowpass_right/Mxin_63_239 (FF)
  Destination:          psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT (DSP)
  Requirement:          5.000ns
  Data Path Delay:      12.285ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.008ns (0.504 - 0.496)
  Source Clock:         BIT_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BIT_CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: psdi_dsp_1/lowpass_right/Mxin_63_239 to psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.AQ       Tcko                  0.391   psdi_dsp_1/lowpass_right/Mxin_63<231>
                                                       psdi_dsp_1/lowpass_right/Mxin_63_239
    SLICE_X11Y39.C3      net (fanout=2)        1.602   psdi_dsp_1/lowpass_right/Mxin_63<239>
    SLICE_X11Y39.C       Tilo                  0.259   psdi_dsp_1/lowpass_right/Mxin_63<275>
                                                       mux13_125
    SLICE_X12Y38.B4      net (fanout=1)        0.488   mux13_125
    SLICE_X12Y38.B       Tilo                  0.205   psdi_dsp_1/lowpass_right/Mxin_63<123>
                                                       mux13_8
    SLICE_X5Y38.C1       net (fanout=1)        1.687   mux13_8
    SLICE_X5Y38.C        Tilo                  0.259   psdi_dsp_1/lowpass_right/Mxin_63<823>
                                                       psdi_dsp_1/lowpass_right/cont<5>131
    DSP48_X0Y12.A5       net (fanout=1)        1.143   psdi_dsp_1/lowpass_right/cont[5]_Mxin[63][17]_wide_mux_15_OUT<5>
    DSP48_X0Y12.P29      Tdspdo_A_P            4.560   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    SLICE_X6Y50.B4       net (fanout=1)        1.079   psdi_dsp_1/lowpass_right/acom[42]_coefdata[17]_add_17_OUT<29>
    SLICE_X6Y50.B        Tilo                  0.203   psdi_dsp_1/lowpass_right/acom<30>
                                                       psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<29>1
    DSP48_X0Y12.C29      net (fanout=1)        0.304   psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<29>
    DSP48_X0Y12.CLK      Tdspdck_C_CREG        0.105   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    -------------------------------------------------  ---------------------------
    Total                                     12.285ns (5.982ns logic, 6.303ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               psdi_dsp_1/lowpass_right/Mxin_63_670 (FF)
  Destination:          psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT (DSP)
  Requirement:          5.000ns
  Data Path Delay:      12.285ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.011ns (0.504 - 0.493)
  Source Clock:         BIT_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BIT_CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: psdi_dsp_1/lowpass_right/Mxin_63_670 to psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.CQ       Tcko                  0.447   psdi_dsp_1/lowpass_right/Mxin_63<671>
                                                       psdi_dsp_1/lowpass_right/Mxin_63_670
    SLICE_X6Y40.B1       net (fanout=2)        1.646   psdi_dsp_1/lowpass_right/Mxin_63<670>
    SLICE_X6Y40.B        Tilo                  0.203   psdi_dsp_1/lowpass_right/Mxin_63<671>
                                                       mux12_122
    SLICE_X6Y37.D1       net (fanout=1)        1.498   mux12_122
    SLICE_X6Y37.D        Tilo                  0.203   psdi_dsp_1/lowpass_right/cont_0_22
                                                       mux12_7
    SLICE_X6Y37.C6       net (fanout=1)        0.118   mux12_7
    SLICE_X6Y37.C        Tilo                  0.204   psdi_dsp_1/lowpass_right/cont_0_22
                                                       psdi_dsp_1/lowpass_right/cont<5>121
    DSP48_X0Y12.A4       net (fanout=1)        1.715   psdi_dsp_1/lowpass_right/cont[5]_Mxin[63][17]_wide_mux_15_OUT<4>
    DSP48_X0Y12.P29      Tdspdo_A_P            4.560   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    SLICE_X6Y50.B4       net (fanout=1)        1.079   psdi_dsp_1/lowpass_right/acom[42]_coefdata[17]_add_17_OUT<29>
    SLICE_X6Y50.B        Tilo                  0.203   psdi_dsp_1/lowpass_right/acom<30>
                                                       psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<29>1
    DSP48_X0Y12.C29      net (fanout=1)        0.304   psdi_dsp_1/lowpass_right/state[3]_acom[42]_select_29_OUT<29>
    DSP48_X0Y12.CLK      Tdspdck_C_CREG        0.105   psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
                                                       psdi_dsp_1/lowpass_right/Maddsub_coefdata[17]_cont[5]_MuLt_16_OUT
    -------------------------------------------------  ---------------------------
    Total                                     12.285ns (5.925ns logic, 6.360ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_freq = PERIOD TIMEGRP "clock_freq" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_1/baudrxcount_11 (SLICE_X30Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_1/staterxbc (FF)
  Destination:          uart_1/baudrxcount_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         BIT_CLK_BUFGP rising at 5.000ns
  Destination Clock:    BIT_CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_1/staterxbc to uart_1/baudrxcount_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y74.AQ      Tcko                  0.198   uart_1/staterxbc
                                                       uart_1/staterxbc
    SLICE_X30Y74.CE      net (fanout=10)       0.245   uart_1/staterxbc
    SLICE_X30Y74.CLK     Tckce       (-Th)     0.108   uart_1/baudrxcount<11>
                                                       uart_1/baudrxcount_11
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.090ns logic, 0.245ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point uart_1/baudrxcount_10 (SLICE_X30Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_1/staterxbc (FF)
  Destination:          uart_1/baudrxcount_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         BIT_CLK_BUFGP rising at 5.000ns
  Destination Clock:    BIT_CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_1/staterxbc to uart_1/baudrxcount_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y74.AQ      Tcko                  0.198   uart_1/staterxbc
                                                       uart_1/staterxbc
    SLICE_X30Y74.CE      net (fanout=10)       0.245   uart_1/staterxbc
    SLICE_X30Y74.CLK     Tckce       (-Th)     0.104   uart_1/baudrxcount<11>
                                                       uart_1/baudrxcount_10
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.094ns logic, 0.245ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_1/baudrxcount_9 (SLICE_X30Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_1/staterxbc (FF)
  Destination:          uart_1/baudrxcount_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         BIT_CLK_BUFGP rising at 5.000ns
  Destination Clock:    BIT_CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_1/staterxbc to uart_1/baudrxcount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y74.AQ      Tcko                  0.198   uart_1/staterxbc
                                                       uart_1/staterxbc
    SLICE_X30Y74.CE      net (fanout=10)       0.245   uart_1/staterxbc
    SLICE_X30Y74.CLK     Tckce       (-Th)     0.102   uart_1/baudrxcount<11>
                                                       uart_1/baudrxcount_9
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.096ns logic, 0.245ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_freq = PERIOD TIMEGRP "clock_freq" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_coefs/Mram_RAM/CLKAWRCLK
  Logical resource: RAM_coefs/Mram_RAM/CLKAWRCLK
  Location pin: RAMB8_X1Y24.CLKAWRCLK
  Clock network: BIT_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_coefs/Mram_RAM/CLKBRDCLK
  Logical resource: RAM_coefs/Mram_RAM/CLKBRDCLK
  Location pin: RAMB8_X1Y24.CLKBRDCLK
  Clock network: BIT_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BIT_CLK_BUFGP/BUFG/I0
  Logical resource: BIT_CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: BIT_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock BIT_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BIT_CLK        |   12.497|    2.011|    2.464|    2.102|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 211  Score: 697566  (Setup/Max: 697566, Hold: 0)

Constraints cover 191570 paths, 0 nets, and 7510 connections

Design statistics:
   Minimum period:  12.497ns{1}   (Maximum frequency:  80.019MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 20 16:50:50 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4667 MB



