# bench_convert

## Used to convert sequential/ combinational verilog files to benchfiles.
# command is:
./convert <verilog> <bench>

