// Seed: 1165952768
module module_0 (
    input  tri id_0,
    output tri id_1
);
  logic id_3;
endmodule
module module_1 #(
    parameter id_13 = 32'd59,
    parameter id_8  = 32'd6
) (
    input supply0 id_0,
    output wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    input wand id_4,
    output wand id_5,
    input wor id_6,
    output supply1 id_7,
    input wire _id_8,
    input supply1 id_9
);
  wire id_11;
  ;
  wire id_12, _id_13;
  wire id_14;
  wire [id_13 : 1] id_15;
  wire \id_16 ;
  ;
  logic [id_8 : -1] id_17;
  module_0 modCall_1 (
      id_4,
      id_5
  );
  wire id_18;
endmodule
