# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831227

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 10208 
				add                 sp, sp, t1
i0000000000:	li                  x17, 10   
i0000000001:	addw                a1, a1, a5
i0000000002:	fence.i                       
i0000000003:	lw                  s7, 28(sp)          
i0000000004:	srlw                a6, a0, t4
i0000000005:	srli                a5, a5, 15
i0000000006:	divuw               s3, t0, a3
i0000000007:	xor                 s1, s1, a1
i0000000008:	ld                  tp, 1600(sp)        
i0000000009:	rem                 s1, s4, gp
i000000000a:	lui                 s1, 11    
i000000000b:	sd                  s1, -1432(sp)       
i000000000c:	lui                 s5, 13    
i000000000d:	slliw               gp, s7, 29
i000000000e:	or                  tp, s7, a5
i000000000f:	addi                sp, sp, -224
i0000000010:	ld                  a1, 1728(sp)        
i0000000011:	ld                  a1, -1408(sp)       
i0000000012:	sw                  a1, 60(sp)          
i0000000013:	sw                  s6, 400(sp)         
i0000000014:	sltiu               a5, a1, 280
i0000000015:	sra                 a2, s1, tp
i0000000016:	fence.i                       
i0000000017:	remuw               s6, a1, s1
i0000000018:	fence                         
i0000000019:	remw                s8, s10, s2
i000000001a:	ori                 t6, s8, 634
i000000001b:	addi                t0, zero, -22
i000000001c:	slt                 t4, s4, s11
i000000001d:	divw                t3, a1, a5
i000000001e:	sd                  s1, 8(sp)           
i000000001f:	srli                a3, a3, 24
i0000000020:	addw                a4, a4, a1
i0000000021:	sraw                t3, tp, a1
i0000000022:	mulhsu              s1, s7, t2
i0000000023:	lw                  a5, 40(sp)          
i0000000024:	divw                tp, s6, t3
i0000000025:	srli                s0, s0, 7 
i0000000026:	fence.i                       
i0000000027:	addi                sp, sp, -464
i0000000028:	sraiw               a5, a1, 7 
				li                  x18, 9    
				li                  x17, 10   
				la                  sp, begin_signature
				li                  t1, 9576  
				add                 sp, sp, t1
				sw                  a4, 28(sp)          
				remw                a5, a4, t3
				slt                 t3, tp, a5
				sw                  a5, 20(sp)          
				sraiw               tp, t3, 11
				sllw                a5, s1, a5
				lw                  s8, 52(sp)          
	
b0000000029:
				pre_branch_macro                        
				blt                 x17, x18, i000000003e
				post_branch_macro                       
	
				fence                         
				addiw               s0, s0, -27
				fence                         
				divuw               t6, s1, s1
				srai                s1, s1, 9 
				ld                  a5, 0(sp)           
				slt                 tp, s4, a6
				li                  x17, 10   
				la                  sp, begin_signature
				li                  t1, 11464 
				add                 sp, sp, t1
i0000000029:	lw                  a1, 64(sp)          
i000000002a:	divw                a6, s2, s3
i000000002b:	sub                 a5, a5, a0
i000000002c:	fsrmi               x0, 6     
i000000002d:	sd                  zero, 216(sp)       
i000000002e:	div                 a1, a5, s1
i000000002f:	addi                sp, sp, 48
i0000000030:	remw                t6, a1, s1
i0000000031:	sw                  s0, 40(sp)          
i0000000032:	lh                  a1, 1050(sp)        
i0000000033:	ld                  s1, 56(sp)          
i0000000034:	remu                s1, s4, t5
i0000000035:	lh                  a1, 1366(sp)        
i0000000036:	mulw                a1, a3, a3
i0000000037:	fence.i                       
i0000000038:	addi                sp, sp, -496
i0000000039:	lwu                 a5, 984(sp)         
i000000003a:	srliw               s1, a1, 25
i000000003b:	mulw                a5, a5, a5
i000000003c:	srai                a0, a0, 10
i000000003d:	fence.i                       
i000000003e:	lw                  s1, 12(sp)          
i000000003f:	sh                  t3, -102(sp)        
i0000000040:	fence.i                       
i0000000041:	sh                  s1, -1194(sp)       
i0000000042:	addi                a1, sp, 360
				la                  sp, begin_signature
				li                  t1, 13336 
				add                 sp, sp, t1
i0000000043:	sd                  t1, 32(sp)          
i0000000044:	sw                  s2, 88(sp)          
i0000000045:	sw                  a4, 24(sp)          
i0000000046:	mulh                a1, a5, s1
i0000000047:	lw                  s1, 64(sp)          
i0000000048:	andi                a5, a5, -19
i0000000049:	addi                a4, sp, 160
i000000004a:	sw                  a4, 56(sp)          
i000000004b:	subw                a2, a2, a0
i000000004c:	fence                         
i000000004d:	srli                a1, a1, 14
i000000004e:	divw                a1, s1, a5
i000000004f:	xor                 a5, a5, s1
i0000000050:	fence.i                       
i0000000051:	sd                  s11, 56(sp)         
				la                  sp, begin_signature
				li                  t1, 8568  
				add                 sp, sp, t1
				fence.i                       
				slli                s0, s0, 31
				srli                a4, a4, 13
				sd                  s3, -1184(sp)       
				lui                 s1, 285988
				remu                s1, s1, a5
				addi                tp, zero, -32
	
b0000000052:
				la                  x22, i000000006d    
				jalr                x10, x22, 0         
	
				addiw               s4, t3, 1801
				subw                t4, s10, s4
				slti                s4, t6, -1006
				srli                a4, a4, 15
				remu                t4, a5, a4
				addiw               s10, tp, -574
				sllw                a5, a5, s1
i0000000052:	mulhu               zero, a5, a1
i0000000053:	addi                a5, sp, 232
i0000000054:	mulhsu              a5, a0, s7
i0000000055:	sltu                a6, s1, a1
i0000000056:	divu                s1, a1, s1
i0000000057:	fence.i                       
i0000000058:	sd                  t0, -560(sp)        
i0000000059:	ld                  a1, 8(sp)           
i000000005a:	lw                  s7, 28(sp)          
i000000005b:	fence                         
i000000005c:	srli                a1, a1, 11
i000000005d:	add                 s1, s1, s1
i000000005e:	lui                 a5, 14    
i000000005f:	ld                  a0, -1480(sp)       
i0000000060:	lw                  s5, 12(sp)          
i0000000061:	addi                sp, sp, 32
				la                  sp, begin_signature
				li                  t1, 2088  
				add                 sp, sp, t1
i0000000062:	ld                  a1, 104(sp)         
i0000000063:	remw                a1, s1, a5
				la                  sp, begin_signature
				li                  t1, 11200 
				add                 sp, sp, t1
i0000000064:	lwu                 s1, -832(sp)        
i0000000065:	remw                a1, a5, a1
i0000000066:	srli                s1, s1, 27
i0000000067:	addiw               a1, a1, 15
i0000000068:	addi                sp, sp, -480
i0000000069:	srlw                s8, s6, zero
i000000006a:	lb                  a5, -1429(sp)       
i000000006b:	rem                 s9, a1, a5
i000000006c:	subw                a0, a0, s1
i000000006d:	ld                  s9, -1264(sp)       
i000000006e:	remw                s1, s8, s6
i000000006f:	divuw               a5, t0, t4
i0000000070:	addi                sp, sp, 32
i0000000071:	sd                  a1, 72(sp)          
i0000000072:	and                 a5, s1, s1
i0000000073:	ld                  s11, -1536(sp)      
i0000000074:	mul                 a6, s8, s10
i0000000075:	srli                a0, a0, 10
i0000000076:	sw                  s1, 8(sp)           
i0000000077:	ld                  a5, -1152(sp)       
i0000000078:	remuw               a5, s9, s9
i0000000079:	srai                s1, s1, 10
				li                  x26, 12   
				addi                x17, x17, 1
				la                  sp, begin_signature
				li                  t1, 4408  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 8616  
				add                 sp, sp, t1
				sw                  a4, 32(sp)          
				ld                  a5, -384(sp)        
				xor                 a5, a5, s1
				srai                s0, s0, 1 
				addi                sp, sp, 0 
				div                 zero, s4, s4
				andi                s8, t4, -1648
	
b000000007a:
				pre_branch_macro                        
				bne                 x17, x26, i000000005b
				post_branch_macro                       
	
				addiw               s2, a5, 1300
				srli                s1, s1, 5 
				sb                  s1, -1638(sp)       
				sraw                t4, a5, s1
				lw                  s4, 128(sp)         
				addi                sp, sp, 64
				rem                 t4, s7, s5
				li                  x17, 10   
i000000007a:	srai                a5, a5, 9 
i000000007b:	remw                a5, a5, a1
i000000007c:	ld                  t5, -1896(sp)       
i000000007d:	sraiw               s1, s7, 21
i000000007e:	lh                  a6, -758(sp)        
i000000007f:	mulw                s11, s8, t3
i0000000080:	fence.i                       
i0000000081:	addi                t1, zero, 5
i0000000082:	addi                s1, sp, 324
i0000000083:	slliw               s1, a3, 2 
i0000000084:	divu                s0, a5, a1
				la                  sp, begin_signature
				li                  t1, 3072  
				add                 sp, sp, t1
i0000000085:	lw                  a1, 124(sp)         
i0000000086:	lui                 a5, 31    
i0000000087:	sd                  s1, 56(sp)          
i0000000088:	srai                s1, s1, 1 
i0000000089:	or                  a5, a5, s0
i000000008a:	fence.i                       
i000000008b:	srli                s1, s1, 2 
i000000008c:	addi                a6, zero, -1
i000000008d:	xor                 gp, s6, s5
i000000008e:	divw                a5, s1, a1
i000000008f:	srli                a0, a0, 14
i0000000090:	slli                a3, a3, 20
i0000000091:	ld                  s7, -1664(sp)       
				la                  sp, begin_signature
				li                  t1, 3896  
				add                 sp, sp, t1
i0000000092:	ld                  a0, 0(sp)           
i0000000093:	sw                  s1, 100(sp)         
i0000000094:	remu                a5, t3, t1
i0000000095:	mulhsu              s1, s7, s5
i0000000096:	sd                  t4, -1008(sp)       
i0000000097:	or                  a5, a5, a0
i0000000098:	sw                  a4, 32(sp)          
				la                  sp, begin_signature
				li                  t1, 2264  
				add                 sp, sp, t1
i0000000099:	sh                  a1, 1728(sp)        
i000000009a:	addiw               s1, s1, 16
i000000009b:	remw                a1, t1, t3
i000000009c:	sw                  a1, 4(sp)           
i000000009d:	fence                         
i000000009e:	ld                  a3, 56(sp)          
i000000009f:	slt                 a2, s4, s3
i00000000a0:	fence                         
i00000000a1:	sub                 a5, a3, t2
				li                  x18, 12   
				addi                x17, x17, 1
				lw                  a4, 64(sp)          
				mulw                a6, t4, s4
				divw                s1, a6, a5
				addiw               s7, s1, -1672
				ld                  s1, 112(sp)         
				remuw               s1, s8, s9
				sd                  s1, 56(sp)          
	
b00000000a2:
				beq                 x17, x18, 1f        
				la                  x18, i000000009c    
				jalr                x10, x18, 0         
				1: li x17, 10                           
	
				mulhu               s1, a6, a5
				srli                s0, s0, 4 
				lw                  s1, 8(sp)           
				addi                sp, sp, 192
				addiw               a4, a4, -3
				addi                s1, s1, -16
				sd                  s0, 88(sp)          
i00000000a2:	auipc               s1, 435426
i00000000a3:	sub                 a5, a5, a5
i00000000a4:	addw                a5, a1, a5
i00000000a5:	and                 a3, a3, a5
i00000000a6:	remw                a1, t1, a4
i00000000a7:	addi                sp, sp, 240
i00000000a8:	addw                s1, s1, a2
i00000000a9:	fence.i                       
i00000000aa:	addi                s5, a5, 2 
i00000000ab:	addi                a2, sp, 12
i00000000ac:	addi                sp, sp, 192
i00000000ad:	lw                  s1, 4(sp)           
i00000000ae:	addiw               a1, gp, 1397
i00000000af:	addi                a1, sp, 168
i00000000b0:	srli                a2, a2, 23
i00000000b1:	divu                a5, a1, a1
i00000000b2:	srai                a5, a5, 12
i00000000b3:	ld                  s1, 32(sp)          
i00000000b4:	sra                 a3, a1, s1
i00000000b5:	mulhsu              a1, a1, a5
i00000000b6:	fence                         
i00000000b7:	sd                  a1, 128(sp)         
i00000000b8:	sw                  s1, 56(sp)          
i00000000b9:	addi                sp, sp, 0 
				la                  sp, begin_signature
				li                  t1, 13128 
				add                 sp, sp, t1
i00000000ba:	sb                  s9, 549(sp)         
i00000000bb:	mulhu               t4, a5, a5
i00000000bc:	add                 s1, zero, s1
i00000000bd:	srai                s1, s1, 12
i00000000be:	sw                  gp, 16(sp)          
i00000000bf:	mul                 a4, a4, t6
i00000000c0:	rem                 t6, a5, a5
				la                  sp, begin_signature
				li                  t1, 10064 
				add                 sp, sp, t1
i00000000c1:	lw                  s8, 1916(sp)        
i00000000c2:	lw                  s1, 24(sp)          
i00000000c3:	sw                  t1, 80(sp)          
				la                  sp, begin_signature
				li                  t1, 4600  
				add                 sp, sp, t1
i00000000c4:	ld                  tp, -1288(sp)       
i00000000c5:	addiw               a5, s5, -732
i00000000c6:	fence                         
i00000000c7:	addi                s1, s1, 11
i00000000c8:	add                 a5, zero, a1
i00000000c9:	xori                gp, a4, 206
				li                  x31, 12   
				addi                x17, x17, 1
				lw                  a5, 100(sp)         
				addi                a5, sp, 12
				lhu                 s8, -560(sp)        
				fence.i                       
				lb                  s9, -1727(sp)       
				lh                  a5, 696(sp)         
				ld                  a6, -240(sp)        
	
b00000000ca:
				beq                 x17, x31, 1f        
				jal                 x1, i00000000aa     
				1: li x17, 10                           
	
				div                 s1, a6, a5
				addi                s0, sp, 476
				sh                  zero, 850(sp)       
				srai                s1, s1, 8 
				srli                s0, s0, 12
				fence.i                       
				subw                s0, s0, s1
				la                  sp, begin_signature
				li                  t1, 10320 
				add                 sp, sp, t1
i00000000ca:	sw                  a5, 0(sp)           
i00000000cb:	addiw               a2, a2, -17
i00000000cc:	fence.i                       
i00000000cd:	addi                a1, sp, 36
i00000000ce:	srli                a4, a4, 2 
i00000000cf:	ld                  tp, 40(sp)          
i00000000d0:	addi                sp, sp, 80
i00000000d1:	sw                  tp, 128(sp)         
i00000000d2:	remuw               s2, s5, s7
i00000000d3:	lb                  s10, 1315(sp)       
i00000000d4:	and                 tp, a5, s1
i00000000d5:	lui                 s6, 31    
i00000000d6:	ld                  s11, -808(sp)       
i00000000d7:	sw                  a1, 64(sp)          
i00000000d8:	srai                a0, a0, 11
i00000000d9:	addi                a2, sp, 232
i00000000da:	lh                  s1, -2016(sp)       
i00000000db:	addw                a5, a5, a1
i00000000dc:	addi                sp, sp, -224
i00000000dd:	sw                  a1, 60(sp)          
i00000000de:	slti                a1, zero, 1779
i00000000df:	subw                a1, a1, a5
i00000000e0:	fence                         
i00000000e1:	ld                  a1, -656(sp)        
i00000000e2:	subw                a5, s1, a5
i00000000e3:	lhu                 a0, 702(sp)         
i00000000e4:	sllw                a1, s1, a5
i00000000e5:	srai                s1, s1, 21
i00000000e6:	divw                t2, s9, s4
i00000000e7:	addw                a5, a1, s1
i00000000e8:	ld                  s1, -1448(sp)       
i00000000e9:	srliw               s5, a5, 20
i00000000ea:	sw                  tp, 124(sp)         
i00000000eb:	and                 a5, s1, s1
i00000000ec:	srai                s0, s0, 26
i00000000ed:	subw                a2, a2, a1
i00000000ee:	sltiu               a1, a5, 1509
i00000000ef:	fence.i                       
i00000000f0:	lb                  gp, 1303(sp)        
i00000000f1:	lui                 a1, 28194 
				xor                 s11, s8, s10
				ld                  s7, -1040(sp)       
				srai                s0, s0, 3 
				sub                 s0, s0, s0
				srai                s0, s0, 21
				srli                a5, a5, 9 
				ld                  s1, 8(sp)           
	
b00000000f2:
				la                  x28, i000000010c    
				jalr                x0, x28, 0          
	
				srai                s0, a4, 12
				fence.i                       
				ld                  a5, -1936(sp)       
				lhu                 s3, -1460(sp)       
				srai                s0, s0, 3 
				subw                s5, t6, a6
				mulh                s8, s1, s1
i00000000f2:	remw                s10, a5, a5
i00000000f3:	srli                a2, a2, 7 
				la                  sp, begin_signature
				li                  t1, 14264 
				add                 sp, sp, t1
i00000000f4:	sd                  t4, 1016(sp)        
i00000000f5:	addw                a1, a1, s1
i00000000f6:	addiw               a3, a3, 13
i00000000f7:	sub                 s1, t3, a3
i00000000f8:	srli                a1, a5, 55
i00000000f9:	addi                a3, zero, -6
i00000000fa:	mul                 s7, a5, a5
i00000000fb:	addi                sp, sp, 240
i00000000fc:	sw                  a1, 644(sp)         
i00000000fd:	srl                 t1, t2, s2
i00000000fe:	mulhsu              a5, t1, zero
i00000000ff:	srliw               a5, zero, 9
i0000000100:	divuw               s4, s1, s1
i0000000101:	fence                         
				la                  sp, begin_signature
				li                  t1, 4624  
				add                 sp, sp, t1
i0000000102:	lw                  s1, 16(sp)          
i0000000103:	srai                a1, a1, 9 
i0000000104:	srai                s0, s0, 9 
i0000000105:	addiw               s0, s0, 9 
i0000000106:	sraiw               a1, a5, 10
i0000000107:	srli                a5, a5, 13
i0000000108:	lh                  a1, -1124(sp)       
i0000000109:	lw                  a1, 36(sp)          
i000000010a:	sd                  a4, 128(sp)         
				la                  sp, begin_signature
				li                  t1, 2408  
				add                 sp, sp, t1
i000000010b:	sh                  gp, -1688(sp)       
i000000010c:	sd                  s1, 48(sp)          
i000000010d:	fence.i                       
i000000010e:	lhu                 a1, 430(sp)         
i000000010f:	sw                  a3, 36(sp)          
i0000000110:	xor                 s1, s1, a3
i0000000111:	sw                  zero, -944(sp)      
i0000000112:	addi                a3, sp, 464
i0000000113:	lhu                 a5, 406(sp)         
i0000000114:	div                 s10, s11, a0
i0000000115:	addw                a1, a1, a4
i0000000116:	sw                  a5, 12(sp)          
i0000000117:	addi                a2, a2, 15
i0000000118:	srli                a2, a2, 28
i0000000119:	lhu                 a1, 1790(sp)        
				ld                  s10, 256(sp)        
				sraiw               a4, s5, 30
