
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005283                       # Number of seconds simulated (Second)
simTicks                                   5282666000                       # Number of ticks simulated (Tick)
finalTick                                581277988500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     31.55                       # Real time elapsed on the host (Second)
hostTickRate                                167458689                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1217784                       # Number of bytes of host memory used (Byte)
simInsts                                    183783092                       # Number of instructions simulated (Count)
simOps                                      214413131                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  5825760                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    6796691                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        10416570                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts      6993234                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps      8052238                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses      7137921                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses           96                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns       397846                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts       986788                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts      7137921                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts           96                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads     10056463                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites      5549928                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads           64                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites           32                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numCCRegReads     23955003                       # Number of times the CC registers were read (Count)
system.cpu0.exec_context.thread_0.numCCRegWrites      5246998                       # Number of times the CC registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads       992942                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites          653                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs      1006920                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts       536490                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts       470430                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 2477714.060048                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 7938855.939952                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.762137                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.237863                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.numBranches      1315032                       # Number of branches fetched (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            1      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu      6800435     84.45%     84.45% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult       244831      3.04%     87.49% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv           53      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead       536490      6.66%     94.16% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite       470430      5.84%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total      8052240                       # Class of executed instruction. (Count)
system.cpu0.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu0.mmu.prefetchFaults                      7                       # Number of MMU faults due to prefetch (Count)
system.cpu0.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu0.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readHits                   407407                       # Read hits (Count)
system.cpu0.mmu.dtb.readMisses                     92                       # Read misses (Count)
system.cpu0.mmu.dtb.writeHits                  470417                       # Write hits (Count)
system.cpu0.mmu.dtb.writeMisses                    10                       # Write misses (Count)
system.cpu0.mmu.dtb.inserts                        95                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.readAccesses               407499                       # Read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses              470427                       # Write accesses (Count)
system.cpu0.mmu.dtb.hits                       877824                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                        102                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                   877926                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb_walker.walks                   86                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb_walker.walksLongDescriptor           86                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.dtb_walker.walkWaitTime::samples           86                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::0           86    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::total           86                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.pageSizes::4KiB           76     88.37%     88.37% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::2MiB           10     11.63%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::total           86                       # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Data           86                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::total           86                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Data           86                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::total           86                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin::total          172                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                  6993052                       # Inst hits (Count)
system.cpu0.mmu.itb.instMisses                    184                       # Inst misses (Count)
system.cpu0.mmu.itb.inserts                       184                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.instAccesses              6993236                       # Inst accesses (Count)
system.cpu0.mmu.itb.hits                      6993052                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                        184                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                  6993236                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb_walker.walks                  128                       # Table walker walks requested (Count)
system.cpu0.mmu.itb_walker.walksLongDescriptor          128                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.itb_walker.walkWaitTime::samples          128                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::0          128    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::total          128                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.pageSizes::4KiB          126     98.44%     98.44% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.pageSizes::2MiB            2      1.56%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.pageSizes::total          128                       # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Inst          128                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::total          128                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Inst          128                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::total          128                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin::total          256                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.l2_shared.partialHits             199                       # partial translation hits (Count)
system.cpu0.mmu.l2_shared.instHits                179                       # Inst hits (Count)
system.cpu0.mmu.l2_shared.instMisses                5                       # Inst misses (Count)
system.cpu0.mmu.l2_shared.readHits                 77                       # Read hits (Count)
system.cpu0.mmu.l2_shared.readMisses               15                       # Read misses (Count)
system.cpu0.mmu.l2_shared.writeHits                 8                       # Write hits (Count)
system.cpu0.mmu.l2_shared.writeMisses               2                       # Write misses (Count)
system.cpu0.mmu.l2_shared.inserts                 221                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.l2_shared.flushedEntries            2                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.l2_shared.readAccesses             92                       # Read accesses (Count)
system.cpu0.mmu.l2_shared.writeAccesses            10                       # Write accesses (Count)
system.cpu0.mmu.l2_shared.instAccesses            184                       # Inst accesses (Count)
system.cpu0.mmu.l2_shared.hits                    264                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.l2_shared.misses                   22                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.l2_shared.accesses                286                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu0.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu0.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu0.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu0.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu0.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu0.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu0.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu0.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             32                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           17                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 78236764.647059                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 54329521.995915                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value      7288557                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    162416068                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           17                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   4026116501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   1330024999                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                        10712295                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts      7395734                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps      8518199                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses      7569371                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses          359                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns       420489                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts      1043576                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts      7569371                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts          359                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads     10556627                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites      5861895                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads          289                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites          156                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numCCRegReads     24076230                       # Number of times the CC registers were read (Count)
system.cpu1.exec_context.thread_0.numCCRegWrites      5352464                       # Number of times the CC registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads      1032540                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites         7678                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs      1154684                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts       621370                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts       533314                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 2075548.457478                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 8636746.542522                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.806246                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.193754                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.numBranches      1398578                       # Number of branches fetched (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass           97      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu      7116998     83.55%     83.55% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult       246352      2.89%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv           60      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd           14      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu           14      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp           12      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc           14      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     86.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead       621370      7.29%     93.74% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite       533314      6.26%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total      8518245                       # Class of executed instruction. (Count)
system.cpu1.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu1.mmu.prefetchFaults                     15                       # Number of MMU faults due to prefetch (Count)
system.cpu1.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu1.mmu.permsFaults                         5                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readHits                   492617                       # Read hits (Count)
system.cpu1.mmu.dtb.readMisses                    240                       # Read misses (Count)
system.cpu1.mmu.dtb.writeHits                  533277                       # Write hits (Count)
system.cpu1.mmu.dtb.writeMisses                    56                       # Write misses (Count)
system.cpu1.mmu.dtb.inserts                       252                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.flushedEntries                  5                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.readAccesses               492857                       # Read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses              533333                       # Write accesses (Count)
system.cpu1.mmu.dtb.hits                      1025894                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                        296                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                  1026190                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb_walker.walks                  270                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb_walker.walksLongDescriptor          270                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.dtb_walker.walkWaitTime::samples          270                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::0          270    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::total          270                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.pageSizes::4KiB          206     85.48%     85.48% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::2MiB           35     14.52%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::total          241                       # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Data          270                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::total          270                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Data          241                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::total          241                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin::total          511                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                  7395149                       # Inst hits (Count)
system.cpu1.mmu.itb.instMisses                    651                       # Inst misses (Count)
system.cpu1.mmu.itb.inserts                       631                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.instAccesses              7395800                       # Inst accesses (Count)
system.cpu1.mmu.itb.hits                      7395149                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                        651                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                  7395800                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb_walker.walks                  446                       # Table walker walks requested (Count)
system.cpu1.mmu.itb_walker.walksLongDescriptor          446                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.itb_walker.walkWaitTime::samples          446                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::0          446    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::total          446                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.pageSizes::4KiB          422     99.06%     99.06% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.pageSizes::2MiB            4      0.94%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.pageSizes::total          426                       # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Inst          446                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::total          446                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Inst          426                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::total          426                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin::total          872                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.l2_shared.partialHits             640                       # partial translation hits (Count)
system.cpu1.mmu.l2_shared.instHits                634                       # Inst hits (Count)
system.cpu1.mmu.l2_shared.instMisses               17                       # Inst misses (Count)
system.cpu1.mmu.l2_shared.readHits                183                       # Read hits (Count)
system.cpu1.mmu.l2_shared.readMisses               57                       # Read misses (Count)
system.cpu1.mmu.l2_shared.writeHits                39                       # Write hits (Count)
system.cpu1.mmu.l2_shared.writeMisses              17                       # Write misses (Count)
system.cpu1.mmu.l2_shared.inserts                 710                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.l2_shared.flushedEntries           28                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.l2_shared.readAccesses            240                       # Read accesses (Count)
system.cpu1.mmu.l2_shared.writeAccesses            56                       # Write accesses (Count)
system.cpu1.mmu.l2_shared.instAccesses            651                       # Inst accesses (Count)
system.cpu1.mmu.l2_shared.hits                    856                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.l2_shared.misses                   91                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.l2_shared.accesses                947                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu1.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu1.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu1.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu1.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu1.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu1.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu1.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu1.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             23                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           12                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 91417700.416667                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 68246869.143040                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::underflows            1      8.33%      8.33% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           11     91.67%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value          501                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    162416068                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           12                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   4259129095                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   1097012405                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                        10416587                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts        27129                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps        34446                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses        33486                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns         3560                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts         2045                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts        33486                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads        34998                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites        26174                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numCCRegReads         2151                       # Number of times the CC registers were read (Count)
system.cpu2.exec_context.thread_0.numCCRegWrites         2058                       # Number of times the CC registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads         6665                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites          390                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs        11206                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts         5970                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts         5236                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 10382641.615510                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 33945.384490                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.003259                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.996741                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.numBranches         5644                       # Number of branches fetched (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu        23218     67.40%     67.40% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult           22      0.06%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     67.47% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead         5970     17.33%     84.80% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite         5236     15.20%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total        34446                       # Class of executed instruction. (Count)
system.cpu2.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu2.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu2.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu2.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.readHits                     5970                       # Read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # Read misses (Count)
system.cpu2.mmu.dtb.writeHits                    5236                       # Write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # Write misses (Count)
system.cpu2.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.readAccesses                 5970                       # Read accesses (Count)
system.cpu2.mmu.dtb.writeAccesses                5236                       # Write accesses (Count)
system.cpu2.mmu.dtb.hits                        11206                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.accesses                    11206                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.instHits                    27114                       # Inst hits (Count)
system.cpu2.mmu.itb.instMisses                     15                       # Inst misses (Count)
system.cpu2.mmu.itb.inserts                        15                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.instAccesses                27129                       # Inst accesses (Count)
system.cpu2.mmu.itb.hits                        27114                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.misses                         15                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.accesses                    27129                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.l2_shared.instHits                 15                       # Inst hits (Count)
system.cpu2.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu2.mmu.l2_shared.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.l2_shared.instAccesses             15                       # Inst accesses (Count)
system.cpu2.mmu.l2_shared.hits                     15                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.l2_shared.accesses                 15                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu2.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu2.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu2.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu2.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu2.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu2.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu2.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu2.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu2.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions             66                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples           34                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 157027248.352941                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 20142263.876704                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10           34    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value     65509588                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total           34                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON     17215056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   5338926444                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                        10416588                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts        27384                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps        34775                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses        33808                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns         3614                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts         2042                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts        33808                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads        35293                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites        26444                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numCCRegReads         2172                       # Number of times the CC registers were read (Count)
system.cpu3.exec_context.thread_0.numCCRegWrites         2076                       # Number of times the CC registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads         6712                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites          382                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs        11286                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts         6003                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts         5283                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles 10382319.214224                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 34268.785776                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.003290                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.996710                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.numBranches         5692                       # Number of branches fetched (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu        23467     67.48%     67.48% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult           22      0.06%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead         6003     17.26%     84.81% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite         5283     15.19%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total        34775                       # Class of executed instruction. (Count)
system.cpu3.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu3.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu3.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu3.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.readHits                     5999                       # Read hits (Count)
system.cpu3.mmu.dtb.readMisses                      4                       # Read misses (Count)
system.cpu3.mmu.dtb.writeHits                    5282                       # Write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     1                       # Write misses (Count)
system.cpu3.mmu.dtb.inserts                         5                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.readAccesses                 6003                       # Read accesses (Count)
system.cpu3.mmu.dtb.writeAccesses                5283                       # Write accesses (Count)
system.cpu3.mmu.dtb.hits                        11281                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.misses                          5                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.accesses                    11286                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb_walker.walks                    1                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb_walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.dtb_walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb_walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.instHits                    27360                       # Inst hits (Count)
system.cpu3.mmu.itb.instMisses                     24                       # Inst misses (Count)
system.cpu3.mmu.itb.inserts                        24                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.instAccesses                27384                       # Inst accesses (Count)
system.cpu3.mmu.itb.hits                        27360                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.misses                         24                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.accesses                    27384                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb_walker.walks                   10                       # Table walker walks requested (Count)
system.cpu3.mmu.itb_walker.walksLongDescriptor           10                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.itb_walker.walkWaitTime::samples           10                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::0           10    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::total           10                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.pageSizes::4KiB           10    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.itb_walker.pageSizes::total           10                       # Table walker page sizes translated (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Inst           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Inst           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin::total           20                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.l2_shared.partialHits              11                       # partial translation hits (Count)
system.cpu3.mmu.l2_shared.instHits                 24                       # Inst hits (Count)
system.cpu3.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu3.mmu.l2_shared.readHits                  4                       # Read hits (Count)
system.cpu3.mmu.l2_shared.writeHits                 1                       # Write hits (Count)
system.cpu3.mmu.l2_shared.inserts                  11                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.l2_shared.readAccesses              4                       # Read accesses (Count)
system.cpu3.mmu.l2_shared.writeAccesses             1                       # Write accesses (Count)
system.cpu3.mmu.l2_shared.instAccesses             24                       # Inst accesses (Count)
system.cpu3.mmu.l2_shared.hits                     29                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.l2_shared.accesses                 29                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu3.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu3.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu3.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu3.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu3.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu3.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu3.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu3.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu3.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions             68                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples           35                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 152536069.600000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 31873944.708633                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10           35    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value      7972260                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total           35                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON     17379064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   5338762436                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                        10416588                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.exec_context.thread_0.numInsts        27384                       # Number of instructions committed (Count)
system.cpu4.exec_context.thread_0.numOps        34775                       # Number of ops (including micro ops) committed (Count)
system.cpu4.exec_context.thread_0.numIntAluAccesses        33808                       # Number of integer alu accesses (Count)
system.cpu4.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu4.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.exec_context.thread_0.numCallsReturns         3614                       # Number of times a function call or return occured (Count)
system.cpu4.exec_context.thread_0.numCondCtrlInsts         2042                       # Number of instructions that are conditional controls (Count)
system.cpu4.exec_context.thread_0.numIntInsts        33808                       # Number of integer instructions (Count)
system.cpu4.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu4.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu4.exec_context.thread_0.numIntRegReads        35293                       # Number of times the integer registers were read (Count)
system.cpu4.exec_context.thread_0.numIntRegWrites        26444                       # Number of times the integer registers were written (Count)
system.cpu4.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu4.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu4.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu4.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu4.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu4.exec_context.thread_0.numCCRegReads         2172                       # Number of times the CC registers were read (Count)
system.cpu4.exec_context.thread_0.numCCRegWrites         2076                       # Number of times the CC registers were written (Count)
system.cpu4.exec_context.thread_0.numMiscRegReads         6712                       # Number of times the Misc registers were read (Count)
system.cpu4.exec_context.thread_0.numMiscRegWrites          382                       # Number of times the Misc registers were written (Count)
system.cpu4.exec_context.thread_0.numMemRefs        11286                       # Number of memory refs (Count)
system.cpu4.exec_context.thread_0.numLoadInsts         6003                       # Number of load instructions (Count)
system.cpu4.exec_context.thread_0.numStoreInsts         5283                       # Number of store instructions (Count)
system.cpu4.exec_context.thread_0.numIdleCycles 10382319.395634                       # Number of idle cycles (Cycle)
system.cpu4.exec_context.thread_0.numBusyCycles 34268.604366                       # Number of busy cycles (Cycle)
system.cpu4.exec_context.thread_0.notIdleFraction     0.003290                       # Percentage of non-idle cycles (Ratio)
system.cpu4.exec_context.thread_0.idleFraction     0.996710                       # Percentage of idle cycles (Ratio)
system.cpu4.exec_context.thread_0.numBranches         5692                       # Number of branches fetched (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IntAlu        23467     67.48%     67.48% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IntMult           22      0.06%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     67.55% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::MemRead         6003     17.26%     84.81% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::MemWrite         5283     15.19%    100.00% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::total        34775                       # Class of executed instruction. (Count)
system.cpu4.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu4.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu4.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu4.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu4.mmu.dtb.readHits                     5999                       # Read hits (Count)
system.cpu4.mmu.dtb.readMisses                      4                       # Read misses (Count)
system.cpu4.mmu.dtb.writeHits                    5282                       # Write hits (Count)
system.cpu4.mmu.dtb.writeMisses                     1                       # Write misses (Count)
system.cpu4.mmu.dtb.inserts                         5                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu4.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu4.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu4.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu4.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.dtb.readAccesses                 6003                       # Read accesses (Count)
system.cpu4.mmu.dtb.writeAccesses                5283                       # Write accesses (Count)
system.cpu4.mmu.dtb.hits                        11281                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.dtb.misses                          5                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.dtb.accesses                    11286                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.dtb_walker.walks                    1                       # Table walker walks requested (Count)
system.cpu4.mmu.dtb_walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu4.mmu.dtb_walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.dtb_walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.dtb_walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.dtb_walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu4.mmu.dtb_walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Requested::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.instHits                    27361                       # Inst hits (Count)
system.cpu4.mmu.itb.instMisses                     23                       # Inst misses (Count)
system.cpu4.mmu.itb.inserts                        23                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu4.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu4.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu4.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu4.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.itb.instAccesses                27384                       # Inst accesses (Count)
system.cpu4.mmu.itb.hits                        27361                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.itb.misses                         23                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.itb.accesses                    27384                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.itb_walker.walks                   10                       # Table walker walks requested (Count)
system.cpu4.mmu.itb_walker.walksLongDescriptor           10                       # Table walker walks initiated with long descriptors (Count)
system.cpu4.mmu.itb_walker.walkWaitTime::samples           10                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.itb_walker.walkWaitTime::0           10    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.itb_walker.walkWaitTime::total           10                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.itb_walker.pageSizes::4KiB           10    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu4.mmu.itb_walker.pageSizes::total           10                       # Table walker page sizes translated (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Requested::Inst           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Requested::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Completed::Inst           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Completed::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin::total           20                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.l2_shared.partialHits              11                       # partial translation hits (Count)
system.cpu4.mmu.l2_shared.instHits                 23                       # Inst hits (Count)
system.cpu4.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu4.mmu.l2_shared.readHits                  4                       # Read hits (Count)
system.cpu4.mmu.l2_shared.writeHits                 1                       # Write hits (Count)
system.cpu4.mmu.l2_shared.inserts                  11                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu4.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu4.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu4.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu4.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.l2_shared.readAccesses              4                       # Read accesses (Count)
system.cpu4.mmu.l2_shared.writeAccesses             1                       # Write accesses (Count)
system.cpu4.mmu.l2_shared.instAccesses             23                       # Inst accesses (Count)
system.cpu4.mmu.l2_shared.hits                     28                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.l2_shared.accesses                 28                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu4.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu4.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu4.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu4.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu4.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu4.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu4.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu4.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu4.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu4.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu4.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu4.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu4.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu4.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu4.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu4.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu4.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions             68                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples           35                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean 152536072.228571                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::stdev 30811948.148247                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10           35    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value     16356556                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total           35                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON     17378972                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED   5338762528                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                        10416564                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.exec_context.thread_0.numInsts      6999373                       # Number of instructions committed (Count)
system.cpu5.exec_context.thread_0.numOps      8056375                       # Number of ops (including micro ops) committed (Count)
system.cpu5.exec_context.thread_0.numIntAluAccesses      7140646                       # Number of integer alu accesses (Count)
system.cpu5.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu5.exec_context.thread_0.numVecAluAccesses           96                       # Number of vector alu accesses (Count)
system.cpu5.exec_context.thread_0.numCallsReturns       396968                       # Number of times a function call or return occured (Count)
system.cpu5.exec_context.thread_0.numCondCtrlInsts       988352                       # Number of instructions that are conditional controls (Count)
system.cpu5.exec_context.thread_0.numIntInsts      7140646                       # Number of integer instructions (Count)
system.cpu5.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu5.exec_context.thread_0.numVecInsts           96                       # Number of vector instructions (Count)
system.cpu5.exec_context.thread_0.numIntRegReads     10062421                       # Number of times the integer registers were read (Count)
system.cpu5.exec_context.thread_0.numIntRegWrites      5551662                       # Number of times the integer registers were written (Count)
system.cpu5.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu5.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.exec_context.thread_0.numVecRegReads           64                       # Number of times the vector registers were read (Count)
system.cpu5.exec_context.thread_0.numVecRegWrites           32                       # Number of times the vector registers were written (Count)
system.cpu5.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu5.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu5.exec_context.thread_0.numCCRegReads     23975337                       # Number of times the CC registers were read (Count)
system.cpu5.exec_context.thread_0.numCCRegWrites      5254563                       # Number of times the CC registers were written (Count)
system.cpu5.exec_context.thread_0.numMiscRegReads       994877                       # Number of times the Misc registers were read (Count)
system.cpu5.exec_context.thread_0.numMiscRegWrites          853                       # Number of times the Misc registers were written (Count)
system.cpu5.exec_context.thread_0.numMemRefs      1006152                       # Number of memory refs (Count)
system.cpu5.exec_context.thread_0.numLoadInsts       535903                       # Number of load instructions (Count)
system.cpu5.exec_context.thread_0.numStoreInsts       470249                       # Number of store instructions (Count)
system.cpu5.exec_context.thread_0.numIdleCycles 2473625.305545                       # Number of idle cycles (Cycle)
system.cpu5.exec_context.thread_0.numBusyCycles 7942938.694455                       # Number of busy cycles (Cycle)
system.cpu5.exec_context.thread_0.notIdleFraction     0.762530                       # Percentage of non-idle cycles (Ratio)
system.cpu5.exec_context.thread_0.idleFraction     0.237470                       # Percentage of idle cycles (Ratio)
system.cpu5.exec_context.thread_0.numBranches      1316090                       # Number of branches fetched (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::No_OpClass            1      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IntAlu      6804179     84.46%     84.46% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IntMult       245997      3.05%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IntDiv           55      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     87.51% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::MemRead       535903      6.65%     94.16% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::MemWrite       470249      5.84%    100.00% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::total      8056384                       # Class of executed instruction. (Count)
system.cpu5.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu5.mmu.prefetchFaults                      4                       # Number of MMU faults due to prefetch (Count)
system.cpu5.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu5.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu5.mmu.dtb.readHits                   406805                       # Read hits (Count)
system.cpu5.mmu.dtb.readMisses                     93                       # Read misses (Count)
system.cpu5.mmu.dtb.writeHits                  470226                       # Write hits (Count)
system.cpu5.mmu.dtb.writeMisses                    20                       # Write misses (Count)
system.cpu5.mmu.dtb.inserts                       102                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu5.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu5.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu5.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu5.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.dtb.readAccesses               406898                       # Read accesses (Count)
system.cpu5.mmu.dtb.writeAccesses              470246                       # Write accesses (Count)
system.cpu5.mmu.dtb.hits                       877031                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.dtb.misses                        113                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.dtb.accesses                   877144                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.dtb_walker.walks                   95                       # Table walker walks requested (Count)
system.cpu5.mmu.dtb_walker.walksLongDescriptor           95                       # Table walker walks initiated with long descriptors (Count)
system.cpu5.mmu.dtb_walker.walkWaitTime::samples           95                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.dtb_walker.walkWaitTime::0           95    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.dtb_walker.walkWaitTime::total           95                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.dtb_walker.pageSizes::4KiB           76     86.36%     86.36% # Table walker page sizes translated (Count)
system.cpu5.mmu.dtb_walker.pageSizes::2MiB           12     13.64%    100.00% # Table walker page sizes translated (Count)
system.cpu5.mmu.dtb_walker.pageSizes::total           88                       # Table walker page sizes translated (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Requested::Data           95                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Requested::total           95                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Completed::Data           88                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Completed::total           88                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin::total          183                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.instHits                  6999211                       # Inst hits (Count)
system.cpu5.mmu.itb.instMisses                    171                       # Inst misses (Count)
system.cpu5.mmu.itb.inserts                       171                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu5.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu5.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu5.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu5.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.itb.instAccesses              6999382                       # Inst accesses (Count)
system.cpu5.mmu.itb.hits                      6999211                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.itb.misses                        171                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.itb.accesses                  6999382                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.itb_walker.walks                  133                       # Table walker walks requested (Count)
system.cpu5.mmu.itb_walker.walksLongDescriptor          133                       # Table walker walks initiated with long descriptors (Count)
system.cpu5.mmu.itb_walker.walkWaitTime::samples          133                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.itb_walker.walkWaitTime::0          133    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.itb_walker.walkWaitTime::total          133                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.itb_walker.pageSizes::4KiB          131     98.50%     98.50% # Table walker page sizes translated (Count)
system.cpu5.mmu.itb_walker.pageSizes::2MiB            2      1.50%    100.00% # Table walker page sizes translated (Count)
system.cpu5.mmu.itb_walker.pageSizes::total          133                       # Table walker page sizes translated (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Requested::Inst          133                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Requested::total          133                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Completed::Inst          133                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Completed::total          133                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin::total          266                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.l2_shared.partialHits             209                       # partial translation hits (Count)
system.cpu5.mmu.l2_shared.instHits                166                       # Inst hits (Count)
system.cpu5.mmu.l2_shared.instMisses                5                       # Inst misses (Count)
system.cpu5.mmu.l2_shared.readHits                 78                       # Read hits (Count)
system.cpu5.mmu.l2_shared.readMisses               15                       # Read misses (Count)
system.cpu5.mmu.l2_shared.writeHits                17                       # Write hits (Count)
system.cpu5.mmu.l2_shared.writeMisses               3                       # Write misses (Count)
system.cpu5.mmu.l2_shared.inserts                 229                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu5.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu5.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu5.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu5.mmu.l2_shared.flushedEntries            2                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.l2_shared.readAccesses             93                       # Read accesses (Count)
system.cpu5.mmu.l2_shared.writeAccesses            20                       # Write accesses (Count)
system.cpu5.mmu.l2_shared.instAccesses            171                       # Inst accesses (Count)
system.cpu5.mmu.l2_shared.hits                    261                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.l2_shared.misses                   23                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.l2_shared.accesses                284                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu5.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu5.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu5.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu5.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu5.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu5.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu5.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu5.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu5.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu5.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu5.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu5.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu5.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu5.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu5.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu5.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu5.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions             20                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples           11                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean 120722922.545455                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::stdev 58168793.089722                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value     14344000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value    162416068                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total           11                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON   4028189352                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED   1327952148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                        10416566                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.exec_context.thread_0.numInsts      7186541                       # Number of instructions committed (Count)
system.cpu6.exec_context.thread_0.numOps      8282682                       # Number of ops (including micro ops) committed (Count)
system.cpu6.exec_context.thread_0.numIntAluAccesses      7353399                       # Number of integer alu accesses (Count)
system.cpu6.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu6.exec_context.thread_0.numVecAluAccesses          566                       # Number of vector alu accesses (Count)
system.cpu6.exec_context.thread_0.numCallsReturns       409612                       # Number of times a function call or return occured (Count)
system.cpu6.exec_context.thread_0.numCondCtrlInsts      1012612                       # Number of instructions that are conditional controls (Count)
system.cpu6.exec_context.thread_0.numIntInsts      7353399                       # Number of integer instructions (Count)
system.cpu6.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu6.exec_context.thread_0.numVecInsts          566                       # Number of vector instructions (Count)
system.cpu6.exec_context.thread_0.numIntRegReads     10309254                       # Number of times the integer registers were read (Count)
system.cpu6.exec_context.thread_0.numIntRegWrites      5705524                       # Number of times the integer registers were written (Count)
system.cpu6.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu6.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.exec_context.thread_0.numVecRegReads          456                       # Number of times the vector registers were read (Count)
system.cpu6.exec_context.thread_0.numVecRegWrites          166                       # Number of times the vector registers were written (Count)
system.cpu6.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu6.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu6.exec_context.thread_0.numCCRegReads     24015686                       # Number of times the CC registers were read (Count)
system.cpu6.exec_context.thread_0.numCCRegWrites      5294356                       # Number of times the CC registers were written (Count)
system.cpu6.exec_context.thread_0.numMiscRegReads      1020950                       # Number of times the Misc registers were read (Count)
system.cpu6.exec_context.thread_0.numMiscRegWrites         2989                       # Number of times the Misc registers were written (Count)
system.cpu6.exec_context.thread_0.numMemRefs      1084877                       # Number of memory refs (Count)
system.cpu6.exec_context.thread_0.numLoadInsts       576938                       # Number of load instructions (Count)
system.cpu6.exec_context.thread_0.numStoreInsts       507939                       # Number of store instructions (Count)
system.cpu6.exec_context.thread_0.numIdleCycles 2250498.515393                       # Number of idle cycles (Cycle)
system.cpu6.exec_context.thread_0.numBusyCycles 8166067.484607                       # Number of busy cycles (Cycle)
system.cpu6.exec_context.thread_0.notIdleFraction     0.783950                       # Percentage of non-idle cycles (Ratio)
system.cpu6.exec_context.thread_0.idleFraction     0.216050                       # Percentage of idle cycles (Ratio)
system.cpu6.exec_context.thread_0.numBranches      1354387                       # Number of branches fetched (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::No_OpClass          211      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IntAlu      6951364     83.93%     83.93% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IntMult       246035      2.97%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IntDiv          181      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAdd            6      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAlu           12      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdCmp            8      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdMisc            6      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     86.90% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::MemRead       576938      6.97%     93.87% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::MemWrite       507939      6.13%    100.00% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::total      8282700                       # Class of executed instruction. (Count)
system.cpu6.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu6.mmu.prefetchFaults                     20                       # Number of MMU faults due to prefetch (Count)
system.cpu6.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu6.mmu.permsFaults                        10                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu6.mmu.dtb.readHits                   447742                       # Read hits (Count)
system.cpu6.mmu.dtb.readMisses                    329                       # Read misses (Count)
system.cpu6.mmu.dtb.writeHits                  507891                       # Write hits (Count)
system.cpu6.mmu.dtb.writeMisses                    46                       # Write misses (Count)
system.cpu6.mmu.dtb.inserts                       355                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu6.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu6.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu6.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu6.mmu.dtb.flushedEntries                136                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.dtb.readAccesses               448071                       # Read accesses (Count)
system.cpu6.mmu.dtb.writeAccesses              507937                       # Write accesses (Count)
system.cpu6.mmu.dtb.hits                       955633                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.dtb.misses                        375                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.dtb.accesses                   956008                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.dtb_walker.walks                  273                       # Table walker walks requested (Count)
system.cpu6.mmu.dtb_walker.walksLongDescriptor          273                       # Table walker walks initiated with long descriptors (Count)
system.cpu6.mmu.dtb_walker.walkWaitTime::samples          273                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.dtb_walker.walkWaitTime::0          273    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.dtb_walker.walkWaitTime::total          273                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.dtb_walker.pageSizes::4KiB          239     87.55%     87.55% # Table walker page sizes translated (Count)
system.cpu6.mmu.dtb_walker.pageSizes::2MiB           34     12.45%    100.00% # Table walker page sizes translated (Count)
system.cpu6.mmu.dtb_walker.pageSizes::total          273                       # Table walker page sizes translated (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Requested::Data          273                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Requested::total          273                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Completed::Data          273                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Completed::total          273                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin::total          546                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.instHits                  7185871                       # Inst hits (Count)
system.cpu6.mmu.itb.instMisses                    688                       # Inst misses (Count)
system.cpu6.mmu.itb.inserts                       688                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu6.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu6.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu6.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu6.mmu.itb.flushedEntries                126                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.itb.instAccesses              7186559                       # Inst accesses (Count)
system.cpu6.mmu.itb.hits                      7185871                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.itb.misses                        688                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.itb.accesses                  7186559                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.itb_walker.walks                  461                       # Table walker walks requested (Count)
system.cpu6.mmu.itb_walker.walksLongDescriptor          461                       # Table walker walks initiated with long descriptors (Count)
system.cpu6.mmu.itb_walker.walkWaitTime::samples          461                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.itb_walker.walkWaitTime::0          461    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.itb_walker.walkWaitTime::total          461                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.itb_walker.pageSizes::4KiB          455     98.70%     98.70% # Table walker page sizes translated (Count)
system.cpu6.mmu.itb_walker.pageSizes::2MiB            6      1.30%    100.00% # Table walker page sizes translated (Count)
system.cpu6.mmu.itb_walker.pageSizes::total          461                       # Table walker page sizes translated (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Requested::Inst          461                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Requested::total          461                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Completed::Inst          461                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Completed::total          461                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin::total          922                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.l2_shared.partialHits             664                       # partial translation hits (Count)
system.cpu6.mmu.l2_shared.instHits                669                       # Inst hits (Count)
system.cpu6.mmu.l2_shared.instMisses               19                       # Inst misses (Count)
system.cpu6.mmu.l2_shared.readHits                280                       # Read hits (Count)
system.cpu6.mmu.l2_shared.readMisses               49                       # Read misses (Count)
system.cpu6.mmu.l2_shared.writeHits                24                       # Write hits (Count)
system.cpu6.mmu.l2_shared.writeMisses              22                       # Write misses (Count)
system.cpu6.mmu.l2_shared.inserts                 773                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu6.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu6.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu6.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu6.mmu.l2_shared.flushedEntries          581                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.l2_shared.readAccesses            329                       # Read accesses (Count)
system.cpu6.mmu.l2_shared.writeAccesses            46                       # Write accesses (Count)
system.cpu6.mmu.l2_shared.instAccesses            688                       # Inst accesses (Count)
system.cpu6.mmu.l2_shared.hits                    973                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.l2_shared.misses                   90                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.l2_shared.accesses               1063                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu6.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu6.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu6.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu6.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu6.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu6.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu6.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu6.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu6.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu6.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu6.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu6.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu6.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu6.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu6.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu6.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu6.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions             24                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples           13                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean 93445784.615385                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 58380532.813908                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value      2901500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value    162416036                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total           13                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON   4141346300                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED   1214795200                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                        10269611                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.exec_context.thread_0.numInsts      9555824                       # Number of instructions committed (Count)
system.cpu7.exec_context.thread_0.numOps      9845398                       # Number of ops (including micro ops) committed (Count)
system.cpu7.exec_context.thread_0.numIntAluAccesses      8130917                       # Number of integer alu accesses (Count)
system.cpu7.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu7.exec_context.thread_0.numVecAluAccesses          915                       # Number of vector alu accesses (Count)
system.cpu7.exec_context.thread_0.numCallsReturns       114126                       # Number of times a function call or return occured (Count)
system.cpu7.exec_context.thread_0.numCondCtrlInsts      1785556                       # Number of instructions that are conditional controls (Count)
system.cpu7.exec_context.thread_0.numIntInsts      8130917                       # Number of integer instructions (Count)
system.cpu7.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu7.exec_context.thread_0.numVecInsts          915                       # Number of vector instructions (Count)
system.cpu7.exec_context.thread_0.numIntRegReads     10012768                       # Number of times the integer registers were read (Count)
system.cpu7.exec_context.thread_0.numIntRegWrites      4453101                       # Number of times the integer registers were written (Count)
system.cpu7.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu7.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.exec_context.thread_0.numVecRegReads          876                       # Number of times the vector registers were read (Count)
system.cpu7.exec_context.thread_0.numVecRegWrites           83                       # Number of times the vector registers were written (Count)
system.cpu7.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu7.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu7.exec_context.thread_0.numCCRegReads     24824772                       # Number of times the CC registers were read (Count)
system.cpu7.exec_context.thread_0.numCCRegWrites      5191445                       # Number of times the CC registers were written (Count)
system.cpu7.exec_context.thread_0.numMiscRegReads      5074481                       # Number of times the Misc registers were read (Count)
system.cpu7.exec_context.thread_0.numMiscRegWrites        27774                       # Number of times the Misc registers were written (Count)
system.cpu7.exec_context.thread_0.numMemRefs      5361433                       # Number of memory refs (Count)
system.cpu7.exec_context.thread_0.numLoadInsts      3500954                       # Number of load instructions (Count)
system.cpu7.exec_context.thread_0.numStoreInsts      1860479                       # Number of store instructions (Count)
system.cpu7.exec_context.thread_0.numIdleCycles 699707.054728                       # Number of idle cycles (Cycle)
system.cpu7.exec_context.thread_0.numBusyCycles 9569903.945272                       # Number of busy cycles (Cycle)
system.cpu7.exec_context.thread_0.notIdleFraction     0.931866                       # Percentage of non-idle cycles (Ratio)
system.cpu7.exec_context.thread_0.idleFraction     0.068134                       # Percentage of idle cycles (Ratio)
system.cpu7.exec_context.thread_0.numBranches      1904832                       # Number of branches fetched (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::No_OpClass          106      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::IntAlu      4482350     45.53%     45.53% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::IntMult         1407      0.01%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::IntDiv          155      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdAdd            3      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdAlu            6      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdCmp            4      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdMisc            3      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     45.54% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::MemRead      3500954     35.56%     81.10% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::MemWrite      1860479     18.90%    100.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::total      9845467                       # Class of executed instruction. (Count)
system.cpu7.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu7.mmu.prefetchFaults                     21                       # Number of MMU faults due to prefetch (Count)
system.cpu7.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu7.mmu.permsFaults                         4                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu7.mmu.dtb.readHits                  3501357                       # Read hits (Count)
system.cpu7.mmu.dtb.readMisses                    619                       # Read misses (Count)
system.cpu7.mmu.dtb.writeHits                 1860343                       # Write hits (Count)
system.cpu7.mmu.dtb.writeMisses                   133                       # Write misses (Count)
system.cpu7.mmu.dtb.inserts                       685                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu7.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu7.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu7.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu7.mmu.dtb.flushedEntries                 34                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.dtb.readAccesses              3501976                       # Read accesses (Count)
system.cpu7.mmu.dtb.writeAccesses             1860476                       # Write accesses (Count)
system.cpu7.mmu.dtb.hits                      5361700                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.dtb.misses                        752                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.dtb.accesses                  5362452                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.dtb_walker.walks                  353                       # Table walker walks requested (Count)
system.cpu7.mmu.dtb_walker.walksLongDescriptor          353                       # Table walker walks initiated with long descriptors (Count)
system.cpu7.mmu.dtb_walker.walkWaitTime::samples          353                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.dtb_walker.walkWaitTime::0          353    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.dtb_walker.walkWaitTime::total          353                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.dtb_walker.pageSizes::4KiB          266     86.64%     86.64% # Table walker page sizes translated (Count)
system.cpu7.mmu.dtb_walker.pageSizes::2MiB           41     13.36%    100.00% # Table walker page sizes translated (Count)
system.cpu7.mmu.dtb_walker.pageSizes::total          307                       # Table walker page sizes translated (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Requested::Data          353                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Requested::total          353                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Completed::Data          307                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Completed::total          307                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin::total          660                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.instHits                  9554070                       # Inst hits (Count)
system.cpu7.mmu.itb.instMisses                   1839                       # Inst misses (Count)
system.cpu7.mmu.itb.inserts                      1823                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu7.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu7.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu7.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu7.mmu.itb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.itb.instAccesses              9555909                       # Inst accesses (Count)
system.cpu7.mmu.itb.hits                      9554070                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.itb.misses                       1839                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.itb.accesses                  9555909                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.itb_walker.walks                  550                       # Table walker walks requested (Count)
system.cpu7.mmu.itb_walker.walksLongDescriptor          550                       # Table walker walks initiated with long descriptors (Count)
system.cpu7.mmu.itb_walker.walkWaitTime::samples          550                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.itb_walker.walkWaitTime::0          550    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.itb_walker.walkWaitTime::total          550                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.itb_walker.pageSizes::4KiB          528     98.88%     98.88% # Table walker page sizes translated (Count)
system.cpu7.mmu.itb_walker.pageSizes::2MiB            6      1.12%    100.00% # Table walker page sizes translated (Count)
system.cpu7.mmu.itb_walker.pageSizes::total          534                       # Table walker page sizes translated (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Requested::Inst          550                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Requested::total          550                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Completed::Inst          534                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Completed::total          534                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin::total         1084                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.l2_shared.partialHits             823                       # partial translation hits (Count)
system.cpu7.mmu.l2_shared.instHits               1822                       # Inst hits (Count)
system.cpu7.mmu.l2_shared.instMisses               17                       # Inst misses (Count)
system.cpu7.mmu.l2_shared.readHits                556                       # Read hits (Count)
system.cpu7.mmu.l2_shared.readMisses               63                       # Read misses (Count)
system.cpu7.mmu.l2_shared.writeHits               112                       # Write hits (Count)
system.cpu7.mmu.l2_shared.writeMisses              21                       # Write misses (Count)
system.cpu7.mmu.l2_shared.inserts                 887                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu7.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu7.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu7.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu7.mmu.l2_shared.flushedEntries          130                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.l2_shared.readAccesses            619                       # Read accesses (Count)
system.cpu7.mmu.l2_shared.writeAccesses           133                       # Write accesses (Count)
system.cpu7.mmu.l2_shared.instAccesses           1839                       # Inst accesses (Count)
system.cpu7.mmu.l2_shared.hits                   2490                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.l2_shared.misses                  101                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.l2_shared.accesses               2591                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu7.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu7.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu7.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu7.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu7.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu7.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu7.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu7.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu7.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu7.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu7.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu7.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu7.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu7.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu7.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu7.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu7.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions             17                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean 39991979.555556                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 58811673.634293                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value      1935000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value    147864500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON   5157291684                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED    359927816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   220                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  220                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 8859                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                8859                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          186                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_ide.pio          364                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          550                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::system.iobridge.cpu_side_port        17608                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::total        17608                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    18158                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          372                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_ide.pio          203                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          575                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::system.iobridge.cpu_side_port       561440                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::total       561440                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    562015                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.mmu.dtb_walker          832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.mmu.itb_walker         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.inst     27972944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data      3003969                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.dtb_walker         2936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.itb_walker         3800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst     29583120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data      3754807                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst       108516                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data        55912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.dtb_walker            8                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.itb_walker           80                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst       109536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data        56330                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.mmu.dtb_walker            8                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.mmu.itb_walker           80                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.inst       109536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.data        56330                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.mmu.dtb_walker          936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.mmu.itb_walker         1128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.inst     27997528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.data      2996968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.mmu.dtb_walker         2872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.mmu.itb_walker         3944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.inst     28746236                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.data      3367146                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.mmu.dtb_walker         3736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.mmu.itb_walker         4616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.inst     38223572                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.data     15422080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::pci_ide          288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      181590882                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst     27972944                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst     29583120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst       108516                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst       109536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu4.inst       109536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu5.inst     27997528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu6.inst     28746236                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu7.inst     38223572                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total    152850988                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu0.data      1923619                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu1.data      2483284                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu2.data        41122                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu3.data        41522                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu4.data        41522                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu5.data      1947034                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu6.data      2288319                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu7.data      8476993                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::pci_ide       561152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     17804567                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.mmu.dtb_walker          104                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.mmu.itb_walker          136                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.inst      6993236                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       407425                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.dtb_walker          367                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.itb_walker          475                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst      7395780                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       492815                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst        27129                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data         5964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.dtb_walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.itb_walker           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst        27384                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data         5997                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.mmu.dtb_walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.mmu.itb_walker           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.inst        27384                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.data         5997                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.mmu.dtb_walker          117                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.mmu.itb_walker          141                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.inst      6999382                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.data       406881                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.mmu.dtb_walker          359                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.mmu.itb_walker          493                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.inst      7186559                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.data       448017                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.mmu.dtb_walker          467                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.mmu.itb_walker          577                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.inst      9555893                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.data      3501826                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::pci_ide            36                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        43490963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu0.data       470396                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu1.data       533308                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu2.data         5234                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu3.data         5281                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu4.data         5281                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu5.data       470236                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu6.data       507919                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu7.data      1852729                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::pci_ide         8768                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        3859152                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.mmu.dtb_walker       157496                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.mmu.itb_walker       205957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.inst    5295232369                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     568646399                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.dtb_walker       555780                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.itb_walker       719334                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst    5600036042                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data     710778800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst      20541901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data      10584050                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.dtb_walker         1514                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.itb_walker        15144                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst      20734985                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data      10663177                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.mmu.dtb_walker         1514                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.mmu.itb_walker        15144                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.inst      20734985                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.data      10663177                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.mmu.dtb_walker       177183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.mmu.itb_walker       213529                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.inst    5299886080                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.data     567321122                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.mmu.dtb_walker       543665                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.mmu.itb_walker       746593                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.inst    5441615275                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.data     637395209                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.mmu.dtb_walker       707219                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.mmu.itb_walker       873801                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.inst    7235659419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.data    2919374422                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::pci_ide           54518                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total       34374855802                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst   5295232369                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst   5600036042                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst     20541901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst     20734985                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu4.inst     20734985                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu5.inst   5299886080                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu6.inst   5441615275                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu7.inst   7235659419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total   28934441057                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu0.data    364137918                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu1.data    470081584                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu2.data      7784327                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu3.data      7860046                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu4.data      7860046                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu5.data    368570339                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu6.data    433175029                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu7.data   1604680856                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::pci_ide      106225152                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       3370375299                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.dtb_walker       157496                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.itb_walker       205957                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst   5295232369                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    932784318                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.dtb_walker       555780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.itb_walker       719334                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst   5600036042                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data   1180860384                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst     20541901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data     18368377                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.dtb_walker         1514                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.itb_walker        15144                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst     20734985                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data     18523223                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.mmu.dtb_walker         1514                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.mmu.itb_walker        15144                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.inst     20734985                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.data     18523223                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.mmu.dtb_walker       177183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.mmu.itb_walker       213529                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.inst   5299886080                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.data    935891461                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.mmu.dtb_walker       543665                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.mmu.itb_walker       746593                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.inst   5441615275                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.data   1070570239                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.mmu.dtb_walker       707219                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.mmu.itb_walker       873801                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.inst   7235659419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.data   4524055278                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::pci_ide      106279670                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total      37745231101                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2028543840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2028543840                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   384.000018                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 581277988500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2028543840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2028543840                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   384.000018                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 581277988500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             43464049                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            43477582                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             3845775                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            3845775                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq                516                       # Transaction distribution (Count)
system.membus.transDist::SoftPFExReq            13127                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp             13643                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq          13533                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq           13523                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp          13523                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq          7616                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedResp         7616                       # Transaction distribution (Count)
system.membus.pktCount_system.iobridge.mem_side_port::system.mem_ctrls.port        17608                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iobridge.mem_side_port::total        17608                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache_port::system.mem_ctrls.port     13986472                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache_port::total     13986472                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::system.bridge.cpu_side_port          122                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::system.realview.gic.pio           74                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::system.mem_ctrls.port      1755642                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::total      1755838                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.itb_walker.port::system.mem_ctrls.port          272                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.itb_walker.port::total          272                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.dtb_walker.port::system.mem_ctrls.port          208                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.dtb_walker.port::total          208                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache_port::system.mem_ctrls.port     14791560                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache_port::total     14791560                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::system.bridge.cpu_side_port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::system.realview.gic.pio           26                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::system.mem_ctrls.port      2052246                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::total      2052282                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.itb_walker.port::system.mem_ctrls.port          950                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.itb_walker.port::total          950                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.dtb_walker.port::system.mem_ctrls.port          734                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.dtb_walker.port::total          734                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache_port::system.mem_ctrls.port        54258                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache_port::total        54258                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::system.realview.gic.pio           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::system.mem_ctrls.port        22396                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::total        22412                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache_port::system.mem_ctrls.port        54768                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache_port::total        54768                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::system.realview.gic.pio           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::system.mem_ctrls.port        22556                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::total        22572                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.itb_walker.port::system.mem_ctrls.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.itb_walker.port::total           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.dtb_walker.port::system.mem_ctrls.port            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.dtb_walker.port::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache_port::system.mem_ctrls.port        54768                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache_port::total        54768                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::system.realview.gic.pio           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::system.mem_ctrls.port        22556                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::total        22572                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.itb_walker.port::system.mem_ctrls.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.itb_walker.port::total           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.dtb_walker.port::system.mem_ctrls.port            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.dtb_walker.port::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache_port::system.mem_ctrls.port     13998764                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache_port::total     13998764                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::system.bridge.cpu_side_port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::system.realview.gic.pio           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::system.mem_ctrls.port      1754234                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::total      1754266                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.mmu.itb_walker.port::system.mem_ctrls.port          282                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.mmu.itb_walker.port::total          282                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.mmu.dtb_walker.port::system.mem_ctrls.port          234                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.mmu.dtb_walker.port::total          234                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache_port::system.mem_ctrls.port     14373118                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache_port::total     14373118                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::system.bridge.cpu_side_port           44                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::system.realview.gic.pio           40                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::system.mem_ctrls.port      1911872                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::total      1911956                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.itb_walker.port::system.mem_ctrls.port          986                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.itb_walker.port::total          986                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.dtb_walker.port::system.mem_ctrls.port          718                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.dtb_walker.port::total          718                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache_port::system.mem_ctrls.port     19111786                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache_port::total     19111786                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::system.bridge.cpu_side_port          348                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::system.realview.gic.pio           72                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::system.mem_ctrls.port     10724342                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::total     10724762                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.itb_walker.port::system.mem_ctrls.port         1154                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.itb_walker.port::total         1154                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.dtb_walker.port::system.mem_ctrls.port          934                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.dtb_walker.port::total          934                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                94716278                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.iobridge.mem_side_port::system.mem_ctrls.port       561440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iobridge.mem_side_port::total       561440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache_port::system.mem_ctrls.port     27972944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache_port::total     27972944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::system.bridge.cpu_side_port           76                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::system.realview.gic.pio          148                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::system.mem_ctrls.port      4927588                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::total      4927812                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.itb_walker.port::system.mem_ctrls.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.itb_walker.port::total         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.dtb_walker.port::system.mem_ctrls.port          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.dtb_walker.port::total          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache_port::system.mem_ctrls.port     29583120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache_port::total     29583120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::system.bridge.cpu_side_port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::system.realview.gic.pio           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::system.mem_ctrls.port      6238091                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::total      6238163                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.itb_walker.port::system.mem_ctrls.port         3800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.itb_walker.port::total         3800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.dtb_walker.port::system.mem_ctrls.port         2936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.dtb_walker.port::total         2936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache_port::system.mem_ctrls.port       108516                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache_port::total       108516                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::system.bridge.cpu_side_port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::system.realview.gic.pio           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::system.mem_ctrls.port        97034                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::total        97066                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache_port::system.mem_ctrls.port       109536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache_port::total       109536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::system.bridge.cpu_side_port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::system.realview.gic.pio           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::system.mem_ctrls.port        97852                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::total        97884                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.itb_walker.port::system.mem_ctrls.port           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.itb_walker.port::total           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.dtb_walker.port::system.mem_ctrls.port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.dtb_walker.port::total            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache_port::system.mem_ctrls.port       109536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache_port::total       109536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::system.bridge.cpu_side_port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::system.realview.gic.pio           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::system.mem_ctrls.port        97852                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::total        97884                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.itb_walker.port::system.mem_ctrls.port           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.itb_walker.port::total           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.dtb_walker.port::system.mem_ctrls.port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.dtb_walker.port::total            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache_port::system.mem_ctrls.port     27997528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache_port::total     27997528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::system.bridge.cpu_side_port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::system.realview.gic.pio           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::system.mem_ctrls.port      4944002                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::total      4944066                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.mmu.itb_walker.port::system.mem_ctrls.port         1128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.mmu.itb_walker.port::total         1128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.mmu.dtb_walker.port::system.mem_ctrls.port          936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.mmu.dtb_walker.port::total          936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache_port::system.mem_ctrls.port     28746236                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache_port::total     28746236                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::system.bridge.cpu_side_port           88                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::system.realview.gic.pio           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::system.mem_ctrls.port      5655465                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::total      5655633                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.itb_walker.port::system.mem_ctrls.port         3944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.itb_walker.port::total         3944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.dtb_walker.port::system.mem_ctrls.port         2872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.dtb_walker.port::total         2872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache_port::system.mem_ctrls.port     38223572                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache_port::total     38223572                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::system.bridge.cpu_side_port          339                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::system.realview.gic.pio          144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::system.mem_ctrls.port     23899073                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::total     23899556                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.itb_walker.port::system.mem_ctrls.port         4616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.itb_walker.port::total         4616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.dtb_walker.port::system.mem_ctrls.port         3736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.dtb_walker.port::total         3736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                199396556                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           47358139                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 47358139    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::5                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::6                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::7                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::8                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             47358139                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests           7616                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages          137                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes       561152                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs          137                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 581277988500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                      159                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
