{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 16:46:39 2020 " "Info: Processing started: Tue Dec 22 16:46:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pcpu -c pcpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pcpu -c pcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "pcpu EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design \"pcpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Info: Device EP1C3T100A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 59 " "Warning: No exact pin location assignment(s) for 35 pins of 59 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[7\] " "Info: Pin faguanerjiguan\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[7] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[6\] " "Info: Pin faguanerjiguan\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[6] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[5\] " "Info: Pin faguanerjiguan\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[5] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[4\] " "Info: Pin faguanerjiguan\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[4] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[3\] " "Info: Pin faguanerjiguan\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[3] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[2\] " "Info: Pin faguanerjiguan\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[2] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[1\] " "Info: Pin faguanerjiguan\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[1] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faguanerjiguan\[0\] " "Info: Pin faguanerjiguan\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { faguanerjiguan[0] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 792 760 983 808 "faguanerjiguan\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { faguanerjiguan[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[7\] " "Info: Pin aout\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[7] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[6\] " "Info: Pin aout\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[6] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[5\] " "Info: Pin aout\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[5] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[4\] " "Info: Pin aout\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[4] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[3\] " "Info: Pin aout\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[3] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[2\] " "Info: Pin aout\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[2] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[1\] " "Info: Pin aout\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[1] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[0\] " "Info: Pin aout\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aout[0] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 720 480 656 736 "aout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[7\] " "Info: Pin bout\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bout[7] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 736 480 656 752 "bout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[6\] " "Info: Pin bout\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bout[6] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 736 480 656 752 "bout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[5\] " "Info: Pin bout\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bout[5] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 736 480 656 752 "bout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[4\] " "Info: Pin bout\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bout[4] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 736 480 656 752 "bout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[2\] " "Info: Pin bout\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bout[2] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 736 480 656 752 "bout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[1\] " "Info: Pin bout\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bout[1] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 736 480 656 752 "bout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[7\] " "Info: Pin cout\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[7] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[6\] " "Info: Pin cout\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[6] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[5\] " "Info: Pin cout\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[5] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[4\] " "Info: Pin cout\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[4] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[3\] " "Info: Pin cout\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[3] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[2\] " "Info: Pin cout\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[2] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[1\] " "Info: Pin cout\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[1] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[0\] " "Info: Pin cout\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cout[0] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 752 480 656 768 "cout\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ocin\[6\] " "Info: Pin ocin\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ocin[6] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 680 520 688 696 "ocin\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocin[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ocin\[2\] " "Info: Pin ocin\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ocin[2] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 680 520 688 696 "ocin\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocin[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ocin\[1\] " "Info: Pin ocin\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ocin[1] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 680 520 688 696 "ocin\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocin[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ocin\[0\] " "Info: Pin ocin\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ocin[0] } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 680 520 688 696 "ocin\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocin[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clock } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock Global clock in PIN 10 " "Info: Automatically promoted signal \"clock\" to use Global clock in PIN 10" {  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "zjw_SM:inst8\|Q1 Global clock " "Info: Automatically promoted some destinations of signal \"zjw_SM:inst8\|Q1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "zjw_SM:inst8\|Q1 " "Info: Destination \"zjw_SM:inst8\|Q1\" may be non-global or may not use global clock" {  } { { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86 Global clock " "Info: Automatically promoted signal \"zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86\" to use Global clock" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "zjw_fenpingqi:inst6\|sec Global clock " "Info: Automatically promoted signal \"zjw_fenpingqi:inst6\|sec\" to use Global clock" {  } { { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "zjw_xuanzeqi:inst\|OUT1\[7\]~17 Global clock " "Info: Automatically promoted signal \"zjw_xuanzeqi:inst\|OUT1\[7\]~17\" to use Global clock" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "zjw_fenpingqi:inst6\|sec " "Info: Destination \"zjw_fenpingqi:inst6\|sec\" may be non-global or may not use global clock" {  } { { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -152 -200 -32 -136 "reset" "" } { 176 88 136 192 "reset" "" } { 480 120 144 496 "reset" "" } { -32 1216 1264 -16 "reset" "" } { 112 1400 1456 128 "reset" "" } { 344 912 1032 360 "reset" "" } { -160 -32 72 -144 "reset" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "reset " "Info: Pin \"reset\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { reset } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -152 -200 -32 -136 "reset" "" } { 176 88 136 192 "reset" "" } { 480 120 144 496 "reset" "" } { -32 1216 1264 -16 "reset" "" } { 112 1400 1456 128 "reset" "" } { 344 912 1032 360 "reset" "" } { -160 -32 72 -144 "reset" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 4 30 0 " "Info: Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 4 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 6 8 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 9 8 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 12 5 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 memory lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0 -14.909 ns " "Info: Slack time is -14.909 ns between source register \"zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230\" and destination memory \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-11.566 ns + Largest register memory " "Info: + Largest register to memory requirement is -11.566 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.332 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to destination register is 8.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns zjw_fenpingqi:inst6\|sec 2 REG Unassigned 153 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 153; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.633 ns) + CELL(0.722 ns) 8.332 ns lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(4.633 ns) + CELL(0.722 ns) = 8.332 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { zjw_fenpingqi:inst6|sec lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.126 ns ( 37.52 % ) " "Info: Total cell delay = 3.126 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.206 ns ( 62.48 % ) " "Info: Total interconnect delay = 5.206 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.332 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to destination register is 8.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns zjw_fenpingqi:inst6\|sec 2 REG Unassigned 153 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 153; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.633 ns) + CELL(0.722 ns) 8.332 ns lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(4.633 ns) + CELL(0.722 ns) = 8.332 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { zjw_fenpingqi:inst6|sec lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.126 ns ( 37.52 % ) " "Info: Total cell delay = 3.126 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.206 ns ( 62.48 % ) " "Info: Total interconnect delay = 5.206 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 19.346 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to source register is 19.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns zjw_fenpingqi:inst6\|sec 2 REG Unassigned 153 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 153; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.709 ns) + CELL(0.935 ns) 8.621 ns zjw_SM:inst8\|Q1 3 REG Unassigned 44 " "Info: 3: + IC(4.709 ns) + CELL(0.935 ns) = 8.621 ns; Loc. = Unassigned; Fanout = 44; REG Node = 'zjw_SM:inst8\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.644 ns" { zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.471 ns) + CELL(0.935 ns) 13.027 ns zjw_SM:inst11\|Q1 4 REG Unassigned 45 " "Info: 4: + IC(3.471 ns) + CELL(0.935 ns) = 13.027 ns; Loc. = Unassigned; Fanout = 45; REG Node = 'zjw_SM:inst11\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { zjw_SM:inst8|Q1 zjw_SM:inst11|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.114 ns) 14.474 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86 5 COMB Unassigned 10 " "Info: 5: + IC(1.333 ns) + CELL(0.114 ns) = 14.474 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { zjw_SM:inst11|Q1 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.758 ns) + CELL(0.114 ns) 19.346 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 6 REG Unassigned 15 " "Info: 6: + IC(4.758 ns) + CELL(0.114 ns) = 19.346 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.872 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.502 ns ( 23.27 % ) " "Info: Total cell delay = 4.502 ns ( 23.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.844 ns ( 76.73 % ) " "Info: Total interconnect delay = 14.844 ns ( 76.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 20.305 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to source register is 20.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns zjw_fenpingqi:inst6\|sec 2 REG Unassigned 153 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 153; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.709 ns) + CELL(0.935 ns) 8.621 ns zjw_SM:inst8\|Q1 3 REG Unassigned 44 " "Info: 3: + IC(4.709 ns) + CELL(0.935 ns) = 8.621 ns; Loc. = Unassigned; Fanout = 44; REG Node = 'zjw_SM:inst8\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.644 ns" { zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.471 ns) + CELL(0.935 ns) 13.027 ns zjw_IR:inst14\|Q\[6\] 4 REG Unassigned 12 " "Info: 4: + IC(3.471 ns) + CELL(0.935 ns) = 13.027 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'zjw_IR:inst14\|Q\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] } "NODE_NAME" } } { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.292 ns) 14.779 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~85 5 COMB Unassigned 1 " "Info: 5: + IC(1.460 ns) + CELL(0.292 ns) = 14.779 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~85'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { zjw_IR:inst14|Q[6] zjw_ALU_yiweiluoji:inst20|ZZ[8]~85 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 15.433 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86 6 COMB Unassigned 10 " "Info: 6: + IC(0.212 ns) + CELL(0.442 ns) = 15.433 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[8]~85 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.758 ns) + CELL(0.114 ns) 20.305 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 7 REG Unassigned 15 " "Info: 7: + IC(4.758 ns) + CELL(0.114 ns) = 20.305 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.872 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.122 ns ( 25.23 % ) " "Info: Total cell delay = 5.122 ns ( 25.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.183 ns ( 74.77 % ) " "Info: Total interconnect delay = 15.183 ns ( 74.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns   " "Info:   Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 141 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.343 ns - Longest register memory " "Info: - Longest register to memory delay is 3.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 1 REG Unassigned 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.114 ns) 1.347 ns lpm_ram_io:inst3\|datatri\[5\]~13 2 COMB Unassigned 4 " "Info: 2: + IC(1.233 ns) + CELL(0.114 ns) = 1.347 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'lpm_ram_io:inst3\|datatri\[5\]~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[5]~13 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.356 ns) 3.343 ns lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(1.640 ns) + CELL(0.356 ns) = 3.343 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { lpm_ram_io:inst3|datatri[5]~13 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.470 ns ( 14.06 % ) " "Info: Total cell delay = 0.470 ns ( 14.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.873 ns ( 85.94 % ) " "Info: Total interconnect delay = 2.873 ns ( 85.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[5]~13 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[5]~13 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.343 ns register memory " "Info: Estimated most critical path is register to memory delay of 3.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 1 REG LAB_X16_Y7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X16_Y7; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.114 ns) 1.347 ns lpm_ram_io:inst3\|datatri\[5\]~13 2 COMB LAB_X16_Y6 4 " "Info: 2: + IC(1.233 ns) + CELL(0.114 ns) = 1.347 ns; Loc. = LAB_X16_Y6; Fanout = 4; COMB Node = 'lpm_ram_io:inst3\|datatri\[5\]~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[5]~13 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.356 ns) 3.343 ns lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0 3 MEM M4K_X13_Y7 1 " "Info: 3: + IC(1.640 ns) + CELL(0.356 ns) = 3.343 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a5~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { lpm_ram_io:inst3|datatri[5]~13 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.470 ns ( 14.06 % ) " "Info: Total cell delay = 0.470 ns ( 14.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.873 ns ( 85.94 % ) " "Info: Total interconnect delay = 2.873 ns ( 85.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[5]~13 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 933 " "Info: 1 (of 933) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 22 16:46:40 2020 " "Info: Processing ended: Tue Dec 22 16:46:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
