{"vcs1":{"timestamp_begin":1681675027.456719813, "rt":1.02, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681675028.509562368, "rt":1.25, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681675029.782095848, "rt":1.04, "ut":0.07, "st":0.41}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681675027.163994489}
{"VCS_COMP_START_TIME": 1681675027.163994489}
{"VCS_COMP_END_TIME": 1681675031.635826756}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
