ARM GAS  /tmp/ccRepLfZ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_timebase_tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_InitTick,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_InitTick
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_InitTick:
  25              	.LVL0:
  26              	.LFB65:
  27              		.file 1 "Core/Src/stm32f1xx_hal_timebase_tim.c"
   1:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
   3:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @file    stm32f1xx_hal_timebase_TIM.c
   5:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @attention
   8:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
   9:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
  12:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
  17:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  19:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  21:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal.h"
  23:Core/Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal_tim.h"
  24:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  25:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  26:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  27:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim7;
  30:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
  31:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
ARM GAS  /tmp/ccRepLfZ.s 			page 2


  32:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  33:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
  34:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM7 as a time base source.
  35:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated
  36:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         Tick interrupt priority.
  37:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  38:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  39:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  40:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval HAL status
  41:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  42:Core/Src/stm32f1xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  43:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
  28              		.loc 1 43 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 43 1 is_stmt 0 view .LVU1
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              		.cfi_def_cfa_offset 40
  38 0004 0146     		mov	r1, r0
  44:Core/Src/stm32f1xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  39              		.loc 1 44 3 is_stmt 1 view .LVU2
  45:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwTimclock = 0;
  40              		.loc 1 45 3 view .LVU3
  41              	.LVL1:
  46:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue = 0;
  42              		.loc 1 46 3 view .LVU4
  47:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  43              		.loc 1 47 3 view .LVU5
  48:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /*Configure the TIM7 IRQ priority */
  49:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
  44              		.loc 1 49 3 view .LVU6
  45 0006 0022     		movs	r2, #0
  46 0008 3720     		movs	r0, #55
  47              	.LVL2:
  48              		.loc 1 49 3 is_stmt 0 view .LVU7
  49 000a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  50              	.LVL3:
  50:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  51:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable the TIM7 global Interrupt */
  52:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_NVIC_EnableIRQ(TIM7_IRQn);
  51              		.loc 1 52 3 is_stmt 1 view .LVU8
  52 000e 3720     		movs	r0, #55
  53 0010 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  54              	.LVL4:
  53:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM7 clock */
  54:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_RCC_TIM7_CLK_ENABLE();
  55              		.loc 1 54 3 view .LVU9
  56              	.LBB2:
  57              		.loc 1 54 3 view .LVU10
  58              		.loc 1 54 3 view .LVU11
  59 0014 154B     		ldr	r3, .L6
  60 0016 DA69     		ldr	r2, [r3, #28]
  61 0018 42F02002 		orr	r2, r2, #32
ARM GAS  /tmp/ccRepLfZ.s 			page 3


  62 001c DA61     		str	r2, [r3, #28]
  63              		.loc 1 54 3 view .LVU12
  64 001e DB69     		ldr	r3, [r3, #28]
  65 0020 03F02003 		and	r3, r3, #32
  66 0024 0193     		str	r3, [sp, #4]
  67              		.loc 1 54 3 view .LVU13
  68 0026 019B     		ldr	r3, [sp, #4]
  69              	.LBE2:
  70              		.loc 1 54 3 view .LVU14
  55:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  56:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Get clock configuration */
  57:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  71              		.loc 1 57 3 view .LVU15
  72 0028 02A9     		add	r1, sp, #8
  73 002a 03A8     		add	r0, sp, #12
  74 002c FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  75              	.LVL5:
  58:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  59:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute TIM7 clock */
  60:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  76              		.loc 1 60 3 view .LVU16
  77              		.loc 1 60 18 is_stmt 0 view .LVU17
  78 0030 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
  79              	.LVL6:
  80              		.loc 1 60 14 view .LVU18
  81 0034 4300     		lsls	r3, r0, #1
  82              	.LVL7:
  61:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  62:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
  83              		.loc 1 62 3 is_stmt 1 view .LVU19
  84              		.loc 1 62 46 is_stmt 0 view .LVU20
  85 0036 0E48     		ldr	r0, .L6+4
  86 0038 A0FB0323 		umull	r2, r3, r0, r3
  87              	.LVL8:
  88              		.loc 1 62 46 view .LVU21
  89 003c 9B0C     		lsrs	r3, r3, #18
  90              		.loc 1 62 20 view .LVU22
  91 003e 013B     		subs	r3, r3, #1
  92              	.LVL9:
  63:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  64:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIM7 */
  65:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim7.Instance = TIM7;
  93              		.loc 1 65 3 is_stmt 1 view .LVU23
  94              		.loc 1 65 18 is_stmt 0 view .LVU24
  95 0040 0C48     		ldr	r0, .L6+8
  96 0042 0D4A     		ldr	r2, .L6+12
  97 0044 0260     		str	r2, [r0]
  66:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  67:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  68:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  69:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  70:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + ClockDivision = 0
  71:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Counter direction = Up
  72:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  73:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim7.Init.Period = (1000000U / 1000U) - 1U;
  98              		.loc 1 73 3 is_stmt 1 view .LVU25
  99              		.loc 1 73 21 is_stmt 0 view .LVU26
ARM GAS  /tmp/ccRepLfZ.s 			page 4


 100 0046 40F2E732 		movw	r2, #999
 101 004a C260     		str	r2, [r0, #12]
  74:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim7.Init.Prescaler = uwPrescalerValue;
 102              		.loc 1 74 3 is_stmt 1 view .LVU27
 103              		.loc 1 74 24 is_stmt 0 view .LVU28
 104 004c 4360     		str	r3, [r0, #4]
  75:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim7.Init.ClockDivision = 0;
 105              		.loc 1 75 3 is_stmt 1 view .LVU29
 106              		.loc 1 75 28 is_stmt 0 view .LVU30
 107 004e 0023     		movs	r3, #0
 108              	.LVL10:
 109              		.loc 1 75 28 view .LVU31
 110 0050 0361     		str	r3, [r0, #16]
  76:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 111              		.loc 1 76 3 is_stmt 1 view .LVU32
 112              		.loc 1 76 26 is_stmt 0 view .LVU33
 113 0052 8360     		str	r3, [r0, #8]
  77:Core/Src/stm32f1xx_hal_timebase_tim.c ****   if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 114              		.loc 1 77 3 is_stmt 1 view .LVU34
 115              		.loc 1 77 6 is_stmt 0 view .LVU35
 116 0054 FFF7FEFF 		bl	HAL_TIM_Base_Init
 117              	.LVL11:
 118              		.loc 1 77 5 view .LVU36
 119 0058 18B1     		cbz	r0, .L5
  78:Core/Src/stm32f1xx_hal_timebase_tim.c ****   {
  79:Core/Src/stm32f1xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  80:Core/Src/stm32f1xx_hal_timebase_tim.c ****     return HAL_TIM_Base_Start_IT(&htim7);
  81:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
  82:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  83:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Return function status */
  84:Core/Src/stm32f1xx_hal_timebase_tim.c ****   return HAL_ERROR;
 120              		.loc 1 84 10 view .LVU37
 121 005a 0120     		movs	r0, #1
 122              	.L2:
  85:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 123              		.loc 1 85 1 view .LVU38
 124 005c 09B0     		add	sp, sp, #36
 125              		.cfi_remember_state
 126              		.cfi_def_cfa_offset 4
 127              		@ sp needed
 128 005e 5DF804FB 		ldr	pc, [sp], #4
 129              	.L5:
 130              		.cfi_restore_state
  80:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
 131              		.loc 1 80 5 is_stmt 1 view .LVU39
  80:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
 132              		.loc 1 80 12 is_stmt 0 view .LVU40
 133 0062 0448     		ldr	r0, .L6+8
 134 0064 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 135              	.LVL12:
 136 0068 F8E7     		b	.L2
 137              	.L7:
 138 006a 00BF     		.align	2
 139              	.L6:
 140 006c 00100240 		.word	1073876992
 141 0070 83DE1B43 		.word	1125899907
 142 0074 00000000 		.word	htim7
ARM GAS  /tmp/ccRepLfZ.s 			page 5


 143 0078 00140040 		.word	1073746944
 144              		.cfi_endproc
 145              	.LFE65:
 147              		.section	.text.HAL_SuspendTick,"ax",%progbits
 148              		.align	1
 149              		.global	HAL_SuspendTick
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 153              		.fpu softvfp
 155              	HAL_SuspendTick:
 156              	.LFB66:
  86:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  87:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
  88:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
  89:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM7 update interrupt.
  90:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
  91:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
  92:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  93:Core/Src/stm32f1xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
  94:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
 157              		.loc 1 94 1 is_stmt 1 view -0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		@ link register save eliminated.
  95:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Disable TIM7 update Interrupt */
  96:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim7, TIM_IT_UPDATE);
 162              		.loc 1 96 3 view .LVU42
 163 0000 034B     		ldr	r3, .L9
 164 0002 1A68     		ldr	r2, [r3]
 165 0004 D368     		ldr	r3, [r2, #12]
 166 0006 23F00103 		bic	r3, r3, #1
 167 000a D360     		str	r3, [r2, #12]
  97:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 168              		.loc 1 97 1 is_stmt 0 view .LVU43
 169 000c 7047     		bx	lr
 170              	.L10:
 171 000e 00BF     		.align	2
 172              	.L9:
 173 0010 00000000 		.word	htim7
 174              		.cfi_endproc
 175              	.LFE66:
 177              		.section	.text.HAL_ResumeTick,"ax",%progbits
 178              		.align	1
 179              		.global	HAL_ResumeTick
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 183              		.fpu softvfp
 185              	HAL_ResumeTick:
 186              	.LFB67:
  98:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  99:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
 100:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 101:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM7 update interrupt.
 102:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
ARM GAS  /tmp/ccRepLfZ.s 			page 6


 103:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
 104:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
 105:Core/Src/stm32f1xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 106:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
 187              		.loc 1 106 1 is_stmt 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		@ link register save eliminated.
 107:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM7 Update interrupt */
 108:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim7, TIM_IT_UPDATE);
 192              		.loc 1 108 3 view .LVU45
 193 0000 034B     		ldr	r3, .L12
 194 0002 1A68     		ldr	r2, [r3]
 195 0004 D368     		ldr	r3, [r2, #12]
 196 0006 43F00103 		orr	r3, r3, #1
 197 000a D360     		str	r3, [r2, #12]
 109:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 198              		.loc 1 109 1 is_stmt 0 view .LVU46
 199 000c 7047     		bx	lr
 200              	.L13:
 201 000e 00BF     		.align	2
 202              	.L12:
 203 0010 00000000 		.word	htim7
 204              		.cfi_endproc
 205              	.LFE67:
 207              		.comm	htim7,72,4
 208              		.text
 209              	.Letext0:
 210              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 211              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
 212              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 213              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f105xc.h"
 214              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 215              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 216              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 217              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 218              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 219              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccRepLfZ.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_timebase_tim.c
     /tmp/ccRepLfZ.s:16     .text.HAL_InitTick:0000000000000000 $t
     /tmp/ccRepLfZ.s:24     .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/ccRepLfZ.s:140    .text.HAL_InitTick:000000000000006c $d
                            *COM*:0000000000000048 htim7
     /tmp/ccRepLfZ.s:148    .text.HAL_SuspendTick:0000000000000000 $t
     /tmp/ccRepLfZ.s:155    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
     /tmp/ccRepLfZ.s:173    .text.HAL_SuspendTick:0000000000000010 $d
     /tmp/ccRepLfZ.s:178    .text.HAL_ResumeTick:0000000000000000 $t
     /tmp/ccRepLfZ.s:185    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
     /tmp/ccRepLfZ.s:203    .text.HAL_ResumeTick:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK1Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
