[2025-09-15 18:33:26] START suite=spec trace=403.gcc-48B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/403.gcc-48B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2256557 heartbeat IPC: 4.432 cumulative IPC: 4.432 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4485149 cumulative IPC: 4.459 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4485149 cumulative IPC: 4.459 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4485150 heartbeat IPC: 4.487 cumulative IPC: 5 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 7940578 heartbeat IPC: 2.894 cumulative IPC: 2.894 (Simulation time: 00 hr 01 min 58 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 11405071 heartbeat IPC: 2.886 cumulative IPC: 2.89 (Simulation time: 00 hr 02 min 47 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 14823033 heartbeat IPC: 2.926 cumulative IPC: 2.902 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 18276890 heartbeat IPC: 2.895 cumulative IPC: 2.9 (Simulation time: 00 hr 04 min 23 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 21728168 heartbeat IPC: 2.897 cumulative IPC: 2.9 (Simulation time: 00 hr 05 min 12 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 25128820 heartbeat IPC: 2.941 cumulative IPC: 2.906 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 28566534 heartbeat IPC: 2.909 cumulative IPC: 2.907 (Simulation time: 00 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 31984763 heartbeat IPC: 2.925 cumulative IPC: 2.909 (Simulation time: 00 hr 07 min 35 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 35389886 heartbeat IPC: 2.937 cumulative IPC: 2.912 (Simulation time: 00 hr 08 min 25 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 34344267 cumulative IPC: 2.912 (Simulation time: 00 hr 09 min 13 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 34344267 cumulative IPC: 2.912 (Simulation time: 00 hr 09 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/403.gcc-48B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.912 instructions: 100000002 cycles: 34344267
CPU 0 Branch Prediction Accuracy: 99.36% MPKI: 1.427 Average ROB Occupancy at Mispredict: 50.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00037
BRANCH_INDIRECT: 1e-05
BRANCH_CONDITIONAL: 1.42
BRANCH_DIRECT_CALL: 0.00369
BRANCH_INDIRECT_CALL: 0.00011
BRANCH_RETURN: 0.00365


====Backend Stall Breakdown====
ROB_STALL: 2610765
LQ_STALL: 0
SQ_STALL: 2858


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 467.36316
REPLAY_LOAD: 94.60891
NON_REPLAY_LOAD: 1.1845456

== Total ==
ADDR_TRANS: 88799
REPLAY_LOAD: 19111
NON_REPLAY_LOAD: 2502855

== Counts ==
ADDR_TRANS: 190
REPLAY_LOAD: 202
NON_REPLAY_LOAD: 2112924

cpu0->cpu0_STLB TOTAL        ACCESS:      19633 HIT:      17630 MISS:       2003 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      19633 HIT:      17630 MISS:       2003 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 552.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     103743 HIT:      75818 MISS:      27925 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:      87463 HIT:      66346 MISS:      21117 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       3390 HIT:        294 MISS:       3096 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       9028 HIT:       9020 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3862 HIT:        158 MISS:       3704 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 107.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   21607760 HIT:   21607758 MISS:          2 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   21607760 HIT:   21607758 MISS:          2 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 114.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29613974 HIT:   29479056 MISS:     134918 MSHR_MERGE:      40205
cpu0->cpu0_L1D LOAD         ACCESS:   11516521 HIT:   11400281 MISS:     116240 MSHR_MERGE:      28779
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   18093443 HIT:   18078627 MISS:      14816 MSHR_MERGE:      11426
cpu0->cpu0_L1D TRANSLATION  ACCESS:       4010 HIT:        148 MISS:       3862 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 43.84 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   19566937 HIT:   19566937 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   19566937 HIT:   19566937 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26320806 HIT:   26296157 MISS:      24649 MSHR_MERGE:       5016
cpu0->cpu0_DTLB LOAD         ACCESS:   26320806 HIT:   26296157 MISS:      24649 MSHR_MERGE:       5016
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 61.48 cycles
cpu0->LLC TOTAL        ACCESS:      34562 HIT:       7405 MISS:      27157 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      21117 HIT:        398 MISS:      20719 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       3096 HIT:          0 MISS:       3096 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       6645 HIT:       6645 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3704 HIT:        362 MISS:       3342 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 80.81 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          5
  ROW_BUFFER_MISS:      27152
  AVG DBUS CONGESTED CYCLE: 4.7
Channel 0 WQ ROW_BUFFER_HIT:         65
  ROW_BUFFER_MISS:        737
  FULL:          0
Channel 0 REFRESHES ISSUED:       2862
[2025-09-15 18:42:40] END   suite=spec trace=403.gcc-48B (rc=0)
