// Seed: 1837155725
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [-1 : ""] id_9;
  logic id_10;
  assign id_5 = id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd24
) (
    _id_1,
    id_2
);
  input wire id_2;
  input wire _id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire [-1 : id_1] id_4;
  logic id_5 = id_5;
  generate
    for (id_6 = -1; id_4; id_6 = -1) begin : LABEL_0
      logic id_7;
    end
  endgenerate
endmodule
