// Seed: 1685335846
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4(
      id_2 == id_2, id_2, 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_4;
  assign #1 id_3 = 1;
  wire id_5;
  supply1 id_6;
  always @(negedge id_3) begin
    $display(1, 1, id_4, 1, 1'b0, id_6);
    id_3 = 1 - "";
    id_6 = id_3 - 1;
  end
  wire id_7;
  module_0(
      id_4, id_6, id_7
  );
  assign id_4 = id_2;
endmodule
