simulate:
	vcs -V -R -full64 -sverilog +v2k -debug_access +all assertions.sv -l overlapped.log

all:
	make clear;make simulate

clear:
	clear

