#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec  3 18:01:43 2020
# Process ID: 2941
# Current directory: /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1
# Command line: vivado -log cpu_block_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_block_wrapper.tcl
# Log file: /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/cpu_block_wrapper.vds
# Journal file: /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source cpu_block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/ehep/Vivado_Projects/ELM_ALEX_project/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.664 ; gain = 0.000 ; free physical = 362 ; free virtual = 12421
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/ehep/Vivado_Projects/ELM_ALEX_project/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/ehep/Vivado_Projects/ELM_ALEX_project/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Command: synth_design -top cpu_block_wrapper -part xczu4cg-sfvc784-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu4cg'
INFO: [Device 21-403] Loading part xczu4cg-sfvc784-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3110 
WARNING: [Synth 8-2306] macro DLY redefined [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_polarity_check.v:74]
WARNING: [Synth 8-2306] macro DLY redefined [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v:81]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.742 ; gain = 0.000 ; free physical = 194 ; free virtual = 11529
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_block_wrapper' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/hdl/cpu_block_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'cpu_block' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/synth/cpu_block.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1.v:70]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_support' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_support.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33047]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (1#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33047]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_CLOCK_MODULE' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_clock_module.v:68]
	Parameter OUT2_DIVIDE bound to: 10 - type: integer 
	Parameter OUT3_DIVIDE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_ultrascale_tx_userclk' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_ultrascale_tx_userclk.v:62]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 2 - type: integer 
	Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK_DIV bound to: 3'b000 
	Parameter P_USRCLK2_INT_DIV bound to: 1 - type: integer 
	Parameter P_USRCLK2_DIV bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_ultrascale_tx_userclk.v:73]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1251]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (2#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1251]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_ultrascale_tx_userclk.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_ultrascale_tx_userclk.v:128]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_ultrascale_tx_userclk' (3#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_ultrascale_tx_userclk.v:62]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_CLOCK_MODULE' (4#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_clock_module.v:68]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_rst_sync' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b00101 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:554]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:555]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:556]
WARNING: [Synth 8-6014] Unused sequential element stg6_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:596]
WARNING: [Synth 8-6014] Unused sequential element stg7_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:597]
WARNING: [Synth 8-6014] Unused sequential element stg8_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:598]
WARNING: [Synth 8-6014] Unused sequential element stg9_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:599]
WARNING: [Synth 8-6014] Unused sequential element stg10_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:600]
WARNING: [Synth 8-6014] Unused sequential element stg11_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:601]
WARNING: [Synth 8-6014] Unused sequential element stg12_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:602]
WARNING: [Synth 8-6014] Unused sequential element stg13_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:603]
WARNING: [Synth 8-6014] Unused sequential element stg14_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:604]
WARNING: [Synth 8-6014] Unused sequential element stg15_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:605]
WARNING: [Synth 8-6014] Unused sequential element stg16_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:606]
WARNING: [Synth 8-6014] Unused sequential element stg17_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:607]
WARNING: [Synth 8-6014] Unused sequential element stg18_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:608]
WARNING: [Synth 8-6014] Unused sequential element stg19_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:609]
WARNING: [Synth 8-6014] Unused sequential element stg20_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:610]
WARNING: [Synth 8-6014] Unused sequential element stg21_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:611]
WARNING: [Synth 8-6014] Unused sequential element stg22_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element stg23_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element stg24_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:614]
WARNING: [Synth 8-6014] Unused sequential element stg25_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:615]
WARNING: [Synth 8-6014] Unused sequential element stg26_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:616]
WARNING: [Synth 8-6014] Unused sequential element stg27_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:617]
WARNING: [Synth 8-6014] Unused sequential element stg28_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:618]
WARNING: [Synth 8-6014] Unused sequential element stg29_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:619]
WARNING: [Synth 8-6014] Unused sequential element stg30_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:620]
WARNING: [Synth 8-6014] Unused sequential element stg31_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:621]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_rst_sync' (5#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_SUPPORT_RESET_LOGIC' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_support_reset_logic.v:63]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_support_reset_logic.v:91]
INFO: [Synth 8-3936] Found unconnected internal register 'dly_gt_rst_r_reg' and it is trimmed from '20' to '19' bits. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_support_reset_logic.v:132]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_SUPPORT_RESET_LOGIC' (6#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_support_reset_logic.v:63]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_core' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1_core.v:72]
	Parameter SIM_GTXRESET_SPEEDUP bound to: 0 - type: integer 
	Parameter CC_FREQ_FACTOR bound to: 5'b11000 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter wait_for_fifo_wr_rst_busy_value bound to: 6'b100000 
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter BACKWARD_COMP_MODE1 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE2 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_RESET_LOGIC' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_reset_logic.v:63]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_RESET_LOGIC' (7#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_reset_logic.v:63]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_AURORA_LANE' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_aurora_lane.v:74]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_LANE_INIT_SM' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_lane_init_sm.v:69]
	Parameter BEGIN_R_ST bound to: 5'b10000 
	Parameter RST_R_ST bound to: 5'b01000 
	Parameter ALIGN_R_ST bound to: 5'b00100 
	Parameter POLARITY_R_ST bound to: 5'b00010 
	Parameter READY_R_ST bound to: 5'b00001 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (8#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (9#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_cdc_sync' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b010 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:139]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:140]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:143]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:144]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:151]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:152]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:154]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:155]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:156]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_cdc_sync' (10#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_LANE_INIT_SM' (11#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_lane_init_sm.v:69]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_SYM_GEN' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_sym_gen.v:72]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_SYM_GEN' (12#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_sym_gen.v:72]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_SYM_DEC' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_sym_dec.v:73]
	Parameter CC_BTF_SA0 bound to: 16'b0111100010010000 
	Parameter CC_BTF_SA1 bound to: 16'b0111100010000000 
	Parameter NA_IDLE_BTF bound to: 16'b0111100000110000 
	Parameter CHANNEL_BOND_BTF bound to: 16'b0111100001000000 
	Parameter IDLE_BTF bound to: 16'b0111100000010000 
WARNING: [Synth 8-6014] Unused sequential element rxdatavalid_r_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_sym_dec.v:196]
WARNING: [Synth 8-6014] Unused sequential element sync_header_r_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_sym_dec.v:206]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_SYM_DEC' (13#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_sym_dec.v:73]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_ERR_DETECT' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_err_detect.v:68]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_ERR_DETECT' (14#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_err_detect.v:68]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_AURORA_LANE' (15#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_aurora_lane.v:74]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_WRAPPER' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v:66]
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter SEQ_COUNT bound to: 4 - type: integer 
	Parameter wait_for_fifo_wr_rst_busy_value bound to: 6'b100000 
	Parameter TRAVELLING_STAGES bound to: 3'b010 
	Parameter BACKWARD_COMP_MODE1 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE2 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
	Parameter CHAN_BOND_MODE_0 bound to: 2'b00 
	Parameter CHAN_BOND_MODE_1 bound to: 2'b00 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter LOW_WATER_MARK_SLAVE bound to: 13'b0000111000010 
	Parameter LOW_WATER_MARK_MASTER bound to: 13'b0000111000010 
	Parameter HIGH_WATER_MARK_SLAVE bound to: 13'b0000000001000 
	Parameter HIGH_WATER_MARK_MASTER bound to: 13'b0000000001110 
	Parameter SH_CNT_MAX bound to: 16'b1110101001100000 
	Parameter SH_INVALID_CNT_MAX bound to: 16'b0000000000010000 
	Parameter IDLE bound to: 2'b00 
	Parameter ASSERT_RXRESET bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v:347]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v:393]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v:394]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v:395]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v:396]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v:430]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v:431]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v:432]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v:433]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v:434]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v:435]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0' (15#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized1' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b1 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized1' (15#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b00011 
WARNING: [Synth 8-6014] Unused sequential element stg4_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:594]
WARNING: [Synth 8-6014] Unused sequential element stg5_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:595]
WARNING: [Synth 8-6014] Unused sequential element stg6_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:596]
WARNING: [Synth 8-6014] Unused sequential element stg7_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:597]
WARNING: [Synth 8-6014] Unused sequential element stg8_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:598]
WARNING: [Synth 8-6014] Unused sequential element stg9_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:599]
WARNING: [Synth 8-6014] Unused sequential element stg10_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:600]
WARNING: [Synth 8-6014] Unused sequential element stg11_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:601]
WARNING: [Synth 8-6014] Unused sequential element stg12_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:602]
WARNING: [Synth 8-6014] Unused sequential element stg13_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:603]
WARNING: [Synth 8-6014] Unused sequential element stg14_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:604]
WARNING: [Synth 8-6014] Unused sequential element stg15_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:605]
WARNING: [Synth 8-6014] Unused sequential element stg16_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:606]
WARNING: [Synth 8-6014] Unused sequential element stg17_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:607]
WARNING: [Synth 8-6014] Unused sequential element stg18_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:608]
WARNING: [Synth 8-6014] Unused sequential element stg19_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:609]
WARNING: [Synth 8-6014] Unused sequential element stg20_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:610]
WARNING: [Synth 8-6014] Unused sequential element stg21_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:611]
WARNING: [Synth 8-6014] Unused sequential element stg22_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element stg23_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element stg24_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:614]
WARNING: [Synth 8-6014] Unused sequential element stg25_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:615]
WARNING: [Synth 8-6014] Unused sequential element stg26_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:616]
WARNING: [Synth 8-6014] Unused sequential element stg27_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:617]
WARNING: [Synth 8-6014] Unused sequential element stg28_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:618]
WARNING: [Synth 8-6014] Unused sequential element stg29_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:619]
WARNING: [Synth 8-6014] Unused sequential element stg30_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:620]
WARNING: [Synth 8-6014] Unused sequential element stg31_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:621]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0' (15#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b00101 
WARNING: [Synth 8-6014] Unused sequential element stg6_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:596]
WARNING: [Synth 8-6014] Unused sequential element stg7_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:597]
WARNING: [Synth 8-6014] Unused sequential element stg8_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:598]
WARNING: [Synth 8-6014] Unused sequential element stg9_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:599]
WARNING: [Synth 8-6014] Unused sequential element stg10_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:600]
WARNING: [Synth 8-6014] Unused sequential element stg11_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:601]
WARNING: [Synth 8-6014] Unused sequential element stg12_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:602]
WARNING: [Synth 8-6014] Unused sequential element stg13_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:603]
WARNING: [Synth 8-6014] Unused sequential element stg14_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:604]
WARNING: [Synth 8-6014] Unused sequential element stg15_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:605]
WARNING: [Synth 8-6014] Unused sequential element stg16_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:606]
WARNING: [Synth 8-6014] Unused sequential element stg17_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:607]
WARNING: [Synth 8-6014] Unused sequential element stg18_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:608]
WARNING: [Synth 8-6014] Unused sequential element stg19_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:609]
WARNING: [Synth 8-6014] Unused sequential element stg20_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:610]
WARNING: [Synth 8-6014] Unused sequential element stg21_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:611]
WARNING: [Synth 8-6014] Unused sequential element stg22_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element stg23_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element stg24_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:614]
WARNING: [Synth 8-6014] Unused sequential element stg25_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:615]
WARNING: [Synth 8-6014] Unused sequential element stg26_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:616]
WARNING: [Synth 8-6014] Unused sequential element stg27_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:617]
WARNING: [Synth 8-6014] Unused sequential element stg28_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:618]
WARNING: [Synth 8-6014] Unused sequential element stg29_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:619]
WARNING: [Synth 8-6014] Unused sequential element stg30_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:620]
WARNING: [Synth 8-6014] Unused sequential element stg31_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:621]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1' (15#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_MULTI_GT' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_multi_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk.v:62]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
	Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK_DIV bound to: 3'b000 
	Parameter P_USRCLK2_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK2_DIV bound to: 3'b000 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk.v:130]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk' (16#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk.v:62]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_gt' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/synth/cpu_block_aurora_64b66b_0_1_gt.v:62]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_gt_gtwizard_top' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/synth/cpu_block_aurora_64b66b_0_1_gt_gtwizard_top.v:175]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 50.000921 - type: float 
	Parameter C_GT_TYPE bound to: 2 - type: integer 
	Parameter C_GT_REV bound to: 57 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 1 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 0 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000000 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_COMMA_M_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 2 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 5.000000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 250.000000 - type: float 
	Parameter C_RX_SLIDE_MODE bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: float 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 156.250000 - type: float 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 2 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 5.000000 - type: float 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_TX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 250.000000 - type: float 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 78.125000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/synth/cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4.v:143]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FREERUN_FREQUENCY bound to: 50.000921 - type: float 
	Parameter C_GT_REV bound to: 57 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 2 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 5.000000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 2 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000010011100010000 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000001100100 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001011010010101010111 
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_gt_gthe4_channel_wrapper' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/synth/cpu_block_aurora_64b66b_0_1_gt_gthe4_channel_wrapper.v:56]
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gthe4_channel' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ADAPT_CFG0 bound to: 16'b0001000000000000 
	Parameter GTHE4_CHANNEL_ADAPT_CFG1 bound to: 16'b1100100000000000 
	Parameter GTHE4_CHANNEL_ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTHE4_CHANNEL_ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTHE4_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_A_RXTERMINATION bound to: 1'b1 
	Parameter GTHE4_CHANNEL_A_TXDIFFCTRL bound to: 5'b01100 
	Parameter GTHE4_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CAPBYPASS_FORCE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter GTHE4_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CH_HSPMUX bound to: 16'b0011110000111100 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_1 bound to: 16'b0101000011000000 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_2 bound to: 16'b0000000000001010 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL_RSVD0 bound to: 16'b0000000010000000 
	Parameter GTHE4_CHANNEL_CKCAL_RSVD1 bound to: 16'b0000010000000000 
	Parameter GTHE4_CHANNEL_CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_MAX_LAT bound to: 12 - type: integer 
	Parameter GTHE4_CHANNEL_CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter GTHE4_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter GTHE4_CHANNEL_CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter GTHE4_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter GTHE4_CHANNEL_CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CPLL_FBDIV bound to: 2 - type: integer 
	Parameter GTHE4_CHANNEL_CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter GTHE4_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE4_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTHE4_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTHE4_CHANNEL_DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_DELAY_ELEC bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTHE4_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_GEARBOX_MODE bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTHE4_CHANNEL_LPBK_BIAS_CTRL bound to: 3'b100 
	Parameter GTHE4_CHANNEL_LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter GTHE4_CHANNEL_LPBK_IND_CTRL0 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_LPBK_IND_CTRL1 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_LPBK_IND_CTRL2 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_LPBK_RG_CTRL bound to: 4'b1110 
	Parameter GTHE4_CHANNEL_OOBDIVCTL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_OOB_PWRUP bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTHE4_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter GTHE4_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter GTHE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter GTHE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter GTHE4_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter GTHE4_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter GTHE4_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter GTHE4_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter GTHE4_CHANNEL_PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTHE4_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTHE4_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTHE4_CHANNEL_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_PROCESS_PAR bound to: 3'b010 
	Parameter GTHE4_CHANNEL_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RTX_BUF_CML_CTRL bound to: 3'b010 
	Parameter GTHE4_CHANNEL_RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter GTHE4_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_RXBUF_EN bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_THRESH_OVFLW bound to: 57 - type: integer 
	Parameter GTHE4_CHANNEL_RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 3 - type: integer 
	Parameter GTHE4_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000011 
	Parameter GTHE4_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter GTHE4_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2 bound to: 16'b0000001001101001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2_GEN2 bound to: 10'b1001101001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000001001101001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter GTHE4_CHANNEL_RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter GTHE4_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter GTHE4_CHANNEL_RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter GTHE4_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter GTHE4_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG3 bound to: 16'b0000000000000001 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter GTHE4_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter GTHE4_CHANNEL_RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTHE4_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b1010000011100010 
	Parameter GTHE4_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter GTHE4_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTHE4_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter GTHE4_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG1 bound to: 16'b1000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG2 bound to: 16'b0010011000010011 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG3 bound to: 16'b0100000100011100 
	Parameter GTHE4_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_PWR_SAVING bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE4_CHANNEL_RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b1000000000110011 
	Parameter GTHE4_CHANNEL_RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter GTHE4_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTHE4_CHANNEL_RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter GTHE4_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RXGEARBOX_EN bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_GC_CFG bound to: 16'b1000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE4_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTHE4_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTHE4_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXOUT_DIV bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter GTHE4_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTHE4_CHANNEL_RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter GTHE4_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_RXPI_AUTO_BW_SEL_BYPASS bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPI_CFG0 bound to: 16'b0001001100000000 
	Parameter GTHE4_CHANNEL_RXPI_CFG1 bound to: 16'b0000000011111101 
	Parameter GTHE4_CHANNEL_RXPI_LPM bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPI_SEL_LC bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXPI_STARTCODE bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTHE4_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTHE4_CHANNEL_RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTHE4_CHANNEL_RXSLIDE_MODE bound to: OFF - type: string 
	Parameter GTHE4_CHANNEL_RXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0001010101010100 
	Parameter GTHE4_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter GTHE4_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTHE4_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_CM_SEL bound to: 3 - type: integer 
	Parameter GTHE4_CHANNEL_RX_CM_TRIM bound to: 10 - type: integer 
	Parameter GTHE4_CHANNEL_RX_CTLE3_LPF bound to: 8'b11111111 
	Parameter GTHE4_CHANNEL_RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RX_DEGEN_CTRL bound to: 3'b011 
	Parameter GTHE4_CHANNEL_RX_DFELPM_CFG0 bound to: 6 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter GTHE4_CHANNEL_RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RX_DIV2_MODE_B bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_EN_HI_LR bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_EXT_RL_CTRL bound to: 9'b000000000 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter GTHE4_CHANNEL_RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTHE4_CHANNEL_RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE4_CHANNEL_RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter GTHE4_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b1001 
	Parameter GTHE4_CHANNEL_RX_SUM_RESLOAD_CTRL bound to: 4'b0011 
	Parameter GTHE4_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b1010 
	Parameter GTHE4_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter GTHE4_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RX_VREG_CTRL bound to: 3'b101 
	Parameter GTHE4_CHANNEL_RX_VREG_PDB bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter GTHE4_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTHE4_CHANNEL_RX_XMODE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SAS_12G_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTHE4_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTHE4_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTHE4_CHANNEL_SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_SIM_MODE bound to: FAST - type: string 
	Parameter GTHE4_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter GTHE4_CHANNEL_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTHE4_CHANNEL_SRSTMODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TEMPERATURE_PAR bound to: 4'b0010 
	Parameter GTHE4_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000010001 
	Parameter GTHE4_CHANNEL_TERM_RCAL_OVRD bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTHE4_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXBUF_EN bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter GTHE4_CHANNEL_TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTHE4_CHANNEL_TXDRVBIAS_N bound to: 4'b1010 
	Parameter GTHE4_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTHE4_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_TXGEARBOX_EN bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_TXOUT_DIV bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter GTHE4_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter GTHE4_CHANNEL_TXPH_CFG bound to: 16'b0000001100100011 
	Parameter GTHE4_CHANNEL_TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPI_CFG bound to: 16'b0000001111011111 
	Parameter GTHE4_CHANNEL_TXPI_CFG0 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPI_CFG1 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPI_CFG2 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPI_CFG3 bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXPI_CFG4 bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXPI_CFG5 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_LPM bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_PPM bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter GTHE4_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTHE4_CHANNEL_TXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter GTHE4_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter GTHE4_CHANNEL_TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_TX_DEEMPH0 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DEEMPH1 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DEEMPH2 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DEEMPH3 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter GTHE4_CHANNEL_TX_DRVMUX_CTRL bound to: 2 - type: integer 
	Parameter GTHE4_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTHE4_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTHE4_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_FIFO_BYP_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1011111 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1011110 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1011100 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1011010 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1011000 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTHE4_CHANNEL_TX_PHICAL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TX_PHICAL_CFG1 bound to: 16'b0111111000000000 
	Parameter GTHE4_CHANNEL_TX_PHICAL_CFG2 bound to: 16'b0000001000000001 
	Parameter GTHE4_CHANNEL_TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_TX_PI_IBIAS_MID bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_PMA_RSV0 bound to: 16'b0000000000001000 
	Parameter GTHE4_CHANNEL_TX_PREDRV_CTRL bound to: 2 - type: integer 
	Parameter GTHE4_CHANNEL_TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter GTHE4_CHANNEL_TX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter GTHE4_CHANNEL_TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTHE4_CHANNEL_TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTHE4_CHANNEL_TX_RXDETECT_REF bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE4_CHANNEL_TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_SW_MEAS bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TX_VREG_CTRL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TX_VREG_PDB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_VREG_VREFSEL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter GTHE4_CHANNEL_USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter GTHE4_CHANNEL_USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter GTHE4_CHANNEL_USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_EXT_CNTL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter GTHE4_CHANNEL_USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter GTHE4_CHANNEL_USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter GTHE4_CHANNEL_USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter GTHE4_CHANNEL_USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter GTHE4_CHANNEL_USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter GTHE4_CHANNEL_USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter GTHE4_CHANNEL_USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter GTHE4_CHANNEL_USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter GTHE4_CHANNEL_USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTHE4_CHANNEL_USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTHE4_CHANNEL_USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTHE4_CHANNEL_USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_USB_RAW_ELEC bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTHE4_CHANNEL_USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTHE4_CHANNEL_USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTHE4_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_Y_ALL_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPDIR_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSQ_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSX_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLFREQLOCK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_CPLLPD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE4_CHANNEL_CPLLRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPADDR_VAL bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPRST_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_FREQOS_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXP_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRXRESETSEL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESETSEL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_INCPCTRL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0FREQLOCK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1FREQLOCK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX8B10BEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXAFECFOKEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALSTART_VAL bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCCTRL_VAL bound to: 2'b01 
	Parameter GTHE4_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFCNUM_VAL bound to: 4'b1101 
	Parameter GTHE4_CHANNEL_RXDFECFOKFEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFPULSE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKOVREN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b11 
	Parameter GTHE4_CHANNEL_RXEQTRAINING_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTHE4_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXQPIEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXTERMINATION_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTHE4_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TX8B10BEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTHE4_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXDCCFORCESTART_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDCCRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDEEMPH_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDIFFCTRL_VAL bound to: 5'b11000 
	Parameter GTHE4_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSTRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU2LPEXIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU3WAKE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TXMUXDCDEXHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMUXDCDORWREN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXONESZEROS_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTHE4_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMPD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIBIASEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIWEAKPUP_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPDIR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSQ_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSX_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLFREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPRST_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_FREQOS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXP_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_INCPCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXAFECFOKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFCNUM_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFPULSE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKOVREN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXEQTRAINING_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXQPIEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXTERMINATION_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TSTIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDCCFORCESTART_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDCCRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSTRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU2LPEXIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU3WAKE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMUXDCDEXHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMUXDCDORWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXONESZEROS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIBIASEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIWEAKPUP_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTHE4_CHANNEL' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:16854]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b0001000000000000 
	Parameter ADAPT_CFG1 bound to: 16'b1100100000000000 
	Parameter ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0000000000 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_RXTERMINATION bound to: 1'b1 
	Parameter A_TXDIFFCTRL bound to: 5'b01100 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CAPBYPASS_FORCE bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CH_HSPMUX bound to: 16'b0011110000111100 
	Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL1_CFG_1 bound to: 16'b0101000011000000 
	Parameter CKCAL1_CFG_2 bound to: 16'b0000000000001010 
	Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter CKCAL2_CFG_2 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter CKCAL_RSVD0 bound to: 16'b0000000010000000 
	Parameter CKCAL_RSVD1 bound to: 16'b0000010000000000 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 12 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DELAY_ELEC bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00001 
	Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter LPBK_BIAS_CTRL bound to: 3'b100 
	Parameter LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter LPBK_IND_CTRL0 bound to: 3'b000 
	Parameter LPBK_IND_CTRL1 bound to: 3'b000 
	Parameter LPBK_IND_CTRL2 bound to: 3'b000 
	Parameter LPBK_RG_CTRL bound to: 4'b1110 
	Parameter OOBDIVCTL bound to: 2'b00 
	Parameter OOB_PWRUP bound to: 1'b0 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b00 
	Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter PROCESS_PAR bound to: 3'b010 
	Parameter RATE_SW_USE_DRP bound to: 1'b1 
	Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b010 
	Parameter RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 57 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 3 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001101001 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001101001 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000001001101001 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000001 
	Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000011100010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_KH_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_KH_CFG2 bound to: 16'b0010011000010011 
	Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100011100 
	Parameter RXDFE_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_PWR_SAVING bound to: 1'b1 
	Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b1000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: TRUE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b1000000000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_AUTO_BW_SEL_BYPASS bound to: 1'b0 
	Parameter RXPI_CFG0 bound to: 16'b0001001100000000 
	Parameter RXPI_CFG1 bound to: 16'b0000000011111101 
	Parameter RXPI_LPM bound to: 1'b0 
	Parameter RXPI_SEL_LC bound to: 2'b00 
	Parameter RXPI_STARTCODE bound to: 2'b00 
	Parameter RXPI_VREFSEL bound to: 1'b0 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0001010101010100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 3 - type: integer 
	Parameter RX_CM_TRIM bound to: 10 - type: integer 
	Parameter RX_CTLE3_LPF bound to: 8'b11111111 
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DEGEN_CTRL bound to: 3'b011 
	Parameter RX_DFELPM_CFG0 bound to: 6 - type: integer 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 1 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIV2_MODE_B bound to: 1'b0 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter RX_EN_HI_LR bound to: 1'b1 
	Parameter RX_EXT_RL_CTRL bound to: 9'b000000000 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b1001 
	Parameter RX_SUM_RESLOAD_CTRL bound to: 4'b0011 
	Parameter RX_SUM_VCMTUNE bound to: 4'b1010 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter RX_TUNE_AFE_OS bound to: 2'b00 
	Parameter RX_VREG_CTRL bound to: 3'b101 
	Parameter RX_VREG_PDB bound to: 1'b1 
	Parameter RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter RX_XMODE_SEL bound to: 1'b0 
	Parameter SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter SAS_12G_MODE bound to: 1'b0 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter SRSTMODE bound to: 1'b0 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TEMPERATURE_PAR bound to: 4'b0010 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010001 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter TXDRVBIAS_N bound to: 4'b1010 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: TRUE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter TXPH_CFG bound to: 16'b0000001100100011 
	Parameter TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG bound to: 16'b0000001111011111 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b1 
	Parameter TXPI_CFG4 bound to: 1'b1 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_LPM bound to: 1'b0 
	Parameter TXPI_PPM bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPI_VREFSEL bound to: 1'b0 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DEEMPH2 bound to: 6'b000000 
	Parameter TX_DEEMPH3 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_DRVMUX_CTRL bound to: 2 - type: integer 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_FIFO_BYP_EN bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1011111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1011110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1011100 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1011010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1011000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000000000 
	Parameter TX_PHICAL_CFG1 bound to: 16'b0111111000000000 
	Parameter TX_PHICAL_CFG2 bound to: 16'b0000001000000001 
	Parameter TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter TX_PI_IBIAS_MID bound to: 2'b00 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PMA_RSV0 bound to: 16'b0000000000001000 
	Parameter TX_PREDRV_CTRL bound to: 2 - type: integer 
	Parameter TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 4 - type: integer 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter TX_SW_MEAS bound to: 2'b00 
	Parameter TX_VREG_CTRL bound to: 3'b000 
	Parameter TX_VREG_PDB bound to: 1'b0 
	Parameter TX_VREG_VREFSEL bound to: 2'b00 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter USB_EXT_CNTL bound to: 1'b1 
	Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter USB_MODE bound to: 1'b0 
	Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter USB_RAW_ELEC bound to: 1'b0 
	Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter Y_ALL_MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_CHANNEL' (17#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:16854]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gthe4_channel' (18#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_gt_gthe4_channel_wrapper' (19#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/synth/cpu_block_aurora_64b66b_0_1_gt_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v:55]
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 50.000921 - type: float 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0000111110 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_reset_synchronizer' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_reset_synchronizer' (20#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_bit_synchronizer' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:71]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_bit_synchronizer' (21#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:55]
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 50.000921 - type: float 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter DRP_WAIT bound to: 0 - type: integer 
	Parameter DRP_READ bound to: 1 - type: integer 
	Parameter DRP_READ_ACK bound to: 2 - type: integer 
	Parameter DRP_MODIFY bound to: 3 - type: integer 
	Parameter DRP_WRITE bound to: 4 - type: integer 
	Parameter DRP_WRITE_ACK bound to: 5 - type: integer 
	Parameter DRP_DONE bound to: 6 - type: integer 
	Parameter RESET bound to: 0 - type: integer 
	Parameter READ_X0E1 bound to: 1 - type: integer 
	Parameter CHECK_X0E1_STATUS bound to: 2 - type: integer 
	Parameter READ_PROGCLK_SEL bound to: 3 - type: integer 
	Parameter SAVE_PROGCLK_SEL bound to: 4 - type: integer 
	Parameter READ_X079 bound to: 5 - type: integer 
	Parameter CHECK_X079_STATUS bound to: 6 - type: integer 
	Parameter READ_PROGDIV_CFG bound to: 7 - type: integer 
	Parameter SAVE_PROGDIV_CFG bound to: 8 - type: integer 
	Parameter READ_X0E1_BEFORE_PROGCLK_SEL_MOD bound to: 9 - type: integer 
	Parameter MODIFY_PROGCLK_SEL bound to: 10 - type: integer 
	Parameter MODIFY_PROGDIV bound to: 11 - type: integer 
	Parameter MODIFY_TXOUTCLK_SEL bound to: 12 - type: integer 
	Parameter ASSERT_CPLLPD bound to: 13 - type: integer 
	Parameter DEASSERT_CPLLPD bound to: 14 - type: integer 
	Parameter ASSERT_CPLLRESET bound to: 15 - type: integer 
	Parameter DEASSERT_CPLLRESET bound to: 16 - type: integer 
	Parameter WAIT_GTCPLLLOCK bound to: 17 - type: integer 
	Parameter ASSERT_PROGDIVRESET bound to: 18 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE bound to: 19 - type: integer 
	Parameter CHECK_FREQ bound to: 20 - type: integer 
	Parameter RESTORE_READ_X0E1 bound to: 21 - type: integer 
	Parameter RESTORE_READ_X079 bound to: 22 - type: integer 
	Parameter RESTORE_PROGDIV bound to: 23 - type: integer 
	Parameter RESTORE_PROGCLK_SEL bound to: 24 - type: integer 
	Parameter CLEAR_FLAG_x0E1 bound to: 25 - type: integer 
	Parameter CLEAR_FLAG_x079 bound to: 26 - type: integer 
	Parameter WAIT_GTCPLLLOCK2 bound to: 27 - type: integer 
	Parameter ASSERT_PROGDIVRESET2 bound to: 28 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE2 bound to: 29 - type: integer 
	Parameter CAL_FAIL bound to: 30 - type: integer 
	Parameter CAL_DONE bound to: 31 - type: integer 
	Parameter SYNTH_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000001100001101010001 
	Parameter SYNTH_WAIT_CPLLLOCK bound to: 25'b0000000001100001101010001 
	Parameter SYNTH_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000001001110001000 
	Parameter SIM_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000000001001110001000 
	Parameter SIM_WAIT_CPLLLOCK bound to: 25'b0000000000001001110001000 
	Parameter SIM_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000000000111110100 
	Parameter SIM_RESET_SPEEDUP_REG bound to: TRUE - type: string 
	Parameter WAIT_WIDTH_PROGDIVRESET bound to: 5'b11001 
	Parameter WAIT_ASSERT_CPLLRESET bound to: 25'b0000000001100001101010001 
	Parameter WAIT_ASSERT_CPLLPD bound to: 5'b11001 
	Parameter WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000001001110001000 
	Parameter WAIT_CPLLLOCK bound to: 25'b0000000001100001101010001 
	Parameter MOD_PROGCLK_SEL bound to: 2'b10 
	Parameter MOD_PROGDIV_CFG bound to: 16'b1110000001100010 
	Parameter MOD_TXOUTCLK_SEL bound to: 3'b101 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0000111110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_freq_counter' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:55]
	Parameter REVISION bound to: 1 - type: integer 
	Parameter RESET_STATE bound to: 0 - type: integer 
	Parameter MEASURE_STATE bound to: 1 - type: integer 
	Parameter HOLD_STATE bound to: 2 - type: integer 
	Parameter UPDATE_STATE bound to: 3 - type: integer 
	Parameter DONE_STATE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:85]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:86]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:166]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:166]
WARNING: [Synth 8-5788] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_freq_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:190]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_freq_counter' (22#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:55]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:1115]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:1115]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:1080]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx' (23#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_rx' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:55]
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
	Parameter C_FREERUN_FREQUENCY bound to: 50.000921 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_rx' (24#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gte4_drp_arb' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0000111110 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter C_NUM_CLIENTS bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter ARB_START bound to: 4'b0001 
	Parameter ARB_WAIT bound to: 4'b0010 
	Parameter ARB_REPORT bound to: 4'b0100 
	Parameter ARB_INC bound to: 4'b1000 
	Parameter DRP_WAIT bound to: 7'b0000001 
	Parameter DRP_READ bound to: 7'b0000010 
	Parameter DRP_READ_ACK bound to: 7'b0000100 
	Parameter DRP_MODIFY bound to: 7'b0001000 
	Parameter DRP_WRITE bound to: 7'b0010000 
	Parameter DRP_WRITE_ACK bound to: 7'b0100000 
	Parameter DRP_DONE bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gte4_drp_arb' (25#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal' (26#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gthe4_delay_powergood' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:55]
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:87]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:89]
INFO: [Synth 8-226] default block is never used [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:137]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gthe4_delay_powergood' (27#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gtwiz_reset' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
	Parameter P_FREERUN_FREQUENCY bound to: 50.000921 - type: float 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter P_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter P_RX_LINE_RATE bound to: 5.000000 - type: float 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001011010010101010111 
	Parameter ST_RESET_ALL_INIT bound to: 3'b000 
	Parameter ST_RESET_ALL_BRANCH bound to: 3'b001 
	Parameter ST_RESET_ALL_TX_PLL bound to: 3'b010 
	Parameter ST_RESET_ALL_TX_PLL_WAIT bound to: 3'b011 
	Parameter ST_RESET_ALL_RX_DP bound to: 3'b100 
	Parameter ST_RESET_ALL_RX_PLL bound to: 3'b101 
	Parameter ST_RESET_ALL_RX_WAIT bound to: 3'b110 
	Parameter ST_RESET_ALL_DONE bound to: 3'b111 
	Parameter P_TX_PLL_RESET_FREERUN_CYC bound to: 10'b0001100110 
	Parameter ST_RESET_TX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_TX_PLL bound to: 3'b001 
	Parameter ST_RESET_TX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_TX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_TX_WAIT_USERRDY bound to: 3'b100 
	Parameter ST_RESET_TX_WAIT_RESETDONE bound to: 3'b101 
	Parameter ST_RESET_TX_IDLE bound to: 3'b110 
	Parameter P_RX_PLL_RESET_FREERUN_CYC bound to: 10'b0001100110 
	Parameter ST_RESET_RX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_RX_PLL bound to: 3'b001 
	Parameter ST_RESET_RX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_RX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_RX_WAIT_CDR bound to: 3'b100 
	Parameter ST_RESET_RX_WAIT_USERRDY bound to: 3'b101 
	Parameter ST_RESET_RX_WAIT_RESETDONE bound to: 3'b110 
	Parameter ST_RESET_RX_IDLE bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer' (28#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gtwiz_reset' (29#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gtwiz_userdata_tx' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
	Parameter P_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter P_TX_DATA_ENCODING bound to: 2 - type: integer 
	Parameter P_TOTAL_NUMBER_OF_CHANNELS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gtwiz_userdata_tx' (30#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gtwiz_userdata_rx' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
	Parameter P_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_RX_DATA_DECODING bound to: 2 - type: integer 
	Parameter P_TOTAL_NUMBER_OF_CHANNELS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gtwiz_userdata_rx' (31#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4' (32#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/synth/cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4.v:143]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_gt_gtwizard_top' (33#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/synth/cpu_block_aurora_64b66b_0_1_gt_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_gt' (34#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/synth/cpu_block_aurora_64b66b_0_1_gt.v:62]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_MULTI_GT' (35#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_multi_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_common_reset_cbcc' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_common_reset_cbcc.v:63]
	Parameter dbg_srst_high_period bound to: 4'b1011 
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_rst_sync__parameterized2' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b01011 
WARNING: [Synth 8-6014] Unused sequential element stg12_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:602]
WARNING: [Synth 8-6014] Unused sequential element stg13_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:603]
WARNING: [Synth 8-6014] Unused sequential element stg14_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:604]
WARNING: [Synth 8-6014] Unused sequential element stg15_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:605]
WARNING: [Synth 8-6014] Unused sequential element stg16_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:606]
WARNING: [Synth 8-6014] Unused sequential element stg17_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:607]
WARNING: [Synth 8-6014] Unused sequential element stg18_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:608]
WARNING: [Synth 8-6014] Unused sequential element stg19_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:609]
WARNING: [Synth 8-6014] Unused sequential element stg20_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:610]
WARNING: [Synth 8-6014] Unused sequential element stg21_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:611]
WARNING: [Synth 8-6014] Unused sequential element stg22_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element stg23_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element stg24_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:614]
WARNING: [Synth 8-6014] Unused sequential element stg25_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:615]
WARNING: [Synth 8-6014] Unused sequential element stg26_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:616]
WARNING: [Synth 8-6014] Unused sequential element stg27_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:617]
WARNING: [Synth 8-6014] Unused sequential element stg28_reg was removed.  [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:618]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_rst_sync__parameterized2' (35#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_rst_sync__parameterized3' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b10101 
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_rst_sync__parameterized3' (35#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_rst_sync__parameterized4' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b01001 
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_rst_sync__parameterized4' (35#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_rst_sync__parameterized5' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b11111 
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_rst_sync__parameterized5' (35#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:539]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_common_reset_cbcc' (36#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_common_reset_cbcc.v:63]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_common_logic_cbcc' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_common_logic_cbcc.v:63]
	Parameter BACKWARD_COMP_MODE1 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_common_logic_cbcc' (37#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_common_logic_cbcc.v:63]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_SCRAMBLER_64B66B' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_64b66b_scrambler.v:63]
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_SCRAMBLER_64B66B' (38#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_64b66b_scrambler.v:63]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized2' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized2' (38#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_DESCRAMBLER_64B66B' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_64b66b_descrambler.v:62]
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_DESCRAMBLER_64B66B' (39#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_64b66b_descrambler.v:62]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_BLOCK_SYNC_SM' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_block_sync_sm.v:63]
	Parameter SH_CNT_MAX bound to: 16'b1110101001100000 
	Parameter SH_INVALID_CNT_MAX bound to: 16'b0000000000010000 
	Parameter BEGIN_R_ST bound to: 6'b100000 
	Parameter TEST_SH_ST bound to: 6'b010000 
	Parameter SH_VALID_ST bound to: 6'b001000 
	Parameter SH_INVALID_ST bound to: 6'b000100 
	Parameter SLIP_R_ST bound to: 6'b000010 
	Parameter SYNC_DONE_R_ST bound to: 6'b000001 
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_BLOCK_SYNC_SM' (40#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_block_sync_sm.v:63]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_CLOCK_CORRECTION_CHANNEL_BONDING' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cbcc_gtx_6466.v:71]
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter wait_for_fifo_wr_rst_busy_value bound to: 6'b100000 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter LOW_WATER_MARK bound to: 13'b0000111000010 
	Parameter HIGH_WATER_MARK bound to: 13'b0000000001110 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
	Parameter CH_BOND_MAX_SKEW bound to: 2'b10 
	Parameter CH_BOND_MODE bound to: 2'b00 
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter CC_CHARACTER bound to: 16'b0111100010000000 
	Parameter CB_CHARACTER bound to: 16'b0111100001000000 
	Parameter IDLE_CHARACTER bound to: 16'b0111100000010000 
	Parameter NA_CHARACTER bound to: 16'b0111100000110000 
INFO: [Synth 8-638] synthesizing module 'cpu_block_aurora_64b66b_0_1_fifo_gen_master' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_1/synth/cpu_block_aurora_64b66b_0_1_fifo_gen_master.vhd:79]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 72 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 72 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 8 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 450 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 449 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_4' declared at '/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/1f5a/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38586' bound to instance 'U0' of component 'fifo_generator_v13_2_4' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_1/synth/cpu_block_aurora_64b66b_0_1_fifo_gen_master.vhd:549]
INFO: [Synth 8-256] done synthesizing module 'cpu_block_aurora_64b66b_0_1_fifo_gen_master' (50#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_1/synth/cpu_block_aurora_64b66b_0_1_fifo_gen_master.vhd:79]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized3' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b1 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized3' (50#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cdc_sync.v:105]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_CLOCK_CORRECTION_CHANNEL_BONDING' (51#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_cbcc_gtx_6466.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v:1267]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_WRAPPER' (52#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/example_design/gt/cpu_block_aurora_64b66b_0_1_wrapper.v:66]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_GLOBAL_LOGIC' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_global_logic.v:68]
	Parameter INTER_CB_GAP bound to: 5'b01001 
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_CHANNEL_INIT_SM' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_channel_init_sm.v:80]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_channel_init_sm.v:152]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_channel_init_sm.v:169]
INFO: [Synth 8-6157] synthesizing module 'FD' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13423]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FD' (53#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13423]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_CHANNEL_INIT_SM' (54#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_channel_init_sm.v:80]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_CHANNEL_BOND_GEN' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_ch_bond_code_gen.v:75]
	Parameter INTER_CB_GAP bound to: 5'b01001 
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_CHANNEL_BOND_GEN' (55#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_ch_bond_code_gen.v:75]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_CHANNEL_ERR_DETECT' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_channel_err_detect.v:73]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_CHANNEL_ERR_DETECT' (56#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_channel_err_detect.v:73]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_GLOBAL_LOGIC' (57#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_global_logic.v:68]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_AXI_TO_LL' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_axi_to_ll.v:64]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter BC bound to: 8 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_AXI_TO_LL' (58#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_axi_to_ll.v:64]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_LL_TO_AXI' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_ll_to_axi.v:64]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter BC bound to: 8 - type: integer 
	Parameter REM_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_LL_TO_AXI' (59#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_ll_to_axi.v:64]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_TX_STREAM' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_tx_stream.v:70]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_TX_STREAM_DATAPATH' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_tx_stream_datapath.v:69]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_TX_STREAM_DATAPATH' (60#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_tx_stream_datapath.v:69]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_TX_STREAM_CONTROL_SM' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_tx_stream_control_sm.v:72]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_TX_STREAM_CONTROL_SM' (61#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_tx_stream_control_sm.v:72]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_TX_STREAM' (62#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_tx_stream.v:70]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_RX_STREAM' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_rx_stream.v:69]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_RX_STREAM_DATAPATH' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_rx_stream_datapath.v:69]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_RX_STREAM_DATAPATH' (63#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_rx_stream_datapath.v:69]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_RX_STREAM' (64#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_rx_stream.v:69]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_aurora_64b66b_0_1_STANDARD_CC_MODULE' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_standard_cc_module.v:71]
	Parameter CC_FREQ_FACTOR1 bound to: 5'b01101 
	Parameter CC_FREQ_FACTOR2 bound to: 5'b10000 
	Parameter CC_FREQ_FACTOR bound to: 5'b11000 
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_STANDARD_CC_MODULE' (65#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_standard_cc_module.v:71]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_core' (66#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1_core.v:72]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1_support' (67#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1/src/cpu_block_aurora_64b66b_0_1_support.v:69]
INFO: [Synth 8-6155] done synthesizing module 'cpu_block_aurora_64b66b_0_1' (68#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1.v:70]
WARNING: [Synth 8-7023] instance 'aurora_64b66b_0' of module 'cpu_block_aurora_64b66b_0_1' has 37 connections declared, but only 31 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/synth/cpu_block.v:228]
INFO: [Synth 8-638] synthesizing module 'cpu_block_axi_bram_ctrl_0_0' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_axi_bram_ctrl_0_0/synth/cpu_block_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31356' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_axi_bram_ctrl_0_0/synth/cpu_block_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31527]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30526]
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (69#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (70#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-226] default block is never used [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25502]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_NARROW_BURST_CNT_LEN bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12168]
INFO: [Synth 8-226] default block is never used [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12207]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (71#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (72#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (73#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (74#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (75#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (76#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (77#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30019]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15207]
INFO: [Synth 8-226] default block is never used [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16131]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (78#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (79#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (80#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30526]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (81#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31527]
INFO: [Synth 8-256] done synthesizing module 'cpu_block_axi_bram_ctrl_0_0' (82#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_axi_bram_ctrl_0_0/synth/cpu_block_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'cpu_block_axi_bram_ctrl_1_0' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_axi_bram_ctrl_1_0/synth/cpu_block_axi_bram_ctrl_1_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31356' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_axi_bram_ctrl_1_0/synth/cpu_block_axi_bram_ctrl_1_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'cpu_block_axi_bram_ctrl_1_0' (83#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_axi_bram_ctrl_1_0/synth/cpu_block_axi_bram_ctrl_1_0.vhd:104]
INFO: [Synth 8-6157] synthesizing module 'cpu_block_axi_chip2chip_0_0' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_axi_chip2chip_0_0/synth/cpu_block_axi_chip2chip_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 56 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 128 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 56 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 256 - type: integer 
	Parameter FIFO_SIZE bound to: 14336 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 8 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 126 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 8 - type: integer 
	Parameter PF_THRESH_MAX bound to: 251 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 251 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 9 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 9 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 14336 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 56 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 56 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 56 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 56 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 56 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 56 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 56 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 56 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 56 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 56 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 56 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 56 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 56 - type: integer 
	Parameter rstb_loop_iter bound to: 56 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 56 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (91#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (92#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (93#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (93#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (93#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (93#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (94#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (95#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1572]
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1578]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (96#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (97#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (97#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (97#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (97#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (98#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (99#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized0' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 384 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 37888 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 9 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 382 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 8 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 37888 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 74 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 74 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 74 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 74 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 74 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 74 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 74 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 74 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 74 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 76 - type: integer 
	Parameter rstb_loop_iter bound to: 76 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (101#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (101#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized1' (101#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized3' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized3' (101#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (101#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (101#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (101#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (101#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized0' (101#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 68 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 384 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 68 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 34816 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 9 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 382 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 8 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 34816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 68 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 68 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 68 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 68 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 68 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 68 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 68 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 68 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 68 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 68 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 68 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 68 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 68 - type: integer 
	Parameter rstb_loop_iter bound to: 68 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 68 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (101#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (101#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized1' (101#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 3 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 128 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 3 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 256 - type: integer 
	Parameter FIFO_SIZE bound to: 768 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 2 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 8 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 126 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 8 - type: integer 
	Parameter PF_THRESH_MAX bound to: 251 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 251 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 9 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 9 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 3 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 3 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 3 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 3 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 3 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 3 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 3 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 3 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 3 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 3 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 3 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 3 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 3 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (101#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-7023] instance 'axi_chip2chip_0' of module 'cpu_block_axi_chip2chip_0_0' has 46 connections declared, but only 44 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/synth/cpu_block.v:342]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 21'b000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 21'b000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-7023] instance 'auto_ds' of module 'cpu_block_auto_ds_0' has 72 connections declared, but only 68 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/synth/cpu_block.v:2129]
WARNING: [Synth 8-7023] instance 'auto_ds' of module 'cpu_block_auto_ds_1' has 72 connections declared, but only 68 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/synth/cpu_block.v:2479]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 38 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 37 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 0 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 38 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 37 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 85 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 51 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'cpu_block_auto_us_0' has 76 connections declared, but only 74 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/synth/cpu_block.v:2845]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000001000000000010000000000000000000000000000000000000000000000000000100000000001000000010000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000010100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000001000000000010000000000000000000000000000000000000000000000000000100000000001000000010000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000001000000000010000000011111111111100000000000000000000000000000000100000000001000000011111111111110000000000000000000000000000000010000000000011111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000100 
	Parameter C_R_ISSUE_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000100 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 72 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 72 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 128'b11111111111111111111111111111111000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 128'b11111111111111111111111111111111000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000001000000000010000000000000000000000000000000000000000000000000000100000000001000000010000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000001000000000010000000011111111111100000000000000000000000000000000100000000001000000011111111111110000000000000000000000000000000010000000000011111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 3'b111 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 69 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000001000000000010000000000000000000000000000000000000000000000000000100000000001000000010000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000001000000000010000000011111111111100000000000000000000000000000000100000000001000000011111111111110000000000000000000000000000000010000000000011111111111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000001000000010000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000001000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 69 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000001000000000010000000000000000000000000000000000000000000000000000100000000001000000010000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000001000000000010000000011111111111100000000000000000000000000000000100000000001000000011111111111110000000000000000000000000000000010000000000011111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 3'b111 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 4 - type: integer 
	Parameter C_MESG_WIDTH bound to: 72 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'cpu_block_blk_mem_gen_0_0' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_blk_mem_gen_0_0/synth/cpu_block_blk_mem_gen_0_0.vhd:72]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.171616 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_blk_mem_gen_0_0/synth/cpu_block_blk_mem_gen_0_0.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'cpu_block_blk_mem_gen_0_0' (174#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_blk_mem_gen_0_0/synth/cpu_block_blk_mem_gen_0_0.vhd:72]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'cpu_block_blk_mem_gen_0_0' has 8 connections declared, but only 7 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/synth/cpu_block.v:522]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 76.250000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.312000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 21.125000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 7 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-3848] Net gpi[15] in module/entity gpio_split does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/new/gpio_split.v:56]
WARNING: [Synth 8-3848] Net gpi[14] in module/entity gpio_split does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/new/gpio_split.v:56]
WARNING: [Synth 8-3848] Net gpi[13] in module/entity gpio_split does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/new/gpio_split.v:56]
WARNING: [Synth 8-3848] Net gpi[12] in module/entity gpio_split does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/new/gpio_split.v:56]
WARNING: [Synth 8-3848] Net gpi[11] in module/entity gpio_split does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/new/gpio_split.v:56]
WARNING: [Synth 8-3848] Net gpi[10] in module/entity gpio_split does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/new/gpio_split.v:56]
WARNING: [Synth 8-3848] Net gpi[9] in module/entity gpio_split does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/new/gpio_split.v:56]
WARNING: [Synth 8-3848] Net gpi[8] in module/entity gpio_split does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/new/gpio_split.v:56]
WARNING: [Synth 8-3848] Net gpi[7] in module/entity gpio_split does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/new/gpio_split.v:56]
WARNING: [Synth 8-3848] Net gpi[6] in module/entity gpio_split does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/new/gpio_split.v:56]
WARNING: [Synth 8-3848] Net gpi[5] in module/entity gpio_split does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/new/gpio_split.v:56]
WARNING: [Synth 8-3848] Net gpi[4] in module/entity gpio_split does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/new/gpio_split.v:56]
WARNING: [Synth 8-3848] Net gpi[3] in module/entity gpio_split does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/new/gpio_split.v:56]
WARNING: [Synth 8-3848] Net gpi[2] in module/entity gpio_split does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/new/gpio_split.v:56]
WARNING: [Synth 8-3848] Net gpi[1] in module/entity gpio_split does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/new/gpio_split.v:56]
WARNING: [Synth 8-7023] instance 'gpio_split_0' of module 'cpu_block_gpio_split_0_0' has 26 connections declared, but only 24 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/synth/cpu_block.v:539]
INFO: [Synth 8-638] synthesizing module 'cpu_block_proc_sys_reset_0_0' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_proc_sys_reset_0_0/synth/cpu_block_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_proc_sys_reset_0_0/synth/cpu_block_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (185#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (186#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (187#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (188#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (189#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'cpu_block_proc_sys_reset_0_0' (190#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_proc_sys_reset_0_0/synth/cpu_block_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpu_block_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/synth/cpu_block.v:564]
INFO: [Synth 8-638] synthesizing module 'cpu_block_util_ds_buf_0_0' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/synth/cpu_block_util_ds_buf_0_0.vhd:65]
	Parameter C_BUF_TYPE bound to: IOBUF - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/synth/cpu_block_util_ds_buf_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/util_ds_buf.vhd:131]
	Parameter C_BUF_TYPE bound to: IOBUF - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_I' to cell 'IOBUF' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/util_ds_buf.vhd:300]
WARNING: [Synth 8-3848] Net IBUF_OUT in module/entity util_ds_buf does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/util_ds_buf.vhd:81]
WARNING: [Synth 8-3848] Net IBUF_DS_ODIV2 in module/entity util_ds_buf does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/util_ds_buf.vhd:82]
WARNING: [Synth 8-3848] Net OBUF_DS_P in module/entity util_ds_buf does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/util_ds_buf.vhd:87]
WARNING: [Synth 8-3848] Net OBUF_DS_N in module/entity util_ds_buf does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/util_ds_buf.vhd:88]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/util_ds_buf.vhd:102]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/util_ds_buf.vhd:107]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/util_ds_buf.vhd:112]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/util_ds_buf.vhd:117]
WARNING: [Synth 8-3848] Net BUFG_GT_O in module/entity util_ds_buf does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/util_ds_buf.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (191#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/util_ds_buf.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'cpu_block_util_ds_buf_0_0' (192#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/synth/cpu_block_util_ds_buf_0_0.vhd:65]
INFO: [Synth 8-638] synthesizing module 'cpu_block_util_ds_buf_0_1' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_1/synth/cpu_block_util_ds_buf_0_1.vhd:65]
	Parameter C_BUF_TYPE bound to: IOBUF - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_1/synth/cpu_block_util_ds_buf_0_1.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'cpu_block_util_ds_buf_0_1' (193#1) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_1/synth/cpu_block_util_ds_buf_0_1.vhd:65]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter CONST_VAL bound to: 15 - type: integer 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
	Parameter CONST_VAL bound to: 3 - type: integer 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 4 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_0.v:2283]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_0.v:2284]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_0.v:4613]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_0.v:4614]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_0.v:3803]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_0.v:302]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_0.v:1322]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_0.v:1323]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_0.v:1324]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e does not have driver. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_0.v:1325]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/synth/cpu_block_zynq_ultra_ps_e_0_0.v:268]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'cpu_block_zynq_ultra_ps_e_0_0' has 54 connections declared, but only 48 given [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/synth/cpu_block.v:589]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port dp_audio_ref_clk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port irq_ipi_pl_0
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port irq_ipi_pl_1
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port irq_ipi_pl_2
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port irq_ipi_pl_3
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port saxihp0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port saxihp0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port saxihp1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port saxihp1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port saxihp2_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port saxihp2_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port saxihp3_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port saxihp3_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port saxi_lpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port saxi_lpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_clk[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_clk[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_clk[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_clk[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[5]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[4]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc_in[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e has unconnected port test_adc2_in[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:34 ; elapsed = 00:02:03 . Memory (MB): peak = 2762.070 ; gain = 279.328 ; free physical = 421 ; free virtual = 11444
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:02:04 . Memory (MB): peak = 2773.941 ; gain = 291.199 ; free physical = 460 ; free virtual = 11483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:35 ; elapsed = 00:02:04 . Memory (MB): peak = 2773.941 ; gain = 291.199 ; free physical = 460 ; free virtual = 11483
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_axi_chip2chip_0_0/cpu_block_axi_chip2chip_0_0.xdc] for cell 'cpu_block_i/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_axi_chip2chip_0_0/cpu_block_axi_chip2chip_0_0.xdc] for cell 'cpu_block_i/axi_chip2chip_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_axi_chip2chip_0_0/cpu_block_axi_chip2chip_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_proc_sys_reset_0_0/cpu_block_proc_sys_reset_0_0_board.xdc] for cell 'cpu_block_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_proc_sys_reset_0_0/cpu_block_proc_sys_reset_0_0_board.xdc] for cell 'cpu_block_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_proc_sys_reset_0_0/cpu_block_proc_sys_reset_0_0.xdc] for cell 'cpu_block_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_proc_sys_reset_0_0/cpu_block_proc_sys_reset_0_0.xdc] for cell 'cpu_block_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/cpu_block_zynq_ultra_ps_e_0_0.xdc] for cell 'cpu_block_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/cpu_block_zynq_ultra_ps_e_0_0.xdc] for cell 'cpu_block_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1.xdc] for cell 'cpu_block_i/aurora_64b66b_0/inst'
Finished Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1.xdc] for cell 'cpu_block_i/aurora_64b66b_0/inst'
Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/synth/cpu_block_aurora_64b66b_0_1_gt.xdc] for cell 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst'
Finished Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/synth/cpu_block_aurora_64b66b_0_1_gt.xdc] for cell 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_0/synth/cpu_block_aurora_64b66b_0_1_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_1/cpu_block_aurora_64b66b_0_1_fifo_gen_master.xdc] for cell 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_1/cpu_block_aurora_64b66b_0_1_fifo_gen_master.xdc] for cell 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_clk_wiz_0_0/cpu_block_clk_wiz_0_0_board.xdc] for cell 'cpu_block_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_clk_wiz_0_0/cpu_block_clk_wiz_0_0_board.xdc] for cell 'cpu_block_i/clk_wiz_0/inst'
Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_clk_wiz_0_0/cpu_block_clk_wiz_0_0.xdc] for cell 'cpu_block_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_clk_wiz_0_0/cpu_block_clk_wiz_0_0.xdc] for cell 'cpu_block_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_clk_wiz_0_0/cpu_block_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/cpu_block_util_ds_buf_0_0_board.xdc] for cell 'cpu_block_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_0/cpu_block_util_ds_buf_0_0_board.xdc] for cell 'cpu_block_i/util_ds_buf_0/U0'
Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_1/cpu_block_util_ds_buf_0_1_board.xdc] for cell 'cpu_block_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_util_ds_buf_0_1/cpu_block_util_ds_buf_0_1_board.xdc] for cell 'cpu_block_i/util_ds_buf_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_axi_chip2chip_0_0/cpu_block_axi_chip2chip_0_0_clocks.xdc] for cell 'cpu_block_i/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_axi_chip2chip_0_0/cpu_block_axi_chip2chip_0_0_clocks.xdc] for cell 'cpu_block_i/axi_chip2chip_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_axi_chip2chip_0_0/cpu_block_axi_chip2chip_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1_clocks.xdc] for cell 'cpu_block_i/aurora_64b66b_0/inst'
Finished Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/cpu_block_aurora_64b66b_0_1_clocks.xdc] for cell 'cpu_block_i/aurora_64b66b_0/inst'
Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_1/cpu_block_aurora_64b66b_0_1_fifo_gen_master_clocks.xdc] for cell 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_aurora_64b66b_0_1/ip_1/cpu_block_aurora_64b66b_0_1_fifo_gen_master_clocks.xdc] for cell 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2881.707 ; gain = 0.000 ; free physical = 277 ; free virtual = 11304
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  BUFG => BUFGCE: 1 instances
  FD => FDRE: 1 instances
  FDR => FDRE: 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 8 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2881.707 ; gain = 0.000 ; free physical = 277 ; free virtual = 11304
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:48 ; elapsed = 00:02:21 . Memory (MB): peak = 2881.707 ; gain = 398.965 ; free physical = 429 ; free virtual = 11457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu4cg-sfvc784-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:48 ; elapsed = 00:02:21 . Memory (MB): peak = 2881.707 ; gain = 398.965 ; free physical = 429 ; free virtual = 11457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ip/cpu_block_zynq_ultra_ps_e_0_0/cpu_block_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst. (constraint file  /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for cpu_block_i/proc_sys_reset_0/U0. (constraint file  /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for cpu_block_i/zynq_ultra_ps_e_0/inst. (constraint file  /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property DONT_TOUCH = true for cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst. (constraint file  /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/dont_touch.xdc, line 95).
Applied set_property DONT_TOUCH = true for cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/\master_fifo.data_fifo /U0. (constraint file  /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/dont_touch.xdc, line 98).
Applied set_property DONT_TOUCH = true for cpu_block_i/aurora_64b66b_0/inst. (constraint file  /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/dont_touch.xdc, line 106).
Applied set_property DONT_TOUCH = true for cpu_block_i/clk_wiz_0/inst. (constraint file  /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/dont_touch.xdc, line 112).
Applied set_property DONT_TOUCH = true for cpu_block_i/util_ds_buf_0/U0. (constraint file  /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/dont_touch.xdc, line 122).
Applied set_property DONT_TOUCH = true for cpu_block_i/util_ds_buf_1/U0. (constraint file  /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/dont_touch.xdc, line 127).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst. (constraint file  /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/dont_touch.xdc, line 132).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst. (constraint file  /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/dont_touch.xdc, line 137).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst. (constraint file  /home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/dont_touch.xdc, line 142).
Applied set_property DONT_TOUCH = true for cpu_block_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/aurora_64b66b_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/\master_fifo.data_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/gpio_split_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/util_ds_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/util_ds_buf_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/dsync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst /axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:02:22 . Memory (MB): peak = 2881.707 ; gain = 398.965 ; free physical = 420 ; free virtual = 11447
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_6_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_6_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_6_gtwiz_reset'
WARNING: [Synth 8-3936] Found unconnected internal register 'progclk_sel_store_reg' and it is trimmed from '16' to '15' bits. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:708]
WARNING: [Synth 8-3936] Found unconnected internal register 'x0e1_store_reg' and it is trimmed from '16' to '15' bits. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5767/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:781]
INFO: [Synth 8-802] inferred FSM for state register 'cdr_reset_fsm_r_reg' in module 'cpu_block_aurora_64b66b_0_1_WRAPPER'
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "axi_rvalid_set_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_chip2chip_v5_0_5_asitv10_axisc_register_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_chip2chip_v5_0_5_asitv10_axisc_register_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_chip2chip_v5_0_5_phy_init'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2256]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/e578/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_20_decerr_slave'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_6_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_6_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_6_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
          ASSERT_RXRESET |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cdr_reset_fsm_r_reg' using encoding 'one-hot' in module 'cpu_block_aurora_64b66b_0_1_WRAPPER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_chip2chip_v5_0_5_asitv10_axisc_register_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_chip2chip_v5_0_5_asitv10_axisc_register_slice__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                    PAT0 |                         00000100 |                         00000100
                    PAT1 |                         00001000 |                         00001000
                RX_READY |                         00010000 |                         00010000
               PHY_ERROR |                         00100000 |                         00100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'axi_chip2chip_v5_0_5_phy_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_20_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:54 ; elapsed = 00:02:29 . Memory (MB): peak = 2881.707 ; gain = 398.965 ; free physical = 397 ; free virtual = 11430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 8     
	   4 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 7     
	   4 Input      9 Bit       Adders := 15    
	   3 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 28    
	   4 Input      8 Bit       Adders := 9     
	   3 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 37    
	   2 Input      4 Bit       Adders := 46    
	   2 Input      3 Bit       Adders := 23    
	   2 Input      2 Bit       Adders := 13    
	   3 Input      2 Bit       Adders := 5     
	   4 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     56 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 4     
	   2 Input      9 Bit         XORs := 10    
	   2 Input      8 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 98    
	   2 Input      1 Bit         XORs := 302   
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 3     
	  13 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 2     
	  31 Input      1 Bit         XORs := 2     
	  28 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  67 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 5     
	  11 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  24 Input      1 Bit         XORs := 1     
	  62 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               85 Bit    Registers := 2     
	               74 Bit    Registers := 2     
	               73 Bit    Registers := 2     
	               72 Bit    Registers := 2     
	               70 Bit    Registers := 2     
	               68 Bit    Registers := 12    
	               64 Bit    Registers := 10    
	               58 Bit    Registers := 2     
	               56 Bit    Registers := 8     
	               51 Bit    Registers := 3     
	               50 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               40 Bit    Registers := 3     
	               37 Bit    Registers := 2     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	               30 Bit    Registers := 3     
	               26 Bit    Registers := 8     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 17    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 42    
	                9 Bit    Registers := 87    
	                8 Bit    Registers := 98    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 40    
	                4 Bit    Registers := 63    
	                3 Bit    Registers := 75    
	                2 Bit    Registers := 89    
	                1 Bit    Registers := 1229  
+---RAMs : 
	              37K Bit         RAMs := 1     
	              34K Bit         RAMs := 1     
	              14K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
	   2 Input     68 Bit        Muxes := 10    
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 4     
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 6     
	   2 Input     37 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  33 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 9     
	   3 Input     13 Bit        Muxes := 1     
	   6 Input     13 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 15    
	   4 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 57    
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 6     
	   3 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 44    
	   6 Input      5 Bit        Muxes := 5     
	   8 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 42    
	  33 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 8     
	   9 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 53    
	   8 Input      3 Bit        Muxes := 19    
	   5 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 289   
	   4 Input      2 Bit        Muxes := 41    
	   3 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 13    
	   8 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 354   
	   7 Input      1 Bit        Muxes := 25    
	   8 Input      1 Bit        Muxes := 29    
	  33 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 34    
	   3 Input      1 Bit        Muxes := 50    
	   9 Input      1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cpu_block_aurora_64b66b_0_1_ultrascale_tx_userclk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cpu_block_aurora_64b66b_0_1_rst_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module cpu_block_aurora_64b66b_0_1_SUPPORT_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module cpu_block_aurora_64b66b_0_1_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cpu_block_aurora_64b66b_0_1_cdc_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module cpu_block_aurora_64b66b_0_1_LANE_INIT_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module cpu_block_aurora_64b66b_0_1_SYM_GEN 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cpu_block_aurora_64b66b_0_1_SYM_DEC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module cpu_block_aurora_64b66b_0_1_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtwiz_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 26    
Module gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_freq_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_gthe4_delay_powergood 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cpu_block_aurora_64b66b_0_1_MULTI_GT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module cpu_block_aurora_64b66b_0_1_rst_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module cpu_block_aurora_64b66b_0_1_rst_sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 21    
Module cpu_block_aurora_64b66b_0_1_rst_sync__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module cpu_block_aurora_64b66b_0_1_rst_sync__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module cpu_block_aurora_64b66b_0_1_common_reset_cbcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cpu_block_aurora_64b66b_0_1_common_logic_cbcc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module cpu_block_aurora_64b66b_0_1_SCRAMBLER_64B66B 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module cpu_block_aurora_64b66b_0_1_DESCRAMBLER_64B66B 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module cpu_block_aurora_64b66b_0_1_BLOCK_SYNC_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module builtin_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module cpu_block_aurora_64b66b_0_1_CLOCK_CORRECTION_CHANNEL_BONDING 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module cpu_block_aurora_64b66b_0_1_WRAPPER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 18    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
Module cpu_block_aurora_64b66b_0_1_CHANNEL_INIT_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module cpu_block_aurora_64b66b_0_1_CHANNEL_BOND_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cpu_block_aurora_64b66b_0_1_CHANNEL_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cpu_block_aurora_64b66b_0_1_AXI_TO_LL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module cpu_block_aurora_64b66b_0_1_LL_TO_AXI 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module cpu_block_aurora_64b66b_0_1_TX_STREAM_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cpu_block_aurora_64b66b_0_1_TX_STREAM_CONTROL_SM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cpu_block_aurora_64b66b_0_1_RX_STREAM_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cpu_block_aurora_64b66b_0_1_STANDARD_CC_MODULE 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module cpu_block_aurora_64b66b_0_1_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ua_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 7     
	   3 Input      2 Bit       Adders := 1     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 46    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 7     
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 60    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 8     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_chip2chip_v5_0_5_asitv10_axisc_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module axi_chip2chip_v5_0_5_asitv10_axisc_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module axi_chip2chip_v5_0_5_sync_cell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_chip2chip_v5_0_5_sync_cell__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 7     
Module axi_chip2chip_v5_0_5_ch0_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module axi_chip2chip_v5_0_5_sync_cell__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_chip2chip_v5_0_5_unpacker 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 2     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 4     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 6     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 4     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_fifo_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_fifo_base__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module xpm_fifo_rst__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_chip2chip_v5_0_5_unpacker__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 2     
+---RAMs : 
	              37K Bit         RAMs := 1     
Module xpm_cdc_gray__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 6     
Module xpm_fifo_reg_vec__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 4     
Module xpm_fifo_rst__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_chip2chip_v5_0_5_packer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
+---RAMs : 
	              34K Bit         RAMs := 1     
Module xpm_fifo_rst__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_base__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_base__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_chip2chip_v5_0_5_tdm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
Module axi_chip2chip_v5_0_5_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module axi_chip2chip_v5_0_5_ecc_enc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   8 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 2     
	  31 Input      1 Bit         XORs := 1     
	  28 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  67 Input      1 Bit         XORs := 1     
Module axi_chip2chip_v5_0_5_ecc_dec 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     56 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 1     
	  31 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  24 Input      1 Bit         XORs := 1     
	  62 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module axi_chip2chip_v5_0_5_master 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_chip2chip_v5_0_5_aurora_standard_cc_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_chip2chip_v5_0_5_reset_sync 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_chip2chip_v5_0_5_sync_cell__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 7     
Module axi_chip2chip_v5_0_5_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   6 Input     13 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module axi_dwidth_converter_v2_1_19_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_19_a_downsizer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_19_w_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_19_a_downsizer__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_19_r_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module reset_blk_ramfifo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_19_a_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_19_a_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_19_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 43    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_command_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_19_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_19_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_19_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 2     
Module axi_crossbar_v2_1_20_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_20_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_20_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_20_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_20_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dsync 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module gpio_split 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 728 (col length:96)
BRAMs: 256 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 74 bits, new ram width 73 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/daddr_reg[0]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/daddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/we_reg[1]' (FDRE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/en_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[10]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[11]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[12]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[13]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[14]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[15]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[16]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[17]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[18]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[28]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[19]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/aurora_64b66b_0/inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i /inst/\gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[29] )
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[16]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[17]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[18]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[19]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[20]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[21]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[22]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[23]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[24]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[25]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[26]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[27]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[28]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[29]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[30]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/aurora_64b66b_0/inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i /inst/\gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/aurora_64b66b_0/inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i /inst/\gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/en_reg[1] )
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclksel_int_reg[0]' (FDRE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclksel_int_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/aurora_64b66b_0/inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i /inst/\gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclksel_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/aurora_64b66b_0/inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i /inst/\gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/drp_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/aurora_64b66b_0/inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i /inst/\gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_rx_i/gen_cal_rx_dis.USER_CPLLLOCK_OUT_reg )
INFO: [Synth 8-3886] merging instance 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[20]' (FDE) to 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_b2b_brst_reg )
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[0]' (FDRE) to 'cpu_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[0]' (FDRE) to 'cpu_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module cpu_block_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module cpu_block_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module cpu_block_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module cpu_block_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module cpu_block_axi_bram_ctrl_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_bram_ctrl_1/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_b2b_brst_reg )
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[0]' (FDRE) to 'cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_bram_ctrl_1/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[0]' (FDRE) to 'cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_bram_ctrl_1/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module cpu_block_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module cpu_block_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module cpu_block_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module cpu_block_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module cpu_block_axi_bram_ctrl_1_0.
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[13]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[36]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[44]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[45]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[14]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[37]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[29]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[21]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[48]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[17]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[40]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[9]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[32]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[24]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[49]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[41]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[18]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[33]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[25]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[10]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[46]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[38]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[30]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[7]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[22]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[50]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[42]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[34]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[19]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[11]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[26]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[4]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[43]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/ecc_dec_error_in_dly_reg )
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[35]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[20]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[27]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[12]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[8]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[16]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[28]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[23]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[31]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[39]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[0]' (FDR) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/int_ch0_ready_reg'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[3]' (FDR) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/int_ch3_ready_reg'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[2]' (FDR) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/int_ch2_ready_reg'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]' (FDR) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/int_ch1_ready_reg'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/state_reg[6]' (FDRE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/state_reg[7]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/state_reg[7]' (FDRE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/state_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data_reg[5] )
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[49]' (FDRE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[42]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[50]' (FDRE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[42]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[42]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[49]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[42]' (FDRE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[43]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[53]' (FDRE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[43]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[45]' (FDRE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[43]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[54]' (FDRE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[43]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[46]' (FDRE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[43]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[51]' (FDRE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[43]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[43]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[45]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[43]' (FDRE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[44]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[55]' (FDRE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[44]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[47]' (FDRE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[44]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[48]' (FDRE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[44]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[44]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[45]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[44]' (FDRE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[52]'
INFO: [Synth 8-3886] merging instance 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[52]' (FDE) to 'cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[45]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[62] )
INFO: [Synth 8-3332] Sequential element (master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_chip2chip_v5_0_5.
INFO: [Synth 8-3332] Sequential element (master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_chip2chip_v5_0_5.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cpu_block_i/axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module cpu_block_xbar_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/gpio_split_0/\inst/rd_data_reg[31] )
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_block_i/axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:53 . Memory (MB): peak = 2881.707 ; gain = 398.965 ; free physical = 353 ; free virtual = 11393
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 256 x 56(NO_CHANGE)    | W |   | 256 x 56(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 256 x 56(NO_CHANGE)    | W |   | 256 x 56(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 74(NO_CHANGE)    | W |   | 512 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 68(NO_CHANGE)    | W |   | 512 x 68(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                       | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 256 x 3              | RAM64M8 x 4    | 
|cpu_block_i/axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|cpu_block_i/axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M16 x 2   | 
|cpu_block_i/axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                            | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M16 x 2   | 
|cpu_block_i/axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|cpu_block_i/axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M16 x 2   | 
|cpu_block_i/axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                            | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M16 x 2   | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_reset_in' to pin 'cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpu_block_i/clk_wiz_0/inst/clk_in1' to pin 'cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:37 ; elapsed = 00:03:53 . Memory (MB): peak = 4201.523 ; gain = 1718.781 ; free physical = 174 ; free virtual = 9810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:03:55 . Memory (MB): peak = 4238.547 ; gain = 1755.805 ; free physical = 160 ; free virtual = 9781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 256 x 56(NO_CHANGE)    | W |   | 256 x 56(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 256 x 56(NO_CHANGE)    | W |   | 256 x 56(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 74(NO_CHANGE)    | W |   | 512 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 68(NO_CHANGE)    | W |   | 512 x 68(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                       | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|cpu_block_i/axi_chip2chip_0/inst/\master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 256 x 3              | RAM64M8 x 4    | 
|cpu_block_i/axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|cpu_block_i/axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M16 x 2   | 
|cpu_block_i/axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                            | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M16 x 2   | 
|cpu_block_i/axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|cpu_block_i/axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M16 x 2   | 
|cpu_block_i/axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                            | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M16 x 2   | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:49 ; elapsed = 00:04:06 . Memory (MB): peak = 4263.680 ; gain = 1780.938 ; free physical = 181 ; free virtual = 9771
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/new_underflow_flag_c_reg is being inverted and renamed to cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop cpu_block_aurora_64b66b_0_1_core_i/rx_stream_i/rx_stream_datapath_i/RX_SRC_RDY_N_reg is being inverted and renamed to cpu_block_aurora_64b66b_0_1_core_i/rx_stream_i/rx_stream_datapath_i/RX_SRC_RDY_N_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d4_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d5_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d6_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d7_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[3] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.srcs/sources_1/bd/cpu_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:53 ; elapsed = 00:04:10 . Memory (MB): peak = 4266.652 ; gain = 1783.910 ; free physical = 179 ; free virtual = 9769
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:53 ; elapsed = 00:04:10 . Memory (MB): peak = 4266.652 ; gain = 1783.910 ; free physical = 179 ; free virtual = 9769
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:54 ; elapsed = 00:04:11 . Memory (MB): peak = 4266.652 ; gain = 1783.910 ; free physical = 178 ; free virtual = 9768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:54 ; elapsed = 00:04:11 . Memory (MB): peak = 4266.652 ; gain = 1783.910 ; free physical = 178 ; free virtual = 9768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:55 ; elapsed = 00:04:12 . Memory (MB): peak = 4266.652 ; gain = 1783.910 ; free physical = 176 ; free virtual = 9767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:55 ; elapsed = 00:04:12 . Memory (MB): peak = 4266.652 ; gain = 1783.910 ; free physical = 176 ; free virtual = 9767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                         | RTL Name                                                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cpu_block_aurora_64b66b_0_1_support | support_reset_logic_i/dly_gt_rst_r_reg[18]                                                                                                    | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|cpu_block_aurora_64b66b_0_1_support | cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk_reg                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cpu_block_aurora_64b66b_0_1_support | cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg11_reg         | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cpu_block_aurora_64b66b_0_1_support | cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_comb_user_clk_in/stg21_reg | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|cpu_block_aurora_64b66b_0_1_support | cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg9_reg         | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cpu_block_aurora_64b66b_0_1_support | cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg31_reg        | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|cpu_block_aurora_64b66b_0_1_support | cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cpu_block_aurora_64b66b_0_1_support | cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr4_reg[5]                                | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|cpu_block_aurora_64b66b_0_1_support | cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/valid_btf_detect_dlyd1_reg                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_chip2chip_v5_0_5                | master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[127]                                      | 125    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|axi_chip2chip_v5_0_5                | master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[2]                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_3                  | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31]                  | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__1     | USE_RTL_FIFO.data_srl_reg[31]                  | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__2     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__3     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__4     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     1|
|2     |BUFG_GT       |     4|
|3     |BUFG_PS       |     1|
|4     |CARRY8        |    62|
|5     |FIFO36E2      |     1|
|6     |GTHE4_CHANNEL |     1|
|7     |IBUFDS_GTE4   |     1|
|8     |LUT1          |  2874|
|9     |LUT2          |   887|
|10    |LUT3          |  1144|
|11    |LUT4          |   866|
|12    |LUT5          |  1003|
|13    |LUT6          |  1620|
|14    |MMCME4_ADV    |     1|
|15    |PS8           |     1|
|16    |RAM32M16      |    10|
|17    |RAM64M8       |     4|
|18    |RAMB18E2_1    |     1|
|19    |RAMB36E2_1    |     1|
|20    |RAMB36E2_2    |     4|
|21    |SRL16         |     1|
|22    |SRL16E        |    13|
|23    |SRLC32E       |   134|
|24    |FD            |     1|
|25    |FDCE          |   243|
|26    |FDPE          |   136|
|27    |FDR           |    10|
|28    |FDRE          |  6876|
|29    |FDSE          |   127|
|30    |IBUF          |     1|
|31    |IOBUF         |     2|
|32    |OBUF          |     6|
+------+--------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------+
|      |Instance                                                                                                                                          |Module                                                              |Cells |
+------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------+
|1     |top                                                                                                                                               |                                                                    | 16037|
|2     |  cpu_block_i                                                                                                                                     |cpu_block                                                           | 16031|
|3     |    aurora_64b66b_0                                                                                                                               |cpu_block_aurora_64b66b_0_1                                         |  5520|
|4     |      inst                                                                                                                                        |cpu_block_aurora_64b66b_0_1_support                                 |  5520|
|5     |        clock_module_i                                                                                                                            |cpu_block_aurora_64b66b_0_1_CLOCK_MODULE                            |     6|
|6     |          ultrascale_tx_userclk_1                                                                                                                 |cpu_block_aurora_64b66b_0_1_ultrascale_tx_userclk                   |     6|
|7     |        cpu_block_aurora_64b66b_0_1_core_i                                                                                                        |cpu_block_aurora_64b66b_0_1_core                                    |  5484|
|8     |          aurora_lane_0_i                                                                                                                         |cpu_block_aurora_64b66b_0_1_AURORA_LANE                             |   495|
|9     |            err_detect_i                                                                                                                          |cpu_block_aurora_64b66b_0_1_ERR_DETECT                              |     3|
|10    |            lane_init_sm_i                                                                                                                        |cpu_block_aurora_64b66b_0_1_LANE_INIT_SM                            |   240|
|11    |              u_cdc_rxlossofsync_in                                                                                                               |cpu_block_aurora_64b66b_0_1_cdc_sync_179                            |   210|
|12    |            sym_dec_i                                                                                                                             |cpu_block_aurora_64b66b_0_1_SYM_DEC                                 |   168|
|13    |            sym_gen_i                                                                                                                             |cpu_block_aurora_64b66b_0_1_SYM_GEN                                 |    84|
|14    |              u_pma_init_data_sync                                                                                                                |cpu_block_aurora_64b66b_0_1_rst_sync_178                            |    11|
|15    |          core_reset_logic_i                                                                                                                      |cpu_block_aurora_64b66b_0_1_RESET_LOGIC                             |    20|
|16    |            u_link_rst_sync                                                                                                                       |cpu_block_aurora_64b66b_0_1_rst_sync_175                            |     5|
|17    |            u_pd_sync                                                                                                                             |cpu_block_aurora_64b66b_0_1_rst_sync_176                            |     5|
|18    |            u_rst_done_sync                                                                                                                       |cpu_block_aurora_64b66b_0_1_rst_sync_177                            |     5|
|19    |          cpu_block_aurora_64b66b_0_1_wrapper_i                                                                                                   |cpu_block_aurora_64b66b_0_1_WRAPPER                                 |  4688|
|20    |            block_sync_sm_gtx0_i                                                                                                                  |cpu_block_aurora_64b66b_0_1_BLOCK_SYNC_SM                           |    93|
|21    |            cbcc_gtx0_i                                                                                                                           |cpu_block_aurora_64b66b_0_1_CLOCK_CORRECTION_CHANNEL_BONDING        |  1006|
|22    |              \master_fifo.data_fifo                                                                                                              |cpu_block_aurora_64b66b_0_1_fifo_gen_master                         |     3|
|23    |                U0                                                                                                                                |fifo_generator_v13_2_4                                              |     3|
|24    |                  inst_fifo_gen                                                                                                                   |fifo_generator_v13_2_4_synth                                        |     3|
|25    |                    \gconvfifo.rf                                                                                                                 |fifo_generator_top                                                  |     3|
|26    |                      \gbi.bi                                                                                                                     |fifo_generator_v13_2_4_builtin                                      |     3|
|27    |                        \v8_fifo.fblk                                                                                                             |builtin_top                                                         |     3|
|28    |                          \rst_val_sym.gextw_sym[1].inst_extd                                                                                     |builtin_extdepth                                                    |     3|
|29    |                            \gonep.inst_prim                                                                                                      |builtin_prim                                                        |     1|
|30    |              u_cdc_overflow_flag_c                                                                                                               |cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized3                |   205|
|31    |              u_cdc_rxlossofsync_in                                                                                                               |cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_172            |   206|
|32    |              u_cdc_wr_err_rd_clk                                                                                                                 |cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized3_173            |   205|
|33    |              u_rst_sync_btf_sync                                                                                                                 |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_174            |     4|
|34    |            common_logic_cbcc_i                                                                                                                   |cpu_block_aurora_64b66b_0_1_common_logic_cbcc                       |     5|
|35    |            common_reset_cbcc_i                                                                                                                   |cpu_block_aurora_64b66b_0_1_common_reset_cbcc                       |   292|
|36    |              u_cdc_chan_bond_reset                                                                                                               |cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_165            |   207|
|37    |              u_rst_sync_cbcc_fifo_reset_rd_clk                                                                                                   |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_166            |     5|
|38    |              u_rst_sync_cbcc_only_reset_rd_clk                                                                                                   |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_167            |     5|
|39    |              u_rst_sync_fifo_reset_comb_user_clk_in                                                                                              |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized3                |     6|
|40    |              u_rst_sync_fifo_reset_user_clk                                                                                                      |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized2                |     5|
|41    |              u_rst_sync_r_sync3                                                                                                                  |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_168            |     6|
|42    |              u_rst_sync_reset_rd_clk                                                                                                             |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_169            |     4|
|43    |              u_rst_sync_reset_to_fifo_rd_clk                                                                                                     |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized5                |     6|
|44    |              u_rst_sync_reset_to_fifo_wr_clk                                                                                                     |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized4                |     6|
|45    |              u_rst_sync_reset_wr_clk                                                                                                             |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_170            |     4|
|46    |              u_rst_sync_rst_cbcc_rd_clk                                                                                                          |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_171            |     6|
|47    |            cpu_block_aurora_64b66b_0_1_multi_gt_i                                                                                                |cpu_block_aurora_64b66b_0_1_MULTI_GT                                |  1285|
|48    |              ultrascale_rx_userclk                                                                                                               |cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk                   |     4|
|49    |              cpu_block_aurora_64b66b_0_1_gt_i                                                                                                    |cpu_block_aurora_64b66b_0_1_gt                                      |  1219|
|50    |                inst                                                                                                                              |cpu_block_aurora_64b66b_0_1_gt_gtwizard_top                         |  1219|
|51    |                  \gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst                                                      |cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4                       |  1219|
|52    |                    \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst                                   |cpu_block_aurora_64b66b_0_1_gt_gthe4_channel_wrapper                |     2|
|53    |                      channel_inst                                                                                                                |gtwizard_ultrascale_v1_7_6_gthe4_channel                            |     2|
|54    |                    \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal                           |   853|
|55    |                      bit_synchronizer_drprst_inst                                                                                                |gtwizard_ultrascale_v1_7_6_bit_synchronizer_155                     |     7|
|56    |                      gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                   |gtwizard_ultrascale_v1_7_6_gte4_drp_arb                             |   260|
|57    |                      gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i                                                                              |gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx                        |   576|
|58    |                        U_TXOUTCLK_FREQ_COUNTER                                                                                                   |gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_freq_counter              |   143|
|59    |                          reset_synchronizer_testclk_rst_inst                                                                                     |gtwizard_ultrascale_v1_7_6_reset_synchronizer_164                   |     5|
|60    |                        bit_synchronizer_cplllock_inst                                                                                            |gtwizard_ultrascale_v1_7_6_bit_synchronizer_158                     |     7|
|61    |                        bit_synchronizer_txoutclksel_inst0                                                                                        |gtwizard_ultrascale_v1_7_6_bit_synchronizer_159                     |     6|
|62    |                        bit_synchronizer_txoutclksel_inst1                                                                                        |gtwizard_ultrascale_v1_7_6_bit_synchronizer_160                     |     6|
|63    |                        bit_synchronizer_txoutclksel_inst2                                                                                        |gtwizard_ultrascale_v1_7_6_bit_synchronizer_161                     |     6|
|64    |                        bit_synchronizer_txprgdivresetdone_inst                                                                                   |gtwizard_ultrascale_v1_7_6_bit_synchronizer_162                     |    13|
|65    |                        bit_synchronizer_txprogdivreset_inst                                                                                      |gtwizard_ultrascale_v1_7_6_bit_synchronizer_163                     |     6|
|66    |                      reset_synchronizer_resetin_rx_inst                                                                                          |gtwizard_ultrascale_v1_7_6_reset_synchronizer_156                   |     4|
|67    |                      reset_synchronizer_resetin_tx_inst                                                                                          |gtwizard_ultrascale_v1_7_6_reset_synchronizer_157                   |     6|
|68    |                    \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                            |gtwizard_ultrascale_v1_7_6_gthe4_delay_powergood                    |    25|
|69    |                    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst         |gtwizard_ultrascale_v1_7_6_bit_synchronizer                         |     5|
|70    |                    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_136                     |     5|
|71    |                    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                        |gtwizard_ultrascale_v1_7_6_gtwiz_reset                              |   315|
|72    |                      bit_synchronizer_gtpowergood_inst                                                                                           |gtwizard_ultrascale_v1_7_6_bit_synchronizer_137                     |     6|
|73    |                      bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                           |gtwizard_ultrascale_v1_7_6_bit_synchronizer_138                     |     5|
|74    |                      bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                                   |gtwizard_ultrascale_v1_7_6_bit_synchronizer_139                     |     7|
|75    |                      bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                           |gtwizard_ultrascale_v1_7_6_bit_synchronizer_140                     |     6|
|76    |                      bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                                   |gtwizard_ultrascale_v1_7_6_bit_synchronizer_141                     |     7|
|77    |                      bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_142                     |     8|
|78    |                      bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_143                     |     8|
|79    |                      bit_synchronizer_plllock_rx_inst                                                                                            |gtwizard_ultrascale_v1_7_6_bit_synchronizer_144                     |     8|
|80    |                      bit_synchronizer_plllock_tx_inst                                                                                            |gtwizard_ultrascale_v1_7_6_bit_synchronizer_145                     |     9|
|81    |                      bit_synchronizer_rxcdrlock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_146                     |    11|
|82    |                      reset_synchronizer_gtwiz_reset_all_inst                                                                                     |gtwizard_ultrascale_v1_7_6_reset_synchronizer                       |     5|
|83    |                      reset_synchronizer_gtwiz_reset_rx_any_inst                                                                                  |gtwizard_ultrascale_v1_7_6_reset_synchronizer_147                   |    10|
|84    |                      reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                             |gtwizard_ultrascale_v1_7_6_reset_synchronizer_148                   |     6|
|85    |                      reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                                     |gtwizard_ultrascale_v1_7_6_reset_synchronizer_149                   |     6|
|86    |                      reset_synchronizer_gtwiz_reset_tx_any_inst                                                                                  |gtwizard_ultrascale_v1_7_6_reset_synchronizer_150                   |    11|
|87    |                      reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                             |gtwizard_ultrascale_v1_7_6_reset_synchronizer_151                   |     5|
|88    |                      reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                                     |gtwizard_ultrascale_v1_7_6_reset_synchronizer_152                   |     6|
|89    |                      reset_synchronizer_rx_done_inst                                                                                             |gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer                   |     6|
|90    |                      reset_synchronizer_tx_done_inst                                                                                             |gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer_153               |     6|
|91    |                      reset_synchronizer_txprogdivreset_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_154                   |     5|
|92    |            descrambler_64b66b_gtx0_i                                                                                                             |cpu_block_aurora_64b66b_0_1_DESCRAMBLER_64B66B                      |   132|
|93    |            scrambler_64b66b_gtx0_i                                                                                                               |cpu_block_aurora_64b66b_0_1_SCRAMBLER_64B66B                        |   182|
|94    |            u_cdc__check_polarity                                                                                                                 |cpu_block_aurora_64b66b_0_1_cdc_sync                                |   206|
|95    |            u_cdc_gt_cplllock_i                                                                                                                   |cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0                |   205|
|96    |            u_cdc_hard_err_init                                                                                                                   |cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_123            |   208|
|97    |            u_cdc_rx_elastic_buferr                                                                                                               |cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized1                |   206|
|98    |            u_cdc_rx_fsm_resetdone_i                                                                                                              |cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_124            |   205|
|99    |            u_cdc_rxpolarity_                                                                                                                     |cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized2                |   205|
|100   |            u_cdc_tx_fsm_resetdone_i                                                                                                              |cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_125            |   205|
|101   |            u_rst_done_sync_rx                                                                                                                    |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0                |     3|
|102   |            u_rst_done_sync_rx1                                                                                                                   |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_126            |     3|
|103   |            u_rst_done_sync_tx                                                                                                                    |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_127            |     4|
|104   |            u_rst_done_sync_tx1                                                                                                                   |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_128            |     3|
|105   |            u_rst_sync_blocksyncall_initclk_sync                                                                                                  |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1                |     6|
|106   |            u_rst_sync_blocksyncprop_inrxclk_sync                                                                                                 |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_129            |     6|
|107   |            u_rst_sync_fsm_resetdone                                                                                                              |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_130            |     6|
|108   |            u_rst_sync_fsm_resetdone_initclk                                                                                                      |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_131            |     6|
|109   |            u_rst_sync_gtx_reset_comb                                                                                                             |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_132            |     5|
|110   |            u_rst_sync_reset_initclk                                                                                                              |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_133            |     6|
|111   |            u_rst_sync_rxreset_in                                                                                                                 |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_134            |     5|
|112   |            u_rst_sync_txusrclk_gtx_reset_comb                                                                                                    |cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_135            |     5|
|113   |          global_logic_i                                                                                                                          |cpu_block_aurora_64b66b_0_1_GLOBAL_LOGIC                            |    61|
|114   |            channel_bond_gen_i                                                                                                                    |cpu_block_aurora_64b66b_0_1_CHANNEL_BOND_GEN                        |    15|
|115   |            channel_err_detect_i                                                                                                                  |cpu_block_aurora_64b66b_0_1_CHANNEL_ERR_DETECT                      |     1|
|116   |            channel_init_sm_i                                                                                                                     |cpu_block_aurora_64b66b_0_1_CHANNEL_INIT_SM                         |    45|
|117   |          rx_stream_i                                                                                                                             |cpu_block_aurora_64b66b_0_1_RX_STREAM                               |    65|
|118   |            rx_stream_datapath_i                                                                                                                  |cpu_block_aurora_64b66b_0_1_RX_STREAM_DATAPATH                      |    65|
|119   |          standard_cc_module_i                                                                                                                    |cpu_block_aurora_64b66b_0_1_STANDARD_CC_MODULE                      |    80|
|120   |          tx_stream_i                                                                                                                             |cpu_block_aurora_64b66b_0_1_TX_STREAM                               |    74|
|121   |            tx_stream_control_sm_i                                                                                                                |cpu_block_aurora_64b66b_0_1_TX_STREAM_CONTROL_SM                    |     7|
|122   |            tx_stream_datapath_i                                                                                                                  |cpu_block_aurora_64b66b_0_1_TX_STREAM_DATAPATH                      |    67|
|123   |        gt_reset_sync                                                                                                                             |cpu_block_aurora_64b66b_0_1_rst_sync                                |     5|
|124   |        reset_pb_sync                                                                                                                             |cpu_block_aurora_64b66b_0_1_rst_sync_121                            |     5|
|125   |        support_reset_logic_i                                                                                                                     |cpu_block_aurora_64b66b_0_1_SUPPORT_RESET_LOGIC                     |    19|
|126   |          u_rst_sync_gt                                                                                                                           |cpu_block_aurora_64b66b_0_1_rst_sync_122                            |     5|
|127   |    axi_bram_ctrl_0                                                                                                                               |cpu_block_axi_bram_ctrl_0_0                                         |   526|
|128   |      U0                                                                                                                                          |axi_bram_ctrl_111                                                   |   526|
|129   |        \gext_inst.abcv4_0_ext_inst                                                                                                               |axi_bram_ctrl_top_112                                               |   526|
|130   |          \GEN_AXI4.I_FULL_AXI                                                                                                                    |full_axi_113                                                        |   526|
|131   |            \GEN_ARB.I_SNG_PORT                                                                                                                   |sng_port_arb_114                                                    |    30|
|132   |            I_RD_CHNL                                                                                                                             |rd_chnl_115                                                         |   311|
|133   |              \GEN_NO_RD_CMD_OPT.GEN_UA_NARROW.I_UA_NARROW                                                                                        |ua_narrow_119                                                       |     4|
|134   |              \GEN_NO_RD_CMD_OPT.I_WRAP_BRST                                                                                                      |wrap_brst_120                                                       |    47|
|135   |            I_WR_CHNL                                                                                                                             |wr_chnl_116                                                         |   168|
|136   |              \GEN_UA_NARROW.I_UA_NARROW                                                                                                          |ua_narrow_117                                                       |     9|
|137   |              I_WRAP_BRST                                                                                                                         |wrap_brst_118                                                       |    46|
|138   |    axi_bram_ctrl_1                                                                                                                               |cpu_block_axi_bram_ctrl_1_0                                         |   526|
|139   |      U0                                                                                                                                          |axi_bram_ctrl                                                       |   526|
|140   |        \gext_inst.abcv4_0_ext_inst                                                                                                               |axi_bram_ctrl_top                                                   |   526|
|141   |          \GEN_AXI4.I_FULL_AXI                                                                                                                    |full_axi                                                            |   526|
|142   |            \GEN_ARB.I_SNG_PORT                                                                                                                   |sng_port_arb                                                        |    30|
|143   |            I_RD_CHNL                                                                                                                             |rd_chnl                                                             |   311|
|144   |              \GEN_NO_RD_CMD_OPT.GEN_UA_NARROW.I_UA_NARROW                                                                                        |ua_narrow_109                                                       |     4|
|145   |              \GEN_NO_RD_CMD_OPT.I_WRAP_BRST                                                                                                      |wrap_brst_110                                                       |    47|
|146   |            I_WR_CHNL                                                                                                                             |wr_chnl                                                             |   168|
|147   |              \GEN_UA_NARROW.I_UA_NARROW                                                                                                          |ua_narrow                                                           |     9|
|148   |              I_WRAP_BRST                                                                                                                         |wrap_brst                                                           |    46|
|149   |    axi_chip2chip_0                                                                                                                               |cpu_block_axi_chip2chip_0_0                                         |  4036|
|150   |      inst                                                                                                                                        |axi_chip2chip_v5_0_5                                                |  4036|
|151   |        \master_fpga_gen.axi_chip2chip_master_inst                                                                                                |axi_chip2chip_v5_0_5_master                                         |  3756|
|152   |          \aurora_ecc_io_stage.axi_chip2chip_sync_cell_master_ecc_err_inst                                                                        |axi_chip2chip_v5_0_5_sync_cell                                      |     8|
|153   |          \aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst                                                                         |axi_chip2chip_v5_0_5_ecc_dec                                        |   252|
|154   |          \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst                                                                         |axi_chip2chip_v5_0_5_ecc_enc                                        |    29|
|155   |          \aurora_ecc_io_stage.ecc_in_reg_slice_inst                                                                                              |axi_chip2chip_v5_0_5_asitv10_axisc_register_slice                   |   150|
|156   |          \aurora_ecc_io_stage.tdm_out_reg_slice_inst                                                                                             |axi_chip2chip_v5_0_5_asitv10_axisc_register_slice__parameterized0   |   168|
|157   |          axi_chip2chip_ar_fifo_inst                                                                                                              |axi_chip2chip_v5_0_5_awr_fifo                                       |   534|
|158   |            axi_chip2chip_async_fifo_inst                                                                                                         |axi_chip2chip_v5_0_5_async_fifo                                     |   530|
|159   |              xpm_fifo_async_inst                                                                                                                 |xpm_fifo_async                                                      |   522|
|160   |                \gnuram_async_fifo.xpm_fifo_base_inst                                                                                             |xpm_fifo_base                                                       |   522|
|161   |                  \gen_sdpram.xpm_memory_base_inst                                                                                                |xpm_memory_base                                                     |     1|
|162   |                  \gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                  |xpm_cdc_gray__8                                                     |    46|
|163   |                  \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                                                               |xpm_cdc_gray__parameterized0__4                                     |    70|
|164   |                  \gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                  |xpm_cdc_gray__9                                                     |    46|
|165   |                  \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                                                               |xpm_cdc_gray__parameterized1__8                                     |    52|
|166   |                  \gen_cdc_pntr.rpw_gray_reg                                                                                                      |xpm_fifo_reg_vec_98                                                 |    17|
|167   |                  \gen_cdc_pntr.rpw_gray_reg_dc                                                                                                   |xpm_fifo_reg_vec__parameterized0_99                                 |     9|
|168   |                  \gen_cdc_pntr.wpr_gray_reg                                                                                                      |xpm_fifo_reg_vec_100                                                |    16|
|169   |                  \gen_cdc_pntr.wpr_gray_reg_dc                                                                                                   |xpm_fifo_reg_vec__parameterized0_101                                |    17|
|170   |                  \gen_fwft.rdpp1_inst                                                                                                            |xpm_counter_updn_102                                                |     9|
|171   |                  rdp_inst                                                                                                                        |xpm_counter_updn__parameterized0_103                                |    49|
|172   |                  rdpp1_inst                                                                                                                      |xpm_counter_updn__parameterized1_104                                |    22|
|173   |                  rst_d1_inst                                                                                                                     |xpm_fifo_reg_bit_105                                                |     4|
|174   |                  wrp_inst                                                                                                                        |xpm_counter_updn__parameterized0_106                                |    31|
|175   |                  wrpp1_inst                                                                                                                      |xpm_counter_updn__parameterized1_107                                |    22|
|176   |                  wrpp2_inst                                                                                                                      |xpm_counter_updn__parameterized2_108                                |    21|
|177   |                  xpm_fifo_rst_inst                                                                                                               |xpm_fifo_rst__xdcDup__2                                             |    42|
|178   |                    \gen_rst_ic.wrst_rd_inst                                                                                                      |xpm_cdc_sync_rst__12                                                |     3|
|179   |                    \gen_rst_ic.rrst_wr_inst                                                                                                      |xpm_cdc_sync_rst__13                                                |     3|
|180   |            axi_chip2chip_unpacker_inst                                                                                                           |axi_chip2chip_v5_0_5_unpacker_97                                    |     4|
|181   |          axi_chip2chip_aw_fifo_inst                                                                                                              |axi_chip2chip_v5_0_5_awr_fifo__xdcDup__1                            |   534|
|182   |            axi_chip2chip_async_fifo_inst                                                                                                         |axi_chip2chip_v5_0_5_async_fifo__xdcDup__1                          |   530|
|183   |              xpm_fifo_async_inst                                                                                                                 |xpm_fifo_async__xdcDup__1                                           |   522|
|184   |                \gnuram_async_fifo.xpm_fifo_base_inst                                                                                             |xpm_fifo_base__xdcDup__1                                            |   522|
|185   |                  \gen_sdpram.xpm_memory_base_inst                                                                                                |xpm_memory_base__2                                                  |     1|
|186   |                  \gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                  |xpm_cdc_gray__6                                                     |    46|
|187   |                  \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                                                               |xpm_cdc_gray__parameterized0__3                                     |    70|
|188   |                  \gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                  |xpm_cdc_gray__7                                                     |    46|
|189   |                  \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                                                               |xpm_cdc_gray__parameterized1__7                                     |    52|
|190   |                  \gen_cdc_pntr.rpw_gray_reg                                                                                                      |xpm_fifo_reg_vec_86                                                 |    17|
|191   |                  \gen_cdc_pntr.rpw_gray_reg_dc                                                                                                   |xpm_fifo_reg_vec__parameterized0_87                                 |     9|
|192   |                  \gen_cdc_pntr.wpr_gray_reg                                                                                                      |xpm_fifo_reg_vec_88                                                 |    16|
|193   |                  \gen_cdc_pntr.wpr_gray_reg_dc                                                                                                   |xpm_fifo_reg_vec__parameterized0_89                                 |    17|
|194   |                  \gen_fwft.rdpp1_inst                                                                                                            |xpm_counter_updn_90                                                 |     9|
|195   |                  rdp_inst                                                                                                                        |xpm_counter_updn__parameterized0_91                                 |    49|
|196   |                  rdpp1_inst                                                                                                                      |xpm_counter_updn__parameterized1_92                                 |    22|
|197   |                  rst_d1_inst                                                                                                                     |xpm_fifo_reg_bit_93                                                 |     4|
|198   |                  wrp_inst                                                                                                                        |xpm_counter_updn__parameterized0_94                                 |    31|
|199   |                  wrpp1_inst                                                                                                                      |xpm_counter_updn__parameterized1_95                                 |    22|
|200   |                  wrpp2_inst                                                                                                                      |xpm_counter_updn__parameterized2_96                                 |    21|
|201   |                  xpm_fifo_rst_inst                                                                                                               |xpm_fifo_rst__xdcDup__1                                             |    42|
|202   |                    \gen_rst_ic.wrst_rd_inst                                                                                                      |xpm_cdc_sync_rst__10                                                |     3|
|203   |                    \gen_rst_ic.rrst_wr_inst                                                                                                      |xpm_cdc_sync_rst__11                                                |     3|
|204   |            axi_chip2chip_unpacker_inst                                                                                                           |axi_chip2chip_v5_0_5_unpacker                                       |     4|
|205   |          axi_chip2chip_b_fifo_inst                                                                                                               |axi_chip2chip_v5_0_5_b_fifo                                         |   553|
|206   |            axi_chip2chip_async_fifo_inst                                                                                                         |axi_chip2chip_v5_0_5_async_fifo__parameterized2                     |   553|
|207   |              xpm_fifo_async_inst                                                                                                                 |xpm_fifo_async__parameterized2                                      |   549|
|208   |                \gnuram_async_fifo.xpm_fifo_base_inst                                                                                             |xpm_fifo_base__parameterized2                                       |   549|
|209   |                  \gen_sdpram.xpm_memory_base_inst                                                                                                |xpm_memory_base__parameterized2                                     |    28|
|210   |                  \gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                  |xpm_cdc_gray__10                                                    |    46|
|211   |                  \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                                                               |xpm_cdc_gray__parameterized0                                        |    70|
|212   |                  \gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                  |xpm_cdc_gray                                                        |    46|
|213   |                  \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                                                               |xpm_cdc_gray__parameterized1                                        |    52|
|214   |                  \gen_cdc_pntr.rpw_gray_reg                                                                                                      |xpm_fifo_reg_vec                                                    |    17|
|215   |                  \gen_cdc_pntr.rpw_gray_reg_dc                                                                                                   |xpm_fifo_reg_vec__parameterized0_79                                 |     9|
|216   |                  \gen_cdc_pntr.wpr_gray_reg                                                                                                      |xpm_fifo_reg_vec_80                                                 |    16|
|217   |                  \gen_cdc_pntr.wpr_gray_reg_dc                                                                                                   |xpm_fifo_reg_vec__parameterized0_81                                 |    17|
|218   |                  \gen_fwft.rdpp1_inst                                                                                                            |xpm_counter_updn_82                                                 |     9|
|219   |                  rdp_inst                                                                                                                        |xpm_counter_updn__parameterized0                                    |    49|
|220   |                  rdpp1_inst                                                                                                                      |xpm_counter_updn__parameterized1                                    |    22|
|221   |                  rst_d1_inst                                                                                                                     |xpm_fifo_reg_bit_83                                                 |     4|
|222   |                  wrp_inst                                                                                                                        |xpm_counter_updn__parameterized0_84                                 |    31|
|223   |                  wrpp1_inst                                                                                                                      |xpm_counter_updn__parameterized1_85                                 |    22|
|224   |                  wrpp2_inst                                                                                                                      |xpm_counter_updn__parameterized2                                    |    21|
|225   |                  xpm_fifo_rst_inst                                                                                                               |xpm_fifo_rst                                                        |    42|
|226   |                    \gen_rst_ic.wrst_rd_inst                                                                                                      |xpm_cdc_sync_rst__18                                                |     3|
|227   |                    \gen_rst_ic.rrst_wr_inst                                                                                                      |xpm_cdc_sync_rst                                                    |     3|
|228   |          axi_chip2chip_ch0_ctrl_inst                                                                                                             |axi_chip2chip_v5_0_5_ch0_ctrl                                       |   106|
|229   |            axi_chip2chip_sync_cell_intr_in_inst                                                                                                  |axi_chip2chip_v5_0_5_sync_cell__parameterized0                      |    28|
|230   |            axi_chip2chip_sync_cell_intr_out_inst                                                                                                 |axi_chip2chip_v5_0_5_sync_cell__parameterized0_77                   |    28|
|231   |            \master_ecc_err_intr_gen.axi_chip2chip_sync_cell_ecc_dec_error_out_inst                                                               |axi_chip2chip_v5_0_5_sync_cell_78                                   |     7|
|232   |          axi_chip2chip_decoder_inst                                                                                                              |axi_chip2chip_v5_0_5_decoder                                        |    73|
|233   |          axi_chip2chip_r_fifo_inst                                                                                                               |axi_chip2chip_v5_0_5_awr_fifo__parameterized1                       |   612|
|234   |            axi_chip2chip_async_fifo_inst                                                                                                         |axi_chip2chip_v5_0_5_async_fifo__parameterized1                     |   576|
|235   |              xpm_fifo_async_inst                                                                                                                 |xpm_fifo_async__parameterized1                                      |   571|
|236   |                \gnuram_async_fifo.xpm_fifo_base_inst                                                                                             |xpm_fifo_base__parameterized1                                       |   571|
|237   |                  \gen_sdpram.xpm_memory_base_inst                                                                                                |xpm_memory_base__parameterized1                                     |     1|
|238   |                  \gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                  |xpm_cdc_gray__parameterized1__11                                    |    52|
|239   |                  \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                                                               |xpm_cdc_gray__parameterized2                                        |    78|
|240   |                  \gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                  |xpm_cdc_gray__parameterized1__12                                    |    52|
|241   |                  \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                                                               |xpm_cdc_gray__parameterized3                                        |    58|
|242   |                  \gen_cdc_pntr.rpw_gray_reg                                                                                                      |xpm_fifo_reg_vec__parameterized0_66                                 |    17|
|243   |                  \gen_cdc_pntr.rpw_gray_reg_dc                                                                                                   |xpm_fifo_reg_vec__parameterized1_67                                 |    10|
|244   |                  \gen_cdc_pntr.wpr_gray_reg                                                                                                      |xpm_fifo_reg_vec__parameterized0_68                                 |    12|
|245   |                  \gen_cdc_pntr.wpr_gray_reg_dc                                                                                                   |xpm_fifo_reg_vec__parameterized1_69                                 |    18|
|246   |                  \gen_fwft.rdpp1_inst                                                                                                            |xpm_counter_updn_70                                                 |     9|
|247   |                  rdp_inst                                                                                                                        |xpm_counter_updn__parameterized3_71                                 |    56|
|248   |                  rdpp1_inst                                                                                                                      |xpm_counter_updn__parameterized4_72                                 |    24|
|249   |                  rst_d1_inst                                                                                                                     |xpm_fifo_reg_bit_73                                                 |     4|
|250   |                  wrp_inst                                                                                                                        |xpm_counter_updn__parameterized3_74                                 |    34|
|251   |                  wrpp1_inst                                                                                                                      |xpm_counter_updn__parameterized4_75                                 |    31|
|252   |                  wrpp2_inst                                                                                                                      |xpm_counter_updn__parameterized5_76                                 |    20|
|253   |                  xpm_fifo_rst_inst                                                                                                               |xpm_fifo_rst__xdcDup__4                                             |    42|
|254   |                    \gen_rst_ic.wrst_rd_inst                                                                                                      |xpm_cdc_sync_rst__16                                                |     3|
|255   |                    \gen_rst_ic.rrst_wr_inst                                                                                                      |xpm_cdc_sync_rst__17                                                |     3|
|256   |            axi_chip2chip_packer_inst                                                                                                             |axi_chip2chip_v5_0_5_packer__parameterized1                         |    36|
|257   |          axi_chip2chip_sync_cell_mas_rst_axi_clk_xpm                                                                                             |axi_chip2chip_v5_0_5_sync_cell__parameterized1                      |     7|
|258   |          axi_chip2chip_tdm_inst                                                                                                                  |axi_chip2chip_v5_0_5_tdm                                            |   128|
|259   |          axi_chip2chip_w_fifo_inst                                                                                                               |axi_chip2chip_v5_0_5_awr_fifo__parameterized0                       |   599|
|260   |            axi_chip2chip_async_fifo_inst                                                                                                         |axi_chip2chip_v5_0_5_async_fifo__parameterized0                     |   575|
|261   |              xpm_fifo_async_inst                                                                                                                 |xpm_fifo_async__parameterized0                                      |   572|
|262   |                \gnuram_async_fifo.xpm_fifo_base_inst                                                                                             |xpm_fifo_base__parameterized0                                       |   572|
|263   |                  \gen_sdpram.xpm_memory_base_inst                                                                                                |xpm_memory_base__parameterized0                                     |     2|
|264   |                  \gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                  |xpm_cdc_gray__parameterized1__9                                     |    52|
|265   |                  \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                                                               |xpm_cdc_gray__parameterized2__2                                     |    78|
|266   |                  \gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                  |xpm_cdc_gray__parameterized1__10                                    |    52|
|267   |                  \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                                                               |xpm_cdc_gray__parameterized3__2                                     |    58|
|268   |                  \gen_cdc_pntr.rpw_gray_reg                                                                                                      |xpm_fifo_reg_vec__parameterized0                                    |    17|
|269   |                  \gen_cdc_pntr.rpw_gray_reg_dc                                                                                                   |xpm_fifo_reg_vec__parameterized1                                    |    10|
|270   |                  \gen_cdc_pntr.wpr_gray_reg                                                                                                      |xpm_fifo_reg_vec__parameterized0_62                                 |    12|
|271   |                  \gen_cdc_pntr.wpr_gray_reg_dc                                                                                                   |xpm_fifo_reg_vec__parameterized1_63                                 |    18|
|272   |                  \gen_fwft.rdpp1_inst                                                                                                            |xpm_counter_updn                                                    |     9|
|273   |                  rdp_inst                                                                                                                        |xpm_counter_updn__parameterized3                                    |    56|
|274   |                  rdpp1_inst                                                                                                                      |xpm_counter_updn__parameterized4                                    |    24|
|275   |                  rst_d1_inst                                                                                                                     |xpm_fifo_reg_bit                                                    |     4|
|276   |                  wrp_inst                                                                                                                        |xpm_counter_updn__parameterized3_64                                 |    34|
|277   |                  wrpp1_inst                                                                                                                      |xpm_counter_updn__parameterized4_65                                 |    31|
|278   |                  wrpp2_inst                                                                                                                      |xpm_counter_updn__parameterized5                                    |    20|
|279   |                  xpm_fifo_rst_inst                                                                                                               |xpm_fifo_rst__xdcDup__3                                             |    42|
|280   |                    \gen_rst_ic.wrst_rd_inst                                                                                                      |xpm_cdc_sync_rst__14                                                |     3|
|281   |                    \gen_rst_ic.rrst_wr_inst                                                                                                      |xpm_cdc_sync_rst__15                                                |     3|
|282   |            axi_chip2chip_unpacker_inst                                                                                                           |axi_chip2chip_v5_0_5_unpacker__parameterized0                       |    24|
|283   |        \master_fpga_gen.axi_chip2chip_master_phy_inst                                                                                            |axi_chip2chip_v5_0_5_phy_if                                         |   280|
|284   |          \aurora_phy.standard_cc_module_inst                                                                                                     |axi_chip2chip_v5_0_5_aurora_standard_cc_module                      |   149|
|285   |          \aurora_phy.user_reset_sync_inst                                                                                                        |axi_chip2chip_v5_0_5_reset_sync                                     |    16|
|286   |          axi_chip2chip_phy_init_inst                                                                                                             |axi_chip2chip_v5_0_5_phy_init                                       |   115|
|287   |            \sync_cell_master.axi_chip2chip_sync_cell_inst                                                                                        |axi_chip2chip_v5_0_5_sync_cell__parameterized2                      |    23|
|288   |    axi_interconnect_0                                                                                                                            |cpu_block_axi_interconnect_0_0                                      |  5001|
|289   |      xbar                                                                                                                                        |cpu_block_xbar_0                                                    |  1146|
|290   |        inst                                                                                                                                      |axi_crossbar_v2_1_20_axi_crossbar                                   |  1146|
|291   |          \gen_samd.crossbar_samd                                                                                                                 |axi_crossbar_v2_1_20_crossbar                                       |  1146|
|292   |            addr_arbiter_ar                                                                                                                       |axi_crossbar_v2_1_20_addr_arbiter                                   |   104|
|293   |            addr_arbiter_aw                                                                                                                       |axi_crossbar_v2_1_20_addr_arbiter_50                                |   108|
|294   |            \gen_decerr_slave.decerr_slave_inst                                                                                                   |axi_crossbar_v2_1_20_decerr_slave                                   |    41|
|295   |            \gen_master_slots[0].reg_slice_mi                                                                                                     |axi_register_slice_v2_1_19_axi_register_slice__parameterized1       |   214|
|296   |              \b.b_pipe                                                                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized9_60   |     6|
|297   |              \r.r_pipe                                                                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized10_61  |   208|
|298   |            \gen_master_slots[1].reg_slice_mi                                                                                                     |axi_register_slice_v2_1_19_axi_register_slice__parameterized1_51    |   215|
|299   |              \b.b_pipe                                                                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized9_58   |     6|
|300   |              \r.r_pipe                                                                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized10_59  |   209|
|301   |            \gen_master_slots[2].reg_slice_mi                                                                                                     |axi_register_slice_v2_1_19_axi_register_slice__parameterized1_52    |   216|
|302   |              \b.b_pipe                                                                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized9_56   |     8|
|303   |              \r.r_pipe                                                                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized10_57  |   208|
|304   |            \gen_master_slots[3].reg_slice_mi                                                                                                     |axi_register_slice_v2_1_19_axi_register_slice__parameterized1_53    |    16|
|305   |              \b.b_pipe                                                                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized9      |     6|
|306   |              \r.r_pipe                                                                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized10     |    10|
|307   |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                                      |axi_crossbar_v2_1_20_si_transactor                                  |   100|
|308   |            \gen_slave_slots[0].gen_si_write.si_transactor_aw                                                                                     |axi_crossbar_v2_1_20_si_transactor__parameterized0                  |    43|
|309   |            \gen_slave_slots[0].gen_si_write.splitter_aw_si                                                                                       |axi_crossbar_v2_1_20_splitter                                       |     5|
|310   |            \gen_slave_slots[0].gen_si_write.wdata_router_w                                                                                       |axi_crossbar_v2_1_20_wdata_router                                   |    45|
|311   |              wrouter_aw_fifo                                                                                                                     |axi_data_fifo_v2_1_18_axic_reg_srl_fifo                             |    45|
|312   |                \gen_srls[0].gen_rep[0].srl_nx1                                                                                                   |axi_data_fifo_v2_1_18_ndeep_srl__parameterized0                     |     3|
|313   |                \gen_srls[0].gen_rep[1].srl_nx1                                                                                                   |axi_data_fifo_v2_1_18_ndeep_srl__parameterized0_55                  |     9|
|314   |            splitter_aw_mi                                                                                                                        |axi_crossbar_v2_1_20_splitter_54                                    |     2|
|315   |      m01_couplers                                                                                                                                |m01_couplers_imp_14DHFE5                                            |  1271|
|316   |        auto_ds                                                                                                                                   |cpu_block_auto_ds_0                                                 |  1271|
|317   |          inst                                                                                                                                    |axi_dwidth_converter_v2_1_19_top__xdcDup__1                         |  1271|
|318   |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                                                |axi_dwidth_converter_v2_1_19_axi_downsizer__xdcDup__1               |  1271|
|319   |              \USE_READ.read_addr_inst                                                                                                            |axi_dwidth_converter_v2_1_19_a_downsizer__parameterized0__xdcDup__1 |   459|
|320   |                cmd_queue                                                                                                                         |axi_data_fifo_v2_1_18_axic_fifo__parameterized0__xdcDup__2          |   204|
|321   |                  inst                                                                                                                            |axi_data_fifo_v2_1_18_fifo_gen__parameterized0__xdcDup__2           |   204|
|322   |                    fifo_gen_inst                                                                                                                 |fifo_generator_v13_2_4__parameterized1__xdcDup__2                   |   120|
|323   |                      inst_fifo_gen                                                                                                               |fifo_generator_v13_2_4_synth__parameterized1__xdcDup__2             |   120|
|324   |                        \gconvfifo.rf                                                                                                             |fifo_generator_top__parameterized1__xdcDup__2                       |   120|
|325   |                          \grf.rf                                                                                                                 |fifo_generator_ramfifo__parameterized0__xdcDup__2                   |   120|
|326   |                            \gntv_or_sync_fifo.gl0.rd                                                                                             |rd_logic_41                                                         |    32|
|327   |                              \gr1.gr1_int.rfwft                                                                                                  |rd_fwft_47                                                          |    15|
|328   |                              \grss.rsts                                                                                                          |rd_status_flags_ss_48                                               |     2|
|329   |                              rpntr                                                                                                               |rd_bin_cntr_49                                                      |    15|
|330   |                            \gntv_or_sync_fifo.gl0.wr                                                                                             |wr_logic_42                                                         |    28|
|331   |                              \gwss.wsts                                                                                                          |wr_status_flags_ss_45                                               |     5|
|332   |                              wpntr                                                                                                               |wr_bin_cntr_46                                                      |    23|
|333   |                            \gntv_or_sync_fifo.mem                                                                                                |memory__parameterized0_43                                           |    54|
|334   |                              \gdm.dm_gen.dm                                                                                                      |dmem__parameterized0_44                                             |    28|
|335   |                            rstblk                                                                                                                |reset_blk_ramfifo__xdcDup__3                                        |     6|
|336   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                |xpm_cdc_async_rst__8                                                |     2|
|337   |              \USE_READ.read_data_inst                                                                                                            |axi_dwidth_converter_v2_1_19_r_downsizer_20                         |   164|
|338   |              \USE_WRITE.USE_SPLIT.write_resp_inst                                                                                                |axi_dwidth_converter_v2_1_19_b_downsizer_21                         |    34|
|339   |              \USE_WRITE.write_addr_inst                                                                                                          |axi_dwidth_converter_v2_1_19_a_downsizer__xdcDup__1                 |   546|
|340   |                \USE_B_CHANNEL.cmd_b_queue                                                                                                        |axi_data_fifo_v2_1_18_axic_fifo__xdcDup__1                          |   102|
|341   |                  inst                                                                                                                            |axi_data_fifo_v2_1_18_fifo_gen__xdcDup__1                           |   102|
|342   |                    fifo_gen_inst                                                                                                                 |fifo_generator_v13_2_4__parameterized0__xdcDup__1                   |    85|
|343   |                      inst_fifo_gen                                                                                                               |fifo_generator_v13_2_4_synth__parameterized0__xdcDup__1             |    85|
|344   |                        \gconvfifo.rf                                                                                                             |fifo_generator_top__parameterized0__xdcDup__1                       |    85|
|345   |                          \grf.rf                                                                                                                 |fifo_generator_ramfifo__xdcDup__1                                   |    85|
|346   |                            \gntv_or_sync_fifo.gl0.rd                                                                                             |rd_logic_32                                                         |    32|
|347   |                              \gr1.gr1_int.rfwft                                                                                                  |rd_fwft_38                                                          |    15|
|348   |                              \grss.rsts                                                                                                          |rd_status_flags_ss_39                                               |     2|
|349   |                              rpntr                                                                                                               |rd_bin_cntr_40                                                      |    15|
|350   |                            \gntv_or_sync_fifo.gl0.wr                                                                                             |wr_logic_33                                                         |    28|
|351   |                              \gwss.wsts                                                                                                          |wr_status_flags_ss_36                                               |     5|
|352   |                              wpntr                                                                                                               |wr_bin_cntr_37                                                      |    23|
|353   |                            \gntv_or_sync_fifo.mem                                                                                                |memory_34                                                           |    19|
|354   |                              \gdm.dm_gen.dm                                                                                                      |dmem_35                                                             |    10|
|355   |                            rstblk                                                                                                                |reset_blk_ramfifo__xdcDup__1                                        |     6|
|356   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                |xpm_cdc_async_rst__6                                                |     2|
|357   |                cmd_queue                                                                                                                         |axi_data_fifo_v2_1_18_axic_fifo__parameterized0__xdcDup__1          |   185|
|358   |                  inst                                                                                                                            |axi_data_fifo_v2_1_18_fifo_gen__parameterized0__xdcDup__1           |   185|
|359   |                    fifo_gen_inst                                                                                                                 |fifo_generator_v13_2_4__parameterized1__xdcDup__1                   |   118|
|360   |                      inst_fifo_gen                                                                                                               |fifo_generator_v13_2_4_synth__parameterized1__xdcDup__1             |   118|
|361   |                        \gconvfifo.rf                                                                                                             |fifo_generator_top__parameterized1__xdcDup__1                       |   118|
|362   |                          \grf.rf                                                                                                                 |fifo_generator_ramfifo__parameterized0__xdcDup__1                   |   118|
|363   |                            \gntv_or_sync_fifo.gl0.rd                                                                                             |rd_logic_23                                                         |    32|
|364   |                              \gr1.gr1_int.rfwft                                                                                                  |rd_fwft_29                                                          |    15|
|365   |                              \grss.rsts                                                                                                          |rd_status_flags_ss_30                                               |     2|
|366   |                              rpntr                                                                                                               |rd_bin_cntr_31                                                      |    15|
|367   |                            \gntv_or_sync_fifo.gl0.wr                                                                                             |wr_logic_24                                                         |    28|
|368   |                              \gwss.wsts                                                                                                          |wr_status_flags_ss_27                                               |     5|
|369   |                              wpntr                                                                                                               |wr_bin_cntr_28                                                      |    23|
|370   |                            \gntv_or_sync_fifo.mem                                                                                                |memory__parameterized0_25                                           |    52|
|371   |                              \gdm.dm_gen.dm                                                                                                      |dmem__parameterized0_26                                             |    27|
|372   |                            rstblk                                                                                                                |reset_blk_ramfifo__xdcDup__2                                        |     6|
|373   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                |xpm_cdc_async_rst__7                                                |     2|
|374   |              \USE_WRITE.write_data_inst                                                                                                          |axi_dwidth_converter_v2_1_19_w_downsizer_22                         |    68|
|375   |      m02_couplers                                                                                                                                |m02_couplers_imp_E3RVK4                                             |  1271|
|376   |        auto_ds                                                                                                                                   |cpu_block_auto_ds_1                                                 |  1271|
|377   |          inst                                                                                                                                    |axi_dwidth_converter_v2_1_19_top                                    |  1271|
|378   |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                                                |axi_dwidth_converter_v2_1_19_axi_downsizer                          |  1271|
|379   |              \USE_READ.read_addr_inst                                                                                                            |axi_dwidth_converter_v2_1_19_a_downsizer__parameterized0            |   459|
|380   |                cmd_queue                                                                                                                         |axi_data_fifo_v2_1_18_axic_fifo__parameterized0                     |   204|
|381   |                  inst                                                                                                                            |axi_data_fifo_v2_1_18_fifo_gen__parameterized0                      |   204|
|382   |                    fifo_gen_inst                                                                                                                 |fifo_generator_v13_2_4__parameterized1                              |   120|
|383   |                      inst_fifo_gen                                                                                                               |fifo_generator_v13_2_4_synth__parameterized1                        |   120|
|384   |                        \gconvfifo.rf                                                                                                             |fifo_generator_top__parameterized1                                  |   120|
|385   |                          \grf.rf                                                                                                                 |fifo_generator_ramfifo__parameterized0                              |   120|
|386   |                            \gntv_or_sync_fifo.gl0.rd                                                                                             |rd_logic_11                                                         |    32|
|387   |                              \gr1.gr1_int.rfwft                                                                                                  |rd_fwft_17                                                          |    15|
|388   |                              \grss.rsts                                                                                                          |rd_status_flags_ss_18                                               |     2|
|389   |                              rpntr                                                                                                               |rd_bin_cntr_19                                                      |    15|
|390   |                            \gntv_or_sync_fifo.gl0.wr                                                                                             |wr_logic_12                                                         |    28|
|391   |                              \gwss.wsts                                                                                                          |wr_status_flags_ss_15                                               |     5|
|392   |                              wpntr                                                                                                               |wr_bin_cntr_16                                                      |    23|
|393   |                            \gntv_or_sync_fifo.mem                                                                                                |memory__parameterized0_13                                           |    54|
|394   |                              \gdm.dm_gen.dm                                                                                                      |dmem__parameterized0_14                                             |    28|
|395   |                            rstblk                                                                                                                |reset_blk_ramfifo                                                   |     6|
|396   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                |xpm_cdc_async_rst                                                   |     2|
|397   |              \USE_READ.read_data_inst                                                                                                            |axi_dwidth_converter_v2_1_19_r_downsizer                            |   164|
|398   |              \USE_WRITE.USE_SPLIT.write_resp_inst                                                                                                |axi_dwidth_converter_v2_1_19_b_downsizer                            |    34|
|399   |              \USE_WRITE.write_addr_inst                                                                                                          |axi_dwidth_converter_v2_1_19_a_downsizer                            |   546|
|400   |                \USE_B_CHANNEL.cmd_b_queue                                                                                                        |axi_data_fifo_v2_1_18_axic_fifo                                     |   102|
|401   |                  inst                                                                                                                            |axi_data_fifo_v2_1_18_fifo_gen                                      |   102|
|402   |                    fifo_gen_inst                                                                                                                 |fifo_generator_v13_2_4__parameterized0                              |    85|
|403   |                      inst_fifo_gen                                                                                                               |fifo_generator_v13_2_4_synth__parameterized0                        |    85|
|404   |                        \gconvfifo.rf                                                                                                             |fifo_generator_top__parameterized0                                  |    85|
|405   |                          \grf.rf                                                                                                                 |fifo_generator_ramfifo                                              |    85|
|406   |                            \gntv_or_sync_fifo.gl0.rd                                                                                             |rd_logic_4                                                          |    32|
|407   |                              \gr1.gr1_int.rfwft                                                                                                  |rd_fwft_8                                                           |    15|
|408   |                              \grss.rsts                                                                                                          |rd_status_flags_ss_9                                                |     2|
|409   |                              rpntr                                                                                                               |rd_bin_cntr_10                                                      |    15|
|410   |                            \gntv_or_sync_fifo.gl0.wr                                                                                             |wr_logic_5                                                          |    28|
|411   |                              \gwss.wsts                                                                                                          |wr_status_flags_ss_6                                                |     5|
|412   |                              wpntr                                                                                                               |wr_bin_cntr_7                                                       |    23|
|413   |                            \gntv_or_sync_fifo.mem                                                                                                |memory                                                              |    19|
|414   |                              \gdm.dm_gen.dm                                                                                                      |dmem                                                                |    10|
|415   |                            rstblk                                                                                                                |reset_blk_ramfifo__xdcDup__4                                        |     6|
|416   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                |xpm_cdc_async_rst__9                                                |     2|
|417   |                cmd_queue                                                                                                                         |axi_data_fifo_v2_1_18_axic_fifo__parameterized0__xdcDup__3          |   185|
|418   |                  inst                                                                                                                            |axi_data_fifo_v2_1_18_fifo_gen__parameterized0__xdcDup__3           |   185|
|419   |                    fifo_gen_inst                                                                                                                 |fifo_generator_v13_2_4__parameterized1__xdcDup__3                   |   118|
|420   |                      inst_fifo_gen                                                                                                               |fifo_generator_v13_2_4_synth__parameterized1__xdcDup__3             |   118|
|421   |                        \gconvfifo.rf                                                                                                             |fifo_generator_top__parameterized1__xdcDup__3                       |   118|
|422   |                          \grf.rf                                                                                                                 |fifo_generator_ramfifo__parameterized0__xdcDup__3                   |   118|
|423   |                            \gntv_or_sync_fifo.gl0.rd                                                                                             |rd_logic                                                            |    32|
|424   |                              \gr1.gr1_int.rfwft                                                                                                  |rd_fwft                                                             |    15|
|425   |                              \grss.rsts                                                                                                          |rd_status_flags_ss                                                  |     2|
|426   |                              rpntr                                                                                                               |rd_bin_cntr                                                         |    15|
|427   |                            \gntv_or_sync_fifo.gl0.wr                                                                                             |wr_logic                                                            |    28|
|428   |                              \gwss.wsts                                                                                                          |wr_status_flags_ss                                                  |     5|
|429   |                              wpntr                                                                                                               |wr_bin_cntr                                                         |    23|
|430   |                            \gntv_or_sync_fifo.mem                                                                                                |memory__parameterized0                                              |    52|
|431   |                              \gdm.dm_gen.dm                                                                                                      |dmem__parameterized0                                                |    27|
|432   |                            rstblk                                                                                                                |reset_blk_ramfifo__xdcDup__5                                        |     6|
|433   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                |xpm_cdc_async_rst__10                                               |     2|
|434   |              \USE_WRITE.write_data_inst                                                                                                          |axi_dwidth_converter_v2_1_19_w_downsizer                            |    68|
|435   |      s00_couplers                                                                                                                                |s00_couplers_imp_1POEQSP                                            |  1313|
|436   |        auto_us                                                                                                                                   |cpu_block_auto_us_0                                                 |  1313|
|437   |          inst                                                                                                                                    |axi_dwidth_converter_v2_1_19_top__parameterized0                    |  1313|
|438   |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                        |axi_dwidth_converter_v2_1_19_axi_upsizer                            |  1313|
|439   |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                                             |axi_register_slice_v2_1_19_axi_register_slice                       |   207|
|440   |                \r.r_pipe                                                                                                                         |axi_register_slice_v2_1_19_axic_register_slice__parameterized2      |   207|
|441   |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                                                     |axi_dwidth_converter_v2_1_19_r_upsizer                              |   143|
|442   |              \USE_READ.read_addr_inst                                                                                                            |axi_dwidth_converter_v2_1_19_a_upsizer__parameterized0              |   164|
|443   |                \GEN_CMD_QUEUE.cmd_queue                                                                                                          |generic_baseblocks_v2_1_0_command_fifo__parameterized0_2            |   110|
|444   |                \gen_id_queue.id_queue                                                                                                            |generic_baseblocks_v2_1_0_command_fifo_3                            |    53|
|445   |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                                                   |axi_dwidth_converter_v2_1_19_w_upsizer                              |   275|
|446   |              \USE_WRITE.write_addr_inst                                                                                                          |axi_dwidth_converter_v2_1_19_a_upsizer                              |   177|
|447   |                \GEN_CMD_QUEUE.cmd_queue                                                                                                          |generic_baseblocks_v2_1_0_command_fifo__parameterized0              |   122|
|448   |                \gen_id_queue.id_queue                                                                                                            |generic_baseblocks_v2_1_0_command_fifo                              |    54|
|449   |              si_register_slice_inst                                                                                                              |axi_register_slice_v2_1_19_axi_register_slice__parameterized0       |   347|
|450   |                \ar.ar_pipe                                                                                                                       |axi_register_slice_v2_1_19_axic_register_slice__parameterized3      |   171|
|451   |                \aw.aw_pipe                                                                                                                       |axi_register_slice_v2_1_19_axic_register_slice__parameterized3_1    |   176|
|452   |    blk_mem_gen_0                                                                                                                                 |cpu_block_blk_mem_gen_0_0                                           |    12|
|453   |      U0                                                                                                                                          |blk_mem_gen_v8_4_3                                                  |    12|
|454   |        inst_blk_mem_gen                                                                                                                          |blk_mem_gen_v8_4_3_synth                                            |    12|
|455   |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                                                  |blk_mem_gen_top                                                     |    12|
|456   |            \valid.cstr                                                                                                                           |blk_mem_gen_generic_cstr                                            |    12|
|457   |              \ramloop[0].ram.r                                                                                                                   |blk_mem_gen_prim_width                                              |    12|
|458   |                \prim_noinit.ram                                                                                                                  |blk_mem_gen_prim_wrapper                                            |     3|
|459   |    clk_wiz_0                                                                                                                                     |cpu_block_clk_wiz_0_0                                               |     3|
|460   |      inst                                                                                                                                        |cpu_block_clk_wiz_0_0_clk_wiz                                       |     3|
|461   |    dsync_0                                                                                                                                       |cpu_block_dsync_0_0                                                 |     3|
|462   |      inst                                                                                                                                        |dsync                                                               |     3|
|463   |    gpio_split_0                                                                                                                                  |cpu_block_gpio_split_0_0                                            |    36|
|464   |      inst                                                                                                                                        |gpio_split                                                          |    36|
|465   |    proc_sys_reset_0                                                                                                                              |cpu_block_proc_sys_reset_0_0                                        |    66|
|466   |      U0                                                                                                                                          |proc_sys_reset                                                      |    66|
|467   |        EXT_LPF                                                                                                                                   |lpf                                                                 |    23|
|468   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                                              |cdc_sync                                                            |     6|
|469   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                              |cdc_sync_0                                                          |     6|
|470   |        SEQ                                                                                                                                       |sequence_psr                                                        |    38|
|471   |          SEQ_COUNTER                                                                                                                             |upcnt_n                                                             |    13|
|472   |    util_ds_buf_0                                                                                                                                 |cpu_block_util_ds_buf_0_0                                           |     1|
|473   |      U0                                                                                                                                          |util_ds_buf__1                                                      |     1|
|474   |    util_ds_buf_1                                                                                                                                 |cpu_block_util_ds_buf_0_1                                           |     1|
|475   |      U0                                                                                                                                          |util_ds_buf                                                         |     1|
|476   |    util_vector_logic_0                                                                                                                           |cpu_block_util_vector_logic_0_0                                     |     1|
|477   |    xlconstant_0                                                                                                                                  |cpu_block_xlconstant_0_0                                            |     0|
|478   |    xlconstant_1                                                                                                                                  |cpu_block_xlconstant_1_0                                            |     0|
|479   |    zynq_ultra_ps_e_0                                                                                                                             |cpu_block_zynq_ultra_ps_e_0_0                                       |   299|
|480   |      inst                                                                                                                                        |zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e                              |   299|
+------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:55 ; elapsed = 00:04:12 . Memory (MB): peak = 4266.652 ; gain = 1783.910 ; free physical = 176 ; free virtual = 9767
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10259 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:45 ; elapsed = 00:03:58 . Memory (MB): peak = 4266.652 ; gain = 1676.145 ; free physical = 222 ; free virtual = 9813
Synthesis Optimization Complete : Time (s): cpu = 00:02:55 ; elapsed = 00:04:12 . Memory (MB): peak = 4266.656 ; gain = 1783.910 ; free physical = 222 ; free virtual = 9813
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. cpu_block_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT cpu_block_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_block_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4337.320 ; gain = 0.000 ; free physical = 178 ; free virtual = 9743
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  BUFG => BUFGCE: 1 instances
  FD => FDRE: 1 instances
  FDR => FDRE: 10 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
758 Infos, 465 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:06 ; elapsed = 00:04:38 . Memory (MB): peak = 4337.320 ; gain = 2682.590 ; free physical = 1347 ; free virtual = 10913
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4337.320 ; gain = 0.000 ; free physical = 1347 ; free virtual = 10913
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ehep/Vivado_Projects/ELM_ALEX_project/emtf_elm2_2019.1/emtf_elm2_2019.1.runs/synth_1/cpu_block_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_block_wrapper_utilization_synth.rpt -pb cpu_block_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 18:06:40 2020...
