<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
          Lattice Mapping Report File for Design Module 'Game_Score'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     Game_Score_impl1.ngd -o Game_Score_impl1_map.ncd -pr Game_Score_impl1.prf
     -mp Game_Score_impl1.mrp -lpf
     F:/Fpga_Project/BaseBoard/LAB4_Game_Score/impl1/Game_Score_impl1.lpf -lpf
     F:/Fpga_Project/BaseBoard/LAB4_Game_Score/Game_Score.lpf -c 0 -gui -msgset
     F:/Fpga_Project/BaseBoard/LAB4_Game_Score/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.9.0.99.2
Mapped on:  01/25/19  09:23:30


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     88 out of  4635 (2%)
      PFU registers:           88 out of  4320 (2%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       100 out of  2160 (5%)
      SLICEs as Logic/ROM:    100 out of  2160 (5%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         15 out of  2160 (1%)
   Number of LUT4s:        196 out of  4320 (5%)
      Number used as logic LUTs:        166
      Number used as distributed RAM:     0
      Number used as ripple logic:       30
      Number used as shift registers:     0
   Number of PIO sites used: 7 + 4(JTAG) out of 105 (10%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  4
     Net clk_c: 20 loads, 20 rising, 0 falling (Driver: PIO clk )
     Net u4/clk_40khz: 21 loads, 21 rising, 0 falling (Driver: u4/clk_40khz_68 )

     
     Net u1/key_jit_0: 6 loads, 0 rising, 6 falling (Driver: u1/key_jit_i0_i0 )
     Net u1/key_jit_1: 6 loads, 0 rising, 6 falling (Driver: u1/key_jit_i0_i1 )
   Number of Clock Enables:  12
     Net u4/clk_40khz_enable_27: 11 loads, 11 LSLICEs
     Net u4/state_0: 3 loads, 3 LSLICEs
     Net u4/state_1: 2 loads, 2 LSLICEs
     Net u4/clk_40khz_enable_4: 1 loads, 1 LSLICEs
     Net u4/clk_40khz_enable_3: 1 loads, 1 LSLICEs
     Net key_pulse_1_N_5_1_enable_5: 2 loads, 2 LSLICEs
     Net key_pulse_1_N_5_1_enable_8: 2 loads, 2 LSLICEs
     Net u4/clk_40khz_enable_16: 1 loads, 1 LSLICEs
     Net u4/clk_40khz_enable_19: 1 loads, 1 LSLICEs
     Net u1/clk_c_enable_2: 1 loads, 1 LSLICEs
     Net u3/key_pulse_1_N_5_0_enable_7: 2 loads, 2 LSLICEs
     Net u3/key_pulse_1_N_5_0_enable_8: 2 loads, 2 LSLICEs
   Number of LSRs:  11
     Net u4/cnt_9__N_133: 5 loads, 5 LSLICEs
     Net u4/n2944: 2 loads, 2 LSLICEs
     Net u4/n1801: 3 loads, 3 LSLICEs
     Net key_pulse_1_N_5_1_enable_5: 2 loads, 2 LSLICEs
     Net key_pulse_1_N_5_1_enable_8: 2 loads, 2 LSLICEs
     Net u4/n2331: 2 loads, 2 LSLICEs
     Net u1/n3: 10 loads, 10 LSLICEs
     Net u2/n1323: 2 loads, 2 LSLICEs
     Net u3/key_pulse_1_N_5_0_enable_7: 2 loads, 2 LSLICEs
     Net u3/key_pulse_1_N_5_0_enable_8: 2 loads, 2 LSLICEs
     Net u3/n1311: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net cnt_main_0: 34 loads
     Net cnt_main_1: 26 loads
     Net cnt_main_2: 17 loads
     Net u4/state_0: 16 loads
     Net blue_seg_4: 15 loads
     Net u4/cnt_write_1: 15 loads
     Net blue_seg_5: 14 loads
     Net blue_seg_6: 14 loads
     Net blue_seg_8: 14 loads
     Net u4/state_1: 14 loads




   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.







<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| seg_sck             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_din             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| key_blue            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| key_red             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| rst_n               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_rck             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i2786 undriven or does not drive anything - clipped.
Signal key_pulse_1_N_5_1 was merged into signal u1/key_jit_1
Signal key_pulse_1_N_5_0 was merged into signal u1/key_jit_0
Signal u4/clk_40khz_enable_25 was merged into signal u4/state_1
Signal u4/clk_40khz_enable_26 was merged into signal u4/state_0
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal u1/cnt_377_add_4_1/S0 undriven or does not drive anything - clipped.
Signal u1/cnt_377_add_4_1/CI undriven or does not drive anything - clipped.
Signal u1/cnt_377_add_4_19/S1 undriven or does not drive anything - clipped.
Signal u1/cnt_377_add_4_19/CO undriven or does not drive anything - clipped.
Signal u4/cnt_378_379_add_4_1/S0 undriven or does not drive anything - clipped.
Signal u4/cnt_378_379_add_4_1/CI undriven or does not drive anything - clipped.
Signal u4/cnt_378_379_add_4_9/CO undriven or does not drive anything - clipped.
Block u1/i2789 was optimized away.
Block u1/i2788 was optimized away.
Block u4/i2_1_lut_rep_37 was optimized away.
Block u4/i1604_1_lut_rep_48 was optimized away.
Block i1 was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_n_c'.
        


     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'rst_n_c' via the GSR component.

     Type and number of components of the type: 
   Register = 20 

     Type and instance name of component: 
   Register : u4/data_i0_i4
   Register : u4/data_i0_i13
   Register : u4/data_i0_i12
   Register : u4/data_i0_i11
   Register : u4/data_i0_i10
   Register : u4/data_i0_i9
   Register : u4/data_i0_i8
   Register : u4/data_i0_i7
   Register : u4/data_i0_i5
   Register : u4/data_i0_i2
   Register : u4/data_i0_i6
   Register : u4/data_i0_i3
   Register : u4/data_i0_i1
   Register : u4/data_i0_i14
   Register : u1/key_n_r2_i0
   Register : u1/key_n_r_i0
   Register : u1/key_n_r1_i0
   Register : u1/key_n_r_i1
   Register : u1/key_n_r2_i1
   Register : u1/key_n_r1_i1

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'rst_n_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 60 

     Type and instance name of component: 
   Register : u4/cnt_378_379__i3
   Register : u4/cnt_main_i0_i0
   Register : u4/cnt_378_379__i1
   Register : u4/cnt_write_i0_i2
   Register : u4/cnt_write_i0_i3
   Register : u4/cnt_write_i0_i4

   Register : u4/cnt_main_i0_i2
   Register : u4/cnt_write_i0_i0
   Register : u4/cnt_378_379__i2
   Register : u4/cnt_write_i0_i1
   Register : u4/cnt_main_i0_i1
   Register : u4/cnt_write_i0_i5
   Register : u4/cnt_378_379__i9
   Register : u4/cnt_378_379__i8
   Register : u4/cnt_378_379__i7
   Register : u4/cnt_378_379__i6
   Register : u4/cnt_378_379__i5
   Register : u4/cnt_378_379__i4
   Register : u1/cnt_377__i17
   Register : u1/cnt_377__i7
   Register : u1/cnt_377__i8
   Register : u1/cnt_377__i9
   Register : u1/cnt_377__i10
   Register : u1/cnt_377__i11
   Register : u1/cnt_377__i12
   Register : u1/cnt_377__i13
   Register : u1/cnt_377__i14
   Register : u1/cnt_377__i0
   Register : u1/cnt_377__i6
   Register : u1/cnt_377__i16
   Register : u1/cnt_377__i15
   Register : u1/cnt_377__i1
   Register : u1/cnt_377__i2
   Register : u1/cnt_377__i3
   Register : u1/cnt_377__i4
   Register : u1/cnt_377__i5
   Register : u2/score_data_i9
   Register : u2/score_data_i7
   Register : u2/score_data_i0
   Register : u2/score_data_i4
   Register : u2/score_data_i6
   Register : u2/score_data_i5
   Register : u2/score_data_i10
   Register : u2/score_data_i11
   Register : u2/score_data_i3
   Register : u2/score_data_i2
   Register : u2/score_data_i1
   Register : u2/score_data_i8
   Register : u3/score_data_i0
   Register : u3/score_data_i9
   Register : u3/score_data_i10
   Register : u3/score_data_i11
   Register : u3/score_data_i3
   Register : u3/score_data_i4
   Register : u3/score_data_i2
   Register : u3/score_data_i1
   Register : u3/score_data_i5
   Register : u3/score_data_i6
   Register : u3/score_data_i7
   Register : u3/score_data_i8





<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 49 MB
        






















































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
