
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005214    0.133097    0.051466    4.051466 ^ ena (in)
                                                         ena (net)
                      0.133097    0.000000    4.051466 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019382    0.356185    0.348054    4.399519 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.356186    0.000608    4.400127 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034515    0.322380    0.257254    4.657382 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.322380    0.000307    4.657689 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004410    0.413368    0.290432    4.948121 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.413368    0.000053    4.948174 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.948174   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000334   20.557699 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.307699   clock uncertainty
                                  0.000000   20.307699   clock reconvergence pessimism
                                 -0.354669   19.953030   library setup time
                                             19.953030   data required time
---------------------------------------------------------------------------------------------
                                             19.953030   data required time
                                             -4.948174   data arrival time
---------------------------------------------------------------------------------------------
                                             15.004856   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005214    0.133097    0.051466    4.051466 ^ ena (in)
                                                         ena (net)
                      0.133097    0.000000    4.051466 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019382    0.356185    0.348054    4.399519 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.356186    0.000608    4.400127 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034515    0.322380    0.257254    4.657382 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.322380    0.000400    4.657782 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004289    0.403474    0.287638    4.945420 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.403474    0.000083    4.945503 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.945503   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000524   20.557888 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.307890   clock uncertainty
                                  0.000000   20.307890   clock reconvergence pessimism
                                 -0.353151   19.954739   library setup time
                                             19.954739   data required time
---------------------------------------------------------------------------------------------
                                             19.954739   data required time
                                             -4.945503   data arrival time
---------------------------------------------------------------------------------------------
                                             15.009235   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005214    0.133097    0.051466    4.051466 ^ ena (in)
                                                         ena (net)
                      0.133097    0.000000    4.051466 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019382    0.356185    0.348054    4.399519 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.356186    0.000608    4.400127 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034515    0.322380    0.257254    4.657382 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.322381    0.000851    4.658233 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004659    0.269593    0.233635    4.891868 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.269593    0.000059    4.891926 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.891926   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000750   20.558113 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308115   clock uncertainty
                                  0.000000   20.308115   clock reconvergence pessimism
                                 -0.330382   19.977732   library setup time
                                             19.977732   data required time
---------------------------------------------------------------------------------------------
                                             19.977732   data required time
                                             -4.891926   data arrival time
---------------------------------------------------------------------------------------------
                                             15.085807   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005214    0.133097    0.051466    4.051466 ^ ena (in)
                                                         ena (net)
                      0.133097    0.000000    4.051466 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019382    0.356185    0.348054    4.399519 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.356186    0.000608    4.400127 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034515    0.322380    0.257254    4.657382 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.322381    0.000793    4.658175 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004566    0.267222    0.231997    4.890172 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.267222    0.000092    4.890264 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.890264   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000735   20.558100 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308100   clock uncertainty
                                  0.000000   20.308100   clock reconvergence pessimism
                                 -0.329928   19.978172   library setup time
                                             19.978172   data required time
---------------------------------------------------------------------------------------------
                                             19.978172   data required time
                                             -4.890264   data arrival time
---------------------------------------------------------------------------------------------
                                             15.087908   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005214    0.133097    0.051466    4.051466 ^ ena (in)
                                                         ena (net)
                      0.133097    0.000000    4.051466 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019382    0.356185    0.348054    4.399519 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.356186    0.000608    4.400127 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034515    0.322380    0.257254    4.657382 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.322380    0.000694    4.658075 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004548    0.269262    0.226422    4.884497 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.269262    0.000057    4.884554 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.884554   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000737   20.558102 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308102   clock uncertainty
                                  0.000000   20.308102   clock reconvergence pessimism
                                 -0.330318   19.977783   library setup time
                                             19.977783   data required time
---------------------------------------------------------------------------------------------
                                             19.977783   data required time
                                             -4.884554   data arrival time
---------------------------------------------------------------------------------------------
                                             15.093228   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005214    0.133097    0.051466    4.051466 ^ ena (in)
                                                         ena (net)
                      0.133097    0.000000    4.051466 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019382    0.356185    0.348054    4.399519 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.356186    0.000586    4.400105 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005486    0.253298    0.189751    4.589856 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.253298    0.000070    4.589925 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004191    0.330453    0.274119    4.864045 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.330453    0.000080    4.864125 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.864125   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000275   20.557640 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.307640   clock uncertainty
                                  0.000000   20.307640   clock reconvergence pessimism
                                 -0.341952   19.965689   library setup time
                                             19.965689   data required time
---------------------------------------------------------------------------------------------
                                             19.965689   data required time
                                             -4.864125   data arrival time
---------------------------------------------------------------------------------------------
                                             15.101563   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005214    0.133097    0.051466    4.051466 ^ ena (in)
                                                         ena (net)
                      0.133097    0.000000    4.051466 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019382    0.356185    0.348054    4.399519 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.356186    0.000608    4.400127 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034515    0.322380    0.257254    4.657382 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.322381    0.000847    4.658229 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003610    0.245670    0.215328    4.873557 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.245670    0.000038    4.873595 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.873595   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000750   20.558113 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308115   clock uncertainty
                                  0.000000   20.308115   clock reconvergence pessimism
                                 -0.325797   19.982319   library setup time
                                             19.982319   data required time
---------------------------------------------------------------------------------------------
                                             19.982319   data required time
                                             -4.873595   data arrival time
---------------------------------------------------------------------------------------------
                                             15.108724   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434445    0.001627    4.686882 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.067841    0.578505    0.502798    5.189680 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.578542    0.002584    5.192264 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.192264   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001368   20.319460 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236344   20.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100493    0.000274   20.556078 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.306080   clock uncertainty
                                  0.000000   20.306080   clock reconvergence pessimism
                                  0.171707   20.477785   library recovery time
                                             20.477785   data required time
---------------------------------------------------------------------------------------------
                                             20.477785   data required time
                                             -5.192264   data arrival time
---------------------------------------------------------------------------------------------
                                             15.285522   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434445    0.001627    4.686882 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.067841    0.578505    0.502798    5.189680 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.578542    0.002559    5.192239 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.192239   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000275   20.557640 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.307640   clock uncertainty
                                  0.000000   20.307640   clock reconvergence pessimism
                                  0.171949   20.479588   library recovery time
                                             20.479588   data required time
---------------------------------------------------------------------------------------------
                                             20.479588   data required time
                                             -5.192239   data arrival time
---------------------------------------------------------------------------------------------
                                             15.287349   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434445    0.001627    4.686882 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.067841    0.578505    0.502798    5.189680 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.578538    0.002423    5.192103 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.192103   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000334   20.557699 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.307699   clock uncertainty
                                  0.000000   20.307699   clock reconvergence pessimism
                                  0.171949   20.479649   library recovery time
                                             20.479649   data required time
---------------------------------------------------------------------------------------------
                                             20.479649   data required time
                                             -5.192103   data arrival time
---------------------------------------------------------------------------------------------
                                             15.287546   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434445    0.001627    4.686882 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.067841    0.578505    0.502798    5.189680 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.578538    0.002414    5.192094 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.192094   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000524   20.557888 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.307890   clock uncertainty
                                  0.000000   20.307890   clock reconvergence pessimism
                                  0.171949   20.479839   library recovery time
                                             20.479839   data required time
---------------------------------------------------------------------------------------------
                                             20.479839   data required time
                                             -5.192094   data arrival time
---------------------------------------------------------------------------------------------
                                             15.287745   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377646    0.001496    5.179089 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179089   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001368   20.319460 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236344   20.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000677   20.556482 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.306482   clock uncertainty
                                  0.000000   20.306482   clock reconvergence pessimism
                                  0.202972   20.509455   library recovery time
                                             20.509455   data required time
---------------------------------------------------------------------------------------------
                                             20.509455   data required time
                                             -5.179089   data arrival time
---------------------------------------------------------------------------------------------
                                             15.330365   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377647    0.001516    5.179109 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179109   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001368   20.319460 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236344   20.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000687   20.556492 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.306494   clock uncertainty
                                  0.000000   20.306494   clock reconvergence pessimism
                                  0.202972   20.509464   library recovery time
                                             20.509464   data required time
---------------------------------------------------------------------------------------------
                                             20.509464   data required time
                                             -5.179109   data arrival time
---------------------------------------------------------------------------------------------
                                             15.330356   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377642    0.001162    5.178755 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178755   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001368   20.319460 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236344   20.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000711   20.556515 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.306517   clock uncertainty
                                  0.000000   20.306517   clock reconvergence pessimism
                                  0.202973   20.509487   library recovery time
                                             20.509487   data required time
---------------------------------------------------------------------------------------------
                                             20.509487   data required time
                                             -5.178755   data arrival time
---------------------------------------------------------------------------------------------
                                             15.330732   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377642    0.001169    5.178762 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178762   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001368   20.319460 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236344   20.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000714   20.556519 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.306520   clock uncertainty
                                  0.000000   20.306520   clock reconvergence pessimism
                                  0.202973   20.509491   library recovery time
                                             20.509491   data required time
---------------------------------------------------------------------------------------------
                                             20.509491   data required time
                                             -5.178762   data arrival time
---------------------------------------------------------------------------------------------
                                             15.330729   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377640    0.001061    5.178654 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178654   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001368   20.319460 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236344   20.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000718   20.556522 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.306522   clock uncertainty
                                  0.000000   20.306522   clock reconvergence pessimism
                                  0.202973   20.509497   library recovery time
                                             20.509497   data required time
---------------------------------------------------------------------------------------------
                                             20.509497   data required time
                                             -5.178654   data arrival time
---------------------------------------------------------------------------------------------
                                             15.330843   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377641    0.001145    5.178738 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178738   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000750   20.558113 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308115   clock uncertainty
                                  0.000000   20.308115   clock reconvergence pessimism
                                  0.203259   20.511375   library recovery time
                                             20.511375   data required time
---------------------------------------------------------------------------------------------
                                             20.511375   data required time
                                             -5.178738   data arrival time
---------------------------------------------------------------------------------------------
                                             15.332637   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377641    0.001124    5.178717 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178717   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000750   20.558113 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308115   clock uncertainty
                                  0.000000   20.308115   clock reconvergence pessimism
                                  0.203259   20.511375   library recovery time
                                             20.511375   data required time
---------------------------------------------------------------------------------------------
                                             20.511375   data required time
                                             -5.178717   data arrival time
---------------------------------------------------------------------------------------------
                                             15.332658   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377641    0.001084    5.178676 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178676   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000735   20.558100 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308100   clock uncertainty
                                  0.000000   20.308100   clock reconvergence pessimism
                                  0.203259   20.511360   library recovery time
                                             20.511360   data required time
---------------------------------------------------------------------------------------------
                                             20.511360   data required time
                                             -5.178676   data arrival time
---------------------------------------------------------------------------------------------
                                             15.332685   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377639    0.000937    5.178529 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178529   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000737   20.558102 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308102   clock uncertainty
                                  0.000000   20.308102   clock reconvergence pessimism
                                  0.203259   20.511362   library recovery time
                                             20.511362   data required time
---------------------------------------------------------------------------------------------
                                             20.511362   data required time
                                             -5.178529   data arrival time
---------------------------------------------------------------------------------------------
                                             15.332832   slack (MET)



