<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p121" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_121{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_121{left:800px;bottom:1129px;letter-spacing:-0.17px;}
#t3_121{left:110px;bottom:1082px;letter-spacing:-0.17px;word-spacing:2.2px;}
#t4_121{left:110px;bottom:1062px;letter-spacing:-0.2px;word-spacing:1.5px;}
#t5_121{left:152px;bottom:1017px;letter-spacing:0.02px;word-spacing:3.34px;}
#t6_121{left:152px;bottom:999px;word-spacing:1.82px;}
#t7_121{left:110px;bottom:962px;letter-spacing:-0.2px;word-spacing:1.22px;}
#t8_121{left:373px;bottom:962px;letter-spacing:-0.18px;}
#t9_121{left:422px;bottom:962px;letter-spacing:-0.18px;}
#ta_121{left:454px;bottom:962px;letter-spacing:-0.18px;}
#tb_121{left:503px;bottom:962px;letter-spacing:-0.16px;word-spacing:1.18px;}
#tc_121{left:730px;bottom:962px;letter-spacing:-0.17px;}
#td_121{left:110px;bottom:941px;letter-spacing:-0.2px;word-spacing:2.68px;}
#te_121{left:440px;bottom:941px;letter-spacing:-0.22px;}
#tf_121{left:505px;bottom:941px;letter-spacing:-0.18px;word-spacing:2.22px;}
#tg_121{left:110px;bottom:921px;letter-spacing:-0.14px;word-spacing:2.29px;}
#th_121{left:777px;bottom:921px;letter-spacing:-0.17px;}
#ti_121{left:820px;bottom:921px;}
#tj_121{left:110px;bottom:900px;letter-spacing:-0.11px;word-spacing:1.32px;}
#tk_121{left:541px;bottom:900px;letter-spacing:-0.18px;}
#tl_121{left:590px;bottom:900px;letter-spacing:-0.18px;}
#tm_121{left:623px;bottom:900px;letter-spacing:-0.18px;}
#tn_121{left:667px;bottom:900px;}
#to_121{left:152px;bottom:855px;letter-spacing:0.02px;word-spacing:2.34px;}
#tp_121{left:152px;bottom:837px;letter-spacing:0.02px;word-spacing:1.54px;}
#tq_121{left:152px;bottom:819px;letter-spacing:0.01px;word-spacing:1.33px;}
#tr_121{left:152px;bottom:801px;letter-spacing:0.03px;word-spacing:1.37px;}
#ts_121{left:152px;bottom:782px;letter-spacing:0.02px;word-spacing:1.88px;}
#tt_121{left:152px;bottom:764px;letter-spacing:-0.04px;word-spacing:1.92px;}
#tu_121{left:177px;bottom:746px;letter-spacing:-0.03px;word-spacing:1.52px;}
#tv_121{left:378px;bottom:746px;letter-spacing:0.04px;}
#tw_121{left:435px;bottom:746px;letter-spacing:0.03px;word-spacing:1.4px;}
#tx_121{left:152px;bottom:728px;letter-spacing:-0.01px;word-spacing:1.35px;}
#ty_121{left:152px;bottom:709px;letter-spacing:0.05px;word-spacing:1.32px;}
#tz_121{left:152px;bottom:691px;letter-spacing:0.03px;word-spacing:2.81px;}
#t10_121{left:152px;bottom:673px;letter-spacing:-0.01px;word-spacing:1.84px;}
#t11_121{left:110px;bottom:636px;letter-spacing:-0.15px;}
#t12_121{left:174px;bottom:636px;letter-spacing:-0.17px;}
#t13_121{left:221px;bottom:636px;letter-spacing:-0.15px;word-spacing:-0.19px;}
#t14_121{left:110px;bottom:615px;letter-spacing:-0.17px;word-spacing:2.74px;}
#t15_121{left:302px;bottom:615px;letter-spacing:-0.15px;word-spacing:2.69px;}
#t16_121{left:445px;bottom:615px;letter-spacing:-0.18px;}
#t17_121{left:496px;bottom:615px;letter-spacing:-0.18px;word-spacing:2.75px;}
#t18_121{left:110px;bottom:595px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t19_121{left:259px;bottom:595px;letter-spacing:-0.17px;}
#t1a_121{left:308px;bottom:595px;letter-spacing:-0.64px;}
#t1b_121{left:331px;bottom:595px;letter-spacing:-0.17px;}
#t1c_121{left:393px;bottom:595px;letter-spacing:-0.26px;}
#t1d_121{left:110px;bottom:534px;letter-spacing:0.12px;}
#t1e_121{left:173px;bottom:534px;letter-spacing:0.13px;word-spacing:2.15px;}
#t1f_121{left:630px;bottom:534px;letter-spacing:0.14px;}
#t1g_121{left:702px;bottom:534px;letter-spacing:0.16px;}
#t1h_121{left:742px;bottom:534px;letter-spacing:0.14px;}
#t1i_121{left:817px;bottom:534px;}
#t1j_121{left:110px;bottom:488px;letter-spacing:-0.19px;}
#t1k_121{left:144px;bottom:488px;letter-spacing:-0.17px;}
#t1l_121{left:211px;bottom:488px;letter-spacing:-0.17px;word-spacing:1.16px;}
#t1m_121{left:110px;bottom:468px;letter-spacing:-0.16px;}
#t1n_121{left:163px;bottom:468px;letter-spacing:-0.15px;}
#t1o_121{left:192px;bottom:468px;letter-spacing:-0.17px;word-spacing:1.43px;}
#t1p_121{left:110px;bottom:447px;letter-spacing:-0.11px;word-spacing:1.23px;}
#t1q_121{left:150px;bottom:419px;letter-spacing:0.09px;}
#t1r_121{left:224px;bottom:419px;letter-spacing:0.09px;}
#t1s_121{left:266px;bottom:419px;letter-spacing:0.09px;}
#t1t_121{left:497px;bottom:419px;}
#t1u_121{left:537px;bottom:419px;}
#t1v_121{left:605px;bottom:419px;}
#t1w_121{left:642px;bottom:419px;}
#t1x_121{left:670px;bottom:419px;}
#t1y_121{left:696px;bottom:419px;}
#t1z_121{left:724px;bottom:419px;}
#t20_121{left:781px;bottom:419px;}
#t21_121{left:132px;bottom:401px;letter-spacing:-0.21px;}
#t22_121{left:199px;bottom:401px;letter-spacing:-0.23px;}
#t23_121{left:363px;bottom:401px;letter-spacing:-0.25px;}
#t24_121{left:521px;bottom:401px;letter-spacing:-0.21px;}
#t25_121{left:578px;bottom:401px;letter-spacing:-0.22px;}
#t26_121{left:646px;bottom:401px;letter-spacing:-0.19px;}
#t27_121{left:700px;bottom:401px;letter-spacing:-0.25px;}
#t28_121{left:765px;bottom:401px;letter-spacing:-0.21px;}
#t29_121{left:152px;bottom:383px;}
#t2a_121{left:226px;bottom:383px;}
#t2b_121{left:375px;bottom:383px;letter-spacing:-0.15px;}
#t2c_121{left:537px;bottom:383px;}
#t2d_121{left:604px;bottom:383px;}
#t2e_121{left:654px;bottom:383px;}
#t2f_121{left:707px;bottom:383px;}
#t2g_121{left:781px;bottom:383px;}
#t2h_121{left:146px;bottom:341px;letter-spacing:-0.16px;word-spacing:1.72px;}
#t2i_121{left:588px;bottom:341px;letter-spacing:-0.18px;}
#t2j_121{left:649px;bottom:341px;letter-spacing:-0.18px;word-spacing:1.39px;}
#t2k_121{left:110px;bottom:297px;letter-spacing:-0.19px;word-spacing:0.55px;}
#t2l_121{left:538px;bottom:297px;letter-spacing:-0.18px;}
#t2m_121{left:599px;bottom:297px;letter-spacing:-0.16px;word-spacing:0.53px;}
#t2n_121{left:110px;bottom:277px;letter-spacing:-0.16px;word-spacing:2.97px;}
#t2o_121{left:110px;bottom:256px;letter-spacing:-0.21px;word-spacing:1.16px;}
#t2p_121{left:470px;bottom:256px;letter-spacing:-0.14px;}
#t2q_121{left:496px;bottom:256px;letter-spacing:-0.15px;word-spacing:0.66px;}
#t2r_121{left:110px;bottom:235px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t2s_121{left:110px;bottom:199px;letter-spacing:-0.17px;word-spacing:0.27px;}
#t2t_121{left:110px;bottom:179px;letter-spacing:-0.15px;word-spacing:1.48px;}
#t2u_121{left:196px;bottom:179px;letter-spacing:-0.16px;}
#t2v_121{left:218px;bottom:179px;letter-spacing:-0.17px;}
#t2w_121{left:274px;bottom:179px;letter-spacing:-0.11px;}
#t2x_121{left:291px;bottom:179px;letter-spacing:-0.13px;word-spacing:1.47px;}
#t2y_121{left:110px;bottom:158px;letter-spacing:-0.31px;word-spacing:1.67px;}

.s1_121{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_121{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_121{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s4_121{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s5_121{font-size:17px;font-family:CMCSC10_1fm;color:#000;}
.s6_121{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s7_121{font-size:15px;font-family:CMR10_1fw;color:#000;}
.s8_121{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s9_121{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.sa_121{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.sb_121{font-size:12px;font-family:CMR8_1g3;color:#000;}
.sc_121{font-size:14px;font-family:CMR9_1g5;color:#000;}
.sd_121{font-size:14px;font-family:CMBX9_1fk;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts121" type="text/css" >

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMBX9_1fk;
	src: url("fonts/CMBX9_1fk.woff") format("woff");
}

@font-face {
	font-family: CMCSC10_1fm;
	src: url("fonts/CMCSC10_1fm.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg121Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg121" style="-webkit-user-select: none;"><object width="935" height="1210" data="121/121.svg" type="image/svg+xml" id="pdf121" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_121" class="t s1_121">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_121" class="t s2_121">107 </span>
<span id="t3_121" class="t s2_121" data-mappings='[[88,"fi"]]'>virtual hart, as collected and reported by an interrupt controller. To distinguish speciﬁc pending </span>
<span id="t4_121" class="t s2_121">interrupts from multiple devices, software must query the interrupt controller. </span>
<span id="t5_121" class="t s3_121">Support for guest external interrupts requires an interrupt controller that can collect virtual- </span>
<span id="t6_121" class="t s3_121">machine-directed interrupts separately from other interrupts. </span>
<span id="t7_121" class="t s2_121">The number of bits implemented in </span><span id="t8_121" class="t s4_121">hgeip </span><span id="t9_121" class="t s2_121">and </span><span id="ta_121" class="t s4_121">hgeie </span><span id="tb_121" class="t s2_121">for guest external interrupts is </span><span id="tc_121" class="t s5_121">unspecified </span>
<span id="td_121" class="t s2_121">and may be zero. This number is known as </span><span id="te_121" class="t s6_121">GEILEN</span><span id="tf_121" class="t s2_121" data-mappings='[[17,"fi"]]'>. The least-signiﬁcant bits are implemented </span>
<span id="tg_121" class="t s2_121" data-mappings='[[0,"fi"]]'>ﬁrst, apart from bit 0. Hence, if GEILEN is nonzero, bits GEILEN:1 shall be writable in </span><span id="th_121" class="t s4_121">hgeie</span><span id="ti_121" class="t s2_121">, </span>
<span id="tj_121" class="t s2_121">and all other bit positions shall be read-only zeros in both </span><span id="tk_121" class="t s4_121">hgeip </span><span id="tl_121" class="t s2_121">and </span><span id="tm_121" class="t s4_121">hgeie</span><span id="tn_121" class="t s2_121">. </span>
<span id="to_121" class="t s3_121" data-mappings='[[85,"ff"]]'>The set of guest external interrupts received and handled at one physical hart may diﬀer from </span>
<span id="tp_121" class="t s3_121">those received at other harts. Guest external interrupt number i at one physical hart is typically </span>
<span id="tq_121" class="t s3_121">expected not to be the same as guest external interrupt i at any other hart. For any one physical </span>
<span id="tr_121" class="t s3_121">hart, the maximum number of virtual harts that may directly receive guest external interrupts is </span>
<span id="ts_121" class="t s3_121">limited by GEILEN. The maximum this number can be for any implementation is 31 for RV32 </span>
<span id="tt_121" class="t s3_121">and 63 for RV64, per physical hart. </span>
<span id="tu_121" class="t s3_121">A hypervisor is always free to </span><span id="tv_121" class="t s7_121">emulate </span><span id="tw_121" class="t s3_121">devices for any number of virtual harts without being </span>
<span id="tx_121" class="t s3_121" data-mappings='[[82,"ff"]]'>limited by GEILEN. Only direct pass-through (direct assignment) of interrupts is aﬀected by the </span>
<span id="ty_121" class="t s3_121">GEILEN limit, and the limit is on the number of virtual harts receiving such interrupts, not the </span>
<span id="tz_121" class="t s3_121">number of distinct interrupts received. The number of distinct interrupts a single virtual hart </span>
<span id="t10_121" class="t s3_121">may receive is determined by the interrupt controller. </span>
<span id="t11_121" class="t s2_121">Register </span><span id="t12_121" class="t s4_121">hgeie </span><span id="t13_121" class="t s2_121">selects the subset of guest external interrupts that cause a supervisor-level (HS-level) </span>
<span id="t14_121" class="t s2_121">guest external interrupt. </span><span id="t15_121" class="t s2_121">The enable bits in </span><span id="t16_121" class="t s4_121">hgeie </span><span id="t17_121" class="t s2_121" data-mappings='[[8,"ff"]]'>do not aﬀect the VS-level external interrupt </span>
<span id="t18_121" class="t s2_121">signal selected from </span><span id="t19_121" class="t s4_121">hgeip </span><span id="t1a_121" class="t s2_121">by </span><span id="t1b_121" class="t s4_121">hstatus</span><span id="t1c_121" class="t s2_121">.VGEIN. </span>
<span id="t1d_121" class="t s8_121">8.2.5 </span><span id="t1e_121" class="t s8_121" data-mappings='[[26,"fi"]]'>Hypervisor Environment Conﬁguration Registers (</span><span id="t1f_121" class="t s9_121">henvcfg </span><span id="t1g_121" class="t s8_121">and </span><span id="t1h_121" class="t s9_121">henvcfgh</span><span id="t1i_121" class="t s8_121">) </span>
<span id="t1j_121" class="t s2_121">The </span><span id="t1k_121" class="t s4_121">henvcfg </span><span id="t1l_121" class="t s2_121">CSR is an HSXLEN-bit read/write register, formatted for HSXLEN=64 as shown in </span>
<span id="t1m_121" class="t s2_121">Figure </span><span id="t1n_121" class="t sa_121">8.13</span><span id="t1o_121" class="t s2_121">, that controls certain characteristics of the execution environment when virtualization </span>
<span id="t1p_121" class="t s2_121">mode V=1. </span>
<span id="t1q_121" class="t sb_121">63 </span><span id="t1r_121" class="t sb_121">62 </span><span id="t1s_121" class="t sb_121">61 </span><span id="t1t_121" class="t sb_121">8 </span><span id="t1u_121" class="t sb_121">7 </span><span id="t1v_121" class="t sb_121">6 </span><span id="t1w_121" class="t sb_121">5 </span><span id="t1x_121" class="t sb_121">4 </span><span id="t1y_121" class="t sb_121">3 </span><span id="t1z_121" class="t sb_121">1 </span><span id="t20_121" class="t sb_121">0 </span>
<span id="t21_121" class="t sc_121">VSTCE </span><span id="t22_121" class="t sc_121">PBMTE </span><span id="t23_121" class="t sd_121">WPRI </span><span id="t24_121" class="t sc_121">CBZE </span><span id="t25_121" class="t sc_121">CBCFE </span><span id="t26_121" class="t sc_121">CBIE </span><span id="t27_121" class="t sd_121">WPRI </span><span id="t28_121" class="t sc_121">FIOM </span>
<span id="t29_121" class="t sc_121">1 </span><span id="t2a_121" class="t sc_121">1 </span><span id="t2b_121" class="t sc_121">54 </span><span id="t2c_121" class="t sc_121">1 </span><span id="t2d_121" class="t sc_121">1 </span><span id="t2e_121" class="t sc_121">2 </span><span id="t2f_121" class="t sc_121">3 </span><span id="t2g_121" class="t sc_121">1 </span>
<span id="t2h_121" class="t s2_121" data-mappings='[[39,"fi"]]'>Figure 8.13: Hypervisor environment conﬁguration register (</span><span id="t2i_121" class="t s4_121">henvcfg</span><span id="t2j_121" class="t s2_121">) for HSXLEN=64. </span>
<span id="t2k_121" class="t s2_121">If bit FIOM (Fence of I/O implies Memory) is set to one in </span><span id="t2l_121" class="t s4_121">henvcfg</span><span id="t2m_121" class="t s2_121">, FENCE instructions executed </span>
<span id="t2n_121" class="t s2_121" data-mappings='[[17,"fi"]]'>when V=1 are modiﬁed so the requirement to order accesses to device I/O implies also the re- </span>
<span id="t2o_121" class="t s2_121">quirement to order main memory accesses. Table </span><span id="t2p_121" class="t sa_121">8.3 </span><span id="t2q_121" class="t s2_121" data-mappings='[[16,"fi"]]'>details the modiﬁed interpretation of FENCE </span>
<span id="t2r_121" class="t s2_121">instruction bits PI, PO, SI, and SO when FIOM=1 and V=1. </span>
<span id="t2s_121" class="t s2_121">Similarly, when FIOM=1 and V=1, if an atomic instruction that accesses a region ordered as device </span>
<span id="t2t_121" class="t s2_121">I/O has its </span><span id="t2u_121" class="t s6_121">aq </span><span id="t2v_121" class="t s2_121">and/or </span><span id="t2w_121" class="t s6_121">rl </span><span id="t2x_121" class="t s2_121">bit set, then that instruction is ordered as though it accesses both device </span>
<span id="t2y_121" class="t s2_121">I/O and memory. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
