# PES_ASIC_CLASS
## Objective
VLSI ASIC design involves creating custom circuits optimized for specific tasks using RTL (Register-Transfer Level) description. This involves designing digital logic using hardware description languages like VHDL or Verilog, converting it to gate-level representation through synthesis, and eventually translating it into a physical layout for fabrication. The process includes architectural design, logic implementation, verification, and testing, resulting in highly efficient and tailored integrated circuits.
## Outcome
* RTL Description
* Logic Synthesis
* Physical Design
* Verification
## Minimum Requirements
* Ram-6GB
* Ubuntu 22.04
* Disk space 100 GB minimum
  
## Day 1  Introduction to RISC-V ISA and GNU compiler toolchain
### Task 1
``* gcc sum1ton.c
 * ./a.out``
####  C Program To Compute Sum From 1 to N (using gcc) & Spike Simulation And Debug (using RISCV)



![image](https://github.com/dsingla54/pes_asic_class/assets/139515749/b23ea7cd-2b6d-48b4-a899-e51b2143fa21)

![image](https://github.com/dsingla54/pes_asic_class/assets/139515749/0cee1bf5-a8d8-4f9c-a437-8e12b2ce2665)


![image](https://github.com/dsingla54/pes_asic_class/assets/139515749/7a2e14ca-dec8-4859-b74c-25981bebc42a)


## Day 2



![image](https://github.com/dsingla54/pes_asic_class/assets/139515749/b5e38750-acb9-452d-b44c-2c2e7f7bd4d4)


![image](https://github.com/dsingla54/pes_asic_class/assets/139515749/83c4dded-c2d4-47fd-b9b9-95c9db244f19)
