{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693933979261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693933979263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  5 11:12:59 2023 " "Processing started: Tue Sep  5 11:12:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693933979263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1693933979263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1693933979263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1693933979911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1693933979911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador1bit " "Found entity 1: sumador1bit" {  } { { "sumador1bit.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/ALU/sumador1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693933991144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1693933991144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador1bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador1bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador1bit_tb " "Found entity 1: sumador1bit_tb" {  } { { "sumador1bit_tb.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/ALU/sumador1bit_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693933991147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1693933991147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorNbits " "Found entity 1: sumadorNbits" {  } { { "sumadorNbits.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/ALU/sumadorNbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693933991150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1693933991150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadornbits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadornbits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorNbits_tb " "Found entity 1: sumadorNbits_tb" {  } { { "sumadorNbits_tb.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/ALU/sumadorNbits_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693933991152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1693933991152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento.sv 1 1 " "Found 1 design units, including 1 entities, in source file complemento.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complemento " "Found entity 1: complemento" {  } { { "complemento.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/ALU/complemento.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693933991155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1693933991155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file complemento_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complemento_tb " "Found entity 1: complemento_tb" {  } { { "complemento_tb.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/ALU/complemento_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693933991158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1693933991158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadorNbits " "Found entity 1: restadorNbits" {  } { { "restadorNbits.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/ALU/restadorNbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693933991161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1693933991161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadornbits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadornbits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadorNbits_tb " "Found entity 1: restadorNbits_tb" {  } { { "restadorNbits_tb.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/ALU/restadorNbits_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693933991163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1693933991163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cOut restadorNbits_tb.sv(6) " "Verilog HDL Implicit Net warning at restadorNbits_tb.sv(6): created implicit net for \"cOut\"" {  } { { "restadorNbits_tb.sv" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/ALU/restadorNbits_tb.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1693933991164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "restadorNbits " "Elaborating entity \"restadorNbits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1693933991239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complemento complemento:comp2b " "Elaborating entity \"complemento\" for hierarchy \"complemento:comp2b\"" {  } { { "restadorNbits.sv" "comp2b" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/ALU/restadorNbits.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1693933991243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadorNbits sumadorNbits:sum1 " "Elaborating entity \"sumadorNbits\" for hierarchy \"sumadorNbits:sum1\"" {  } { { "restadorNbits.sv" "sum1" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/ALU/restadorNbits.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1693933991244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador1bit sumadorNbits:sum1\|sumador1bit:sum " "Elaborating entity \"sumador1bit\" for hierarchy \"sumadorNbits:sum1\|sumador1bit:sum\"" {  } { { "sumadorNbits.sv" "sum" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/ALU/sumadorNbits.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1693933991246 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1693933991347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693933991406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  5 11:13:11 2023 " "Processing ended: Tue Sep  5 11:13:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693933991406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693933991406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693933991406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1693933991406 ""}
