<profile>

<section name = "Vitis HLS Report for 'loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6'" level="0">
<item name = "Date">Fri Aug  2 15:04:19 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">sparsefpgaimp</item>
<item name = "Solution">loop_uhat_sparse_imp (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z007s-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.073 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">17052, 17052, 0.171 ms, 0.171 ms, 17052, 17052, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_96_6">17050, 17050, 4, 1, 1, 17048, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 857, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 172, -, -</column>
<specialColumn name="Available">100, 66, 28800, 14400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln96_fu_138_p2">+, 0, 0, 20, 15, 1</column>
<column name="sub_ln140_1_fu_206_p2">-, 0, 0, 12, 1, 12</column>
<column name="sub_ln140_2_fu_368_p2">-, 0, 0, 71, 1, 64</column>
<column name="sub_ln140_fu_194_p2">-, 0, 0, 12, 11, 12</column>
<column name="and_ln140_1_fu_318_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln140_2_fu_324_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln140_3_fu_354_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln140_fu_291_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln140_1_fu_200_p2">icmp, 0, 0, 12, 11, 11</column>
<column name="icmp_ln140_2_fu_237_p2">icmp, 0, 0, 12, 12, 1</column>
<column name="icmp_ln140_3_fu_242_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln140_4_fu_247_p2">icmp, 0, 0, 14, 6, 1</column>
<column name="icmp_ln140_fu_188_p2">icmp, 0, 0, 70, 63, 1</column>
<column name="icmp_ln96_fu_132_p2">icmp, 0, 0, 20, 15, 15</column>
<column name="lshr_ln140_fu_259_p2">lshr, 0, 0, 161, 54, 54</column>
<column name="or_ln140_1_fu_342_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln140_fu_308_p2">or, 0, 0, 2, 1, 1</column>
<column name="outStream_TDATA">select, 0, 0, 64, 1, 64</column>
<column name="select_ln140_1_fu_330_p3">select, 0, 0, 54, 1, 54</column>
<column name="select_ln140_2_fu_360_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln140_fu_296_p3">select, 0, 0, 53, 1, 53</column>
<column name="shl_ln140_fu_280_p2">shl, 0, 0, 182, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln140_1_fu_312_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln140_2_fu_348_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln140_fu_286_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 15, 30</column>
<column name="i_fu_88">9, 2, 15, 30</column>
<column name="outStream_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i_fu_88">15, 0, 15, 0</column>
<column name="icmp_ln140_1_reg_419">1, 0, 1, 0</column>
<column name="icmp_ln140_reg_406">1, 0, 1, 0</column>
<column name="select_ln140_2_reg_435">64, 0, 64, 0</column>
<column name="sub_ln140_1_reg_425">12, 0, 12, 0</column>
<column name="sub_ln140_reg_412">12, 0, 12, 0</column>
<column name="tmp_29_reg_430">6, 0, 6, 0</column>
<column name="tmp_reg_396">1, 0, 1, 0</column>
<column name="tmp_reg_396_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="trunc_ln140_1_reg_401">52, 0, 52, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6, return value</column>
<column name="outStream_TREADY">in, 1, axis, outStream_V_data_V, pointer</column>
<column name="outStream_TDATA">out, 64, axis, outStream_V_data_V, pointer</column>
<column name="output_data_address0">out, 15, ap_memory, output_data, array</column>
<column name="output_data_ce0">out, 1, ap_memory, output_data, array</column>
<column name="output_data_q0">in, 64, ap_memory, output_data, array</column>
<column name="outStream_TVALID">out, 1, axis, outStream_V_last_V, pointer</column>
<column name="outStream_TLAST">out, 1, axis, outStream_V_last_V, pointer</column>
<column name="outStream_TKEEP">out, 8, axis, outStream_V_keep_V, pointer</column>
<column name="outStream_TSTRB">out, 8, axis, outStream_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
