

================================================================
== Vitis HLS Report for 'forward_Pipeline_VITIS_LOOP_26_2'
================================================================
* Date:           Sat Jun 10 16:44:18 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        forward
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       22|       22|  73.326 ns|  73.326 ns|   22|   22|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_2  |       20|       20|        12|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      122|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      349|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|      349|      240|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U15  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                         Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v28_U  |forward_Pipeline_VITIS_LOOP_26_2_v28_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    10|   32|     1|          320|
    +-------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                                        |        1|  0|   0|    0|    10|   32|     1|          320|
    +-------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_156_p2         |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_io        |       and|   0|  0|   2|           1|           1|
    |v8_fu_217_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_150_p2        |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln30_1_fu_205_p2      |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln30_fu_199_p2        |      icmp|   0|  0|  11|           8|           2|
    |or_ln30_fu_211_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln26_fu_242_p3      |    select|   0|  0|  32|           1|           1|
    |select_ln32_fu_223_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 122|          46|          47|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11  |   9|          2|    1|          2|
    |ap_sig_allocacmp_v4_1     |   9|          2|    4|          8|
    |gmem_blk_n_W              |   9|          2|    1|          2|
    |phi_ln32_fu_76            |   9|          2|   32|         64|
    |v4_fu_80                  |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  54|         12|   43|         86|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |empty_25_reg_281                   |   1|   0|    1|          0|
    |icmp_ln26_reg_272                  |   1|   0|    1|          0|
    |phi_ln32_fu_76                     |  32|   0|   32|          0|
    |select_ln32_reg_312                |  32|   0|   32|          0|
    |v4_fu_80                           |   4|   0|    4|          0|
    |v5_reg_291                         |  32|   0|   32|          0|
    |v6_reg_296                         |  32|   0|   32|          0|
    |v7_reg_301                         |  32|   0|   32|          0|
    |v7_reg_301_pp0_iter9_reg           |  32|   0|   32|          0|
    |empty_25_reg_281                   |  64|  32|    1|          0|
    |icmp_ln26_reg_272                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 349|  64|  223|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_26_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_26_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_26_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_26_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_26_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_26_2|  return value|
|grp_fu_380_p_din0    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_26_2|  return value|
|grp_fu_380_p_din1    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_26_2|  return value|
|grp_fu_380_p_opcode  |  out|    2|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_26_2|  return value|
|grp_fu_380_p_dout0   |   in|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_26_2|  return value|
|grp_fu_380_p_ce      |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_26_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    8|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                              gmem|       pointer|
|sext_ln26            |   in|   61|     ap_none|                         sext_ln26|        scalar|
|v30_address0         |  out|    4|   ap_memory|                               v30|         array|
|v30_ce0              |  out|    1|   ap_memory|                               v30|         array|
|v30_q0               |   in|   32|   ap_memory|                               v30|         array|
+---------------------+-----+-----+------------+----------------------------------+--------------+

