Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Tue Nov 19 17:54:17 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file labkit_timing_summary_routed.rpt -pb labkit_timing_summary_routed.pb -rpx labkit_timing_summary_routed.rpx -warn_on_violation
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.976     -686.609                    507                 3313        0.104        0.000                      0                 3313        3.000        0.000                       0                  1388  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.976     -686.609                    507                 3313        0.104        0.000                      0                 3313        7.192        0.000                       0                  1384  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          507  Failing Endpoints,  Worst Slack       -1.976ns,  Total Violation     -686.609ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.976ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y14_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.759ns  (logic 7.181ns (42.848%)  route 9.578ns (57.152%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.628    -0.912    pg/clk_out1
    SLICE_X37Y69         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  pg/bpm_reg[10]/Q
                         net (fo=85, routed)          0.776     0.320    pg/bpm_reg_n_0_[10]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.444 r  pg/pixel_step_i_292/O
                         net (fo=4, routed)           0.755     1.199    pg/pixel_step_i_292_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.323 r  pg/pixel_step_i_411/O
                         net (fo=1, routed)           0.000     1.323    pg/pixel_step_i_411_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.856 r  pg/pixel_step_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000     1.856    pg/pixel_step_reg_i_386_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.085 r  pg/pixel_step_reg_i_343/CO[2]
                         net (fo=3, routed)           0.367     2.452    pg/pixel_step_reg_i_343_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     3.233 r  pg/pixel_step_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000     3.233    pg/pixel_step_reg_i_286_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.350 r  pg/pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.350    pg/pixel_step_reg_i_210_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.467 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     3.467    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.721 f  pg/pixel_step_reg_i_108/CO[0]
                         net (fo=34, routed)          1.339     5.060    pg/bpm_reg[25]_0[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.367     5.427 r  pg/pixel_step_i_94/O
                         net (fo=2, routed)           0.560     5.986    pg/pixel_step_i_94_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.110 r  pg/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     6.110    pg/pixel_step_i_98_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.690 r  pg/pixel_step_reg_i_46/O[2]
                         net (fo=12, routed)          0.671     7.361    pg_n_578
    SLICE_X36Y75         LUT3 (Prop_lut3_I2_O)        0.302     7.663 r  pixel_step_i_182/O
                         net (fo=1, routed)           0.519     8.182    pixel_step_i_182_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.689 r  pixel_step_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.689    pixel_step_reg_i_123_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.911 r  pixel_step_reg_i_74/O[0]
                         net (fo=3, routed)           0.758     9.669    pg/notegen/pixel_step_i_12_2[0]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.299     9.968 r  pg/notegen/pixel_step_i_121/O
                         net (fo=1, routed)           0.000     9.968    pg/notegen/pixel_step_i_121_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  pg/notegen/pixel_step_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.501    pg/notegen/pixel_step_reg_i_68_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.849    11.467    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.591 r  pg/notegen/pixel_step_i_25/O
                         net (fo=11, routed)          0.876    12.468    pg/notegen/pixel_step_i_25_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.592 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.477    13.068    pg/notegen/pixel_step_i_19_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.594 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.594    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.717    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.895 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.747    14.642    pg/notegen/CO[0]
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.329    14.971 r  pg/notegen/y14[9]_i_1/O
                         net (fo=10, routed)          0.876    15.847    pg/notegen/y14[9]_i_1_n_0
    SLICE_X37Y78         FDRE                                         r  pg/notegen/y14_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.507    13.871    pg/notegen/clk_out1
    SLICE_X37Y78         FDRE                                         r  pg/notegen/y14_reg[0]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.130    14.301    
    SLICE_X37Y78         FDRE (Setup_fdre_C_R)       -0.429    13.872    pg/notegen/y14_reg[0]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                         -15.847    
  -------------------------------------------------------------------
                         slack                                 -1.976    

Slack (VIOLATED) :        -1.976ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y14_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.759ns  (logic 7.181ns (42.848%)  route 9.578ns (57.152%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.628    -0.912    pg/clk_out1
    SLICE_X37Y69         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  pg/bpm_reg[10]/Q
                         net (fo=85, routed)          0.776     0.320    pg/bpm_reg_n_0_[10]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.444 r  pg/pixel_step_i_292/O
                         net (fo=4, routed)           0.755     1.199    pg/pixel_step_i_292_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.323 r  pg/pixel_step_i_411/O
                         net (fo=1, routed)           0.000     1.323    pg/pixel_step_i_411_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.856 r  pg/pixel_step_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000     1.856    pg/pixel_step_reg_i_386_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.085 r  pg/pixel_step_reg_i_343/CO[2]
                         net (fo=3, routed)           0.367     2.452    pg/pixel_step_reg_i_343_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     3.233 r  pg/pixel_step_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000     3.233    pg/pixel_step_reg_i_286_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.350 r  pg/pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.350    pg/pixel_step_reg_i_210_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.467 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     3.467    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.721 f  pg/pixel_step_reg_i_108/CO[0]
                         net (fo=34, routed)          1.339     5.060    pg/bpm_reg[25]_0[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.367     5.427 r  pg/pixel_step_i_94/O
                         net (fo=2, routed)           0.560     5.986    pg/pixel_step_i_94_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.110 r  pg/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     6.110    pg/pixel_step_i_98_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.690 r  pg/pixel_step_reg_i_46/O[2]
                         net (fo=12, routed)          0.671     7.361    pg_n_578
    SLICE_X36Y75         LUT3 (Prop_lut3_I2_O)        0.302     7.663 r  pixel_step_i_182/O
                         net (fo=1, routed)           0.519     8.182    pixel_step_i_182_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.689 r  pixel_step_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.689    pixel_step_reg_i_123_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.911 r  pixel_step_reg_i_74/O[0]
                         net (fo=3, routed)           0.758     9.669    pg/notegen/pixel_step_i_12_2[0]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.299     9.968 r  pg/notegen/pixel_step_i_121/O
                         net (fo=1, routed)           0.000     9.968    pg/notegen/pixel_step_i_121_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  pg/notegen/pixel_step_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.501    pg/notegen/pixel_step_reg_i_68_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.849    11.467    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.591 r  pg/notegen/pixel_step_i_25/O
                         net (fo=11, routed)          0.876    12.468    pg/notegen/pixel_step_i_25_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.592 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.477    13.068    pg/notegen/pixel_step_i_19_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.594 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.594    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.717    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.895 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.747    14.642    pg/notegen/CO[0]
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.329    14.971 r  pg/notegen/y14[9]_i_1/O
                         net (fo=10, routed)          0.876    15.847    pg/notegen/y14[9]_i_1_n_0
    SLICE_X37Y78         FDRE                                         r  pg/notegen/y14_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.507    13.871    pg/notegen/clk_out1
    SLICE_X37Y78         FDRE                                         r  pg/notegen/y14_reg[1]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.130    14.301    
    SLICE_X37Y78         FDRE (Setup_fdre_C_R)       -0.429    13.872    pg/notegen/y14_reg[1]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                         -15.847    
  -------------------------------------------------------------------
                         slack                                 -1.976    

Slack (VIOLATED) :        -1.976ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y14_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.759ns  (logic 7.181ns (42.848%)  route 9.578ns (57.152%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.628    -0.912    pg/clk_out1
    SLICE_X37Y69         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  pg/bpm_reg[10]/Q
                         net (fo=85, routed)          0.776     0.320    pg/bpm_reg_n_0_[10]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.444 r  pg/pixel_step_i_292/O
                         net (fo=4, routed)           0.755     1.199    pg/pixel_step_i_292_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.323 r  pg/pixel_step_i_411/O
                         net (fo=1, routed)           0.000     1.323    pg/pixel_step_i_411_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.856 r  pg/pixel_step_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000     1.856    pg/pixel_step_reg_i_386_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.085 r  pg/pixel_step_reg_i_343/CO[2]
                         net (fo=3, routed)           0.367     2.452    pg/pixel_step_reg_i_343_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     3.233 r  pg/pixel_step_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000     3.233    pg/pixel_step_reg_i_286_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.350 r  pg/pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.350    pg/pixel_step_reg_i_210_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.467 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     3.467    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.721 f  pg/pixel_step_reg_i_108/CO[0]
                         net (fo=34, routed)          1.339     5.060    pg/bpm_reg[25]_0[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.367     5.427 r  pg/pixel_step_i_94/O
                         net (fo=2, routed)           0.560     5.986    pg/pixel_step_i_94_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.110 r  pg/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     6.110    pg/pixel_step_i_98_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.690 r  pg/pixel_step_reg_i_46/O[2]
                         net (fo=12, routed)          0.671     7.361    pg_n_578
    SLICE_X36Y75         LUT3 (Prop_lut3_I2_O)        0.302     7.663 r  pixel_step_i_182/O
                         net (fo=1, routed)           0.519     8.182    pixel_step_i_182_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.689 r  pixel_step_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.689    pixel_step_reg_i_123_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.911 r  pixel_step_reg_i_74/O[0]
                         net (fo=3, routed)           0.758     9.669    pg/notegen/pixel_step_i_12_2[0]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.299     9.968 r  pg/notegen/pixel_step_i_121/O
                         net (fo=1, routed)           0.000     9.968    pg/notegen/pixel_step_i_121_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  pg/notegen/pixel_step_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.501    pg/notegen/pixel_step_reg_i_68_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.849    11.467    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.591 r  pg/notegen/pixel_step_i_25/O
                         net (fo=11, routed)          0.876    12.468    pg/notegen/pixel_step_i_25_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.592 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.477    13.068    pg/notegen/pixel_step_i_19_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.594 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.594    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.717    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.895 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.747    14.642    pg/notegen/CO[0]
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.329    14.971 r  pg/notegen/y14[9]_i_1/O
                         net (fo=10, routed)          0.876    15.847    pg/notegen/y14[9]_i_1_n_0
    SLICE_X37Y78         FDRE                                         r  pg/notegen/y14_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.507    13.871    pg/notegen/clk_out1
    SLICE_X37Y78         FDRE                                         r  pg/notegen/y14_reg[4]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.130    14.301    
    SLICE_X37Y78         FDRE (Setup_fdre_C_R)       -0.429    13.872    pg/notegen/y14_reg[4]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                         -15.847    
  -------------------------------------------------------------------
                         slack                                 -1.976    

Slack (VIOLATED) :        -1.976ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y14_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.759ns  (logic 7.181ns (42.848%)  route 9.578ns (57.152%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.628    -0.912    pg/clk_out1
    SLICE_X37Y69         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  pg/bpm_reg[10]/Q
                         net (fo=85, routed)          0.776     0.320    pg/bpm_reg_n_0_[10]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.444 r  pg/pixel_step_i_292/O
                         net (fo=4, routed)           0.755     1.199    pg/pixel_step_i_292_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.323 r  pg/pixel_step_i_411/O
                         net (fo=1, routed)           0.000     1.323    pg/pixel_step_i_411_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.856 r  pg/pixel_step_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000     1.856    pg/pixel_step_reg_i_386_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.085 r  pg/pixel_step_reg_i_343/CO[2]
                         net (fo=3, routed)           0.367     2.452    pg/pixel_step_reg_i_343_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     3.233 r  pg/pixel_step_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000     3.233    pg/pixel_step_reg_i_286_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.350 r  pg/pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.350    pg/pixel_step_reg_i_210_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.467 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     3.467    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.721 f  pg/pixel_step_reg_i_108/CO[0]
                         net (fo=34, routed)          1.339     5.060    pg/bpm_reg[25]_0[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.367     5.427 r  pg/pixel_step_i_94/O
                         net (fo=2, routed)           0.560     5.986    pg/pixel_step_i_94_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.110 r  pg/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     6.110    pg/pixel_step_i_98_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.690 r  pg/pixel_step_reg_i_46/O[2]
                         net (fo=12, routed)          0.671     7.361    pg_n_578
    SLICE_X36Y75         LUT3 (Prop_lut3_I2_O)        0.302     7.663 r  pixel_step_i_182/O
                         net (fo=1, routed)           0.519     8.182    pixel_step_i_182_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.689 r  pixel_step_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.689    pixel_step_reg_i_123_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.911 r  pixel_step_reg_i_74/O[0]
                         net (fo=3, routed)           0.758     9.669    pg/notegen/pixel_step_i_12_2[0]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.299     9.968 r  pg/notegen/pixel_step_i_121/O
                         net (fo=1, routed)           0.000     9.968    pg/notegen/pixel_step_i_121_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  pg/notegen/pixel_step_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.501    pg/notegen/pixel_step_reg_i_68_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.849    11.467    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.591 r  pg/notegen/pixel_step_i_25/O
                         net (fo=11, routed)          0.876    12.468    pg/notegen/pixel_step_i_25_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.592 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.477    13.068    pg/notegen/pixel_step_i_19_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.594 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.594    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.717    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.895 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.747    14.642    pg/notegen/CO[0]
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.329    14.971 r  pg/notegen/y14[9]_i_1/O
                         net (fo=10, routed)          0.876    15.847    pg/notegen/y14[9]_i_1_n_0
    SLICE_X37Y78         FDRE                                         r  pg/notegen/y14_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.507    13.871    pg/notegen/clk_out1
    SLICE_X37Y78         FDRE                                         r  pg/notegen/y14_reg[6]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.130    14.301    
    SLICE_X37Y78         FDRE (Setup_fdre_C_R)       -0.429    13.872    pg/notegen/y14_reg[6]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                         -15.847    
  -------------------------------------------------------------------
                         slack                                 -1.976    

Slack (VIOLATED) :        -1.976ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y14_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.759ns  (logic 7.181ns (42.848%)  route 9.578ns (57.152%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.628    -0.912    pg/clk_out1
    SLICE_X37Y69         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  pg/bpm_reg[10]/Q
                         net (fo=85, routed)          0.776     0.320    pg/bpm_reg_n_0_[10]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.444 r  pg/pixel_step_i_292/O
                         net (fo=4, routed)           0.755     1.199    pg/pixel_step_i_292_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.323 r  pg/pixel_step_i_411/O
                         net (fo=1, routed)           0.000     1.323    pg/pixel_step_i_411_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.856 r  pg/pixel_step_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000     1.856    pg/pixel_step_reg_i_386_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.085 r  pg/pixel_step_reg_i_343/CO[2]
                         net (fo=3, routed)           0.367     2.452    pg/pixel_step_reg_i_343_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     3.233 r  pg/pixel_step_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000     3.233    pg/pixel_step_reg_i_286_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.350 r  pg/pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.350    pg/pixel_step_reg_i_210_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.467 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     3.467    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.721 f  pg/pixel_step_reg_i_108/CO[0]
                         net (fo=34, routed)          1.339     5.060    pg/bpm_reg[25]_0[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.367     5.427 r  pg/pixel_step_i_94/O
                         net (fo=2, routed)           0.560     5.986    pg/pixel_step_i_94_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.110 r  pg/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     6.110    pg/pixel_step_i_98_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.690 r  pg/pixel_step_reg_i_46/O[2]
                         net (fo=12, routed)          0.671     7.361    pg_n_578
    SLICE_X36Y75         LUT3 (Prop_lut3_I2_O)        0.302     7.663 r  pixel_step_i_182/O
                         net (fo=1, routed)           0.519     8.182    pixel_step_i_182_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.689 r  pixel_step_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.689    pixel_step_reg_i_123_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.911 r  pixel_step_reg_i_74/O[0]
                         net (fo=3, routed)           0.758     9.669    pg/notegen/pixel_step_i_12_2[0]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.299     9.968 r  pg/notegen/pixel_step_i_121/O
                         net (fo=1, routed)           0.000     9.968    pg/notegen/pixel_step_i_121_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  pg/notegen/pixel_step_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.501    pg/notegen/pixel_step_reg_i_68_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.849    11.467    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.591 r  pg/notegen/pixel_step_i_25/O
                         net (fo=11, routed)          0.876    12.468    pg/notegen/pixel_step_i_25_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.592 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.477    13.068    pg/notegen/pixel_step_i_19_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.594 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.594    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.717    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.895 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.747    14.642    pg/notegen/CO[0]
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.329    14.971 r  pg/notegen/y14[9]_i_1/O
                         net (fo=10, routed)          0.876    15.847    pg/notegen/y14[9]_i_1_n_0
    SLICE_X37Y78         FDRE                                         r  pg/notegen/y14_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.507    13.871    pg/notegen/clk_out1
    SLICE_X37Y78         FDRE                                         r  pg/notegen/y14_reg[7]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.130    14.301    
    SLICE_X37Y78         FDRE (Setup_fdre_C_R)       -0.429    13.872    pg/notegen/y14_reg[7]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                         -15.847    
  -------------------------------------------------------------------
                         slack                                 -1.976    

Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y14_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.588ns  (logic 7.181ns (43.290%)  route 9.407ns (56.710%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 13.865 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.628    -0.912    pg/clk_out1
    SLICE_X37Y69         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  pg/bpm_reg[10]/Q
                         net (fo=85, routed)          0.776     0.320    pg/bpm_reg_n_0_[10]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.444 r  pg/pixel_step_i_292/O
                         net (fo=4, routed)           0.755     1.199    pg/pixel_step_i_292_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.323 r  pg/pixel_step_i_411/O
                         net (fo=1, routed)           0.000     1.323    pg/pixel_step_i_411_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.856 r  pg/pixel_step_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000     1.856    pg/pixel_step_reg_i_386_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.085 r  pg/pixel_step_reg_i_343/CO[2]
                         net (fo=3, routed)           0.367     2.452    pg/pixel_step_reg_i_343_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     3.233 r  pg/pixel_step_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000     3.233    pg/pixel_step_reg_i_286_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.350 r  pg/pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.350    pg/pixel_step_reg_i_210_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.467 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     3.467    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.721 f  pg/pixel_step_reg_i_108/CO[0]
                         net (fo=34, routed)          1.339     5.060    pg/bpm_reg[25]_0[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.367     5.427 r  pg/pixel_step_i_94/O
                         net (fo=2, routed)           0.560     5.986    pg/pixel_step_i_94_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.110 r  pg/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     6.110    pg/pixel_step_i_98_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.690 r  pg/pixel_step_reg_i_46/O[2]
                         net (fo=12, routed)          0.671     7.361    pg_n_578
    SLICE_X36Y75         LUT3 (Prop_lut3_I2_O)        0.302     7.663 r  pixel_step_i_182/O
                         net (fo=1, routed)           0.519     8.182    pixel_step_i_182_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.689 r  pixel_step_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.689    pixel_step_reg_i_123_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.911 r  pixel_step_reg_i_74/O[0]
                         net (fo=3, routed)           0.758     9.669    pg/notegen/pixel_step_i_12_2[0]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.299     9.968 r  pg/notegen/pixel_step_i_121/O
                         net (fo=1, routed)           0.000     9.968    pg/notegen/pixel_step_i_121_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  pg/notegen/pixel_step_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.501    pg/notegen/pixel_step_reg_i_68_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.849    11.467    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.591 r  pg/notegen/pixel_step_i_25/O
                         net (fo=11, routed)          0.876    12.468    pg/notegen/pixel_step_i_25_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.592 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.477    13.068    pg/notegen/pixel_step_i_19_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.594 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.594    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.717    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.895 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.747    14.642    pg/notegen/CO[0]
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.329    14.971 r  pg/notegen/y14[9]_i_1/O
                         net (fo=10, routed)          0.705    15.676    pg/notegen/y14[9]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  pg/notegen/y14_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.501    13.865    pg/notegen/clk_out1
    SLICE_X38Y75         FDRE                                         r  pg/notegen/y14_reg[5]/C
                         clock pessimism              0.559    14.425    
                         clock uncertainty           -0.130    14.295    
    SLICE_X38Y75         FDRE (Setup_fdre_C_R)       -0.524    13.771    pg/notegen/y14_reg[5]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.901ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.373ns  (logic 7.174ns (43.815%)  route 9.199ns (56.185%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.628    -0.912    pg/clk_out1
    SLICE_X37Y69         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  pg/bpm_reg[10]/Q
                         net (fo=85, routed)          0.776     0.320    pg/bpm_reg_n_0_[10]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.444 r  pg/pixel_step_i_292/O
                         net (fo=4, routed)           0.755     1.199    pg/pixel_step_i_292_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.323 r  pg/pixel_step_i_411/O
                         net (fo=1, routed)           0.000     1.323    pg/pixel_step_i_411_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.856 r  pg/pixel_step_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000     1.856    pg/pixel_step_reg_i_386_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.085 r  pg/pixel_step_reg_i_343/CO[2]
                         net (fo=3, routed)           0.367     2.452    pg/pixel_step_reg_i_343_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     3.233 r  pg/pixel_step_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000     3.233    pg/pixel_step_reg_i_286_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.350 r  pg/pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.350    pg/pixel_step_reg_i_210_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.467 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     3.467    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.721 f  pg/pixel_step_reg_i_108/CO[0]
                         net (fo=34, routed)          1.339     5.060    pg/bpm_reg[25]_0[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.367     5.427 r  pg/pixel_step_i_94/O
                         net (fo=2, routed)           0.560     5.986    pg/pixel_step_i_94_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.110 r  pg/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     6.110    pg/pixel_step_i_98_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.690 r  pg/pixel_step_reg_i_46/O[2]
                         net (fo=12, routed)          0.671     7.361    pg_n_578
    SLICE_X36Y75         LUT3 (Prop_lut3_I2_O)        0.302     7.663 r  pixel_step_i_182/O
                         net (fo=1, routed)           0.519     8.182    pixel_step_i_182_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.689 r  pixel_step_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.689    pixel_step_reg_i_123_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.911 r  pixel_step_reg_i_74/O[0]
                         net (fo=3, routed)           0.758     9.669    pg/notegen/pixel_step_i_12_2[0]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.299     9.968 r  pg/notegen/pixel_step_i_121/O
                         net (fo=1, routed)           0.000     9.968    pg/notegen/pixel_step_i_121_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  pg/notegen/pixel_step_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.501    pg/notegen/pixel_step_reg_i_68_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.849    11.467    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.591 r  pg/notegen/pixel_step_i_25/O
                         net (fo=11, routed)          0.876    12.468    pg/notegen/pixel_step_i_25_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.592 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.477    13.068    pg/notegen/pixel_step_i_19_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.594 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.594    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.717    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.895 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.480    14.375    db1/CO[0]
    SLICE_X47Y75         LUT2 (Prop_lut2_I1_O)        0.322    14.697 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.764    15.462    pg/notegen/speed_counter_reg[26]_0
    SLICE_X46Y72         FDRE                                         r  pg/notegen/speed_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.499    13.863    pg/notegen/clk_out1
    SLICE_X46Y72         FDRE                                         r  pg/notegen/speed_counter_reg[4]/C
                         clock pessimism              0.559    14.423    
                         clock uncertainty           -0.130    14.293    
    SLICE_X46Y72         FDRE (Setup_fdre_C_R)       -0.732    13.561    pg/notegen/speed_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.561    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                 -1.901    

Slack (VIOLATED) :        -1.901ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.373ns  (logic 7.174ns (43.815%)  route 9.199ns (56.185%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.628    -0.912    pg/clk_out1
    SLICE_X37Y69         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  pg/bpm_reg[10]/Q
                         net (fo=85, routed)          0.776     0.320    pg/bpm_reg_n_0_[10]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.444 r  pg/pixel_step_i_292/O
                         net (fo=4, routed)           0.755     1.199    pg/pixel_step_i_292_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.323 r  pg/pixel_step_i_411/O
                         net (fo=1, routed)           0.000     1.323    pg/pixel_step_i_411_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.856 r  pg/pixel_step_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000     1.856    pg/pixel_step_reg_i_386_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.085 r  pg/pixel_step_reg_i_343/CO[2]
                         net (fo=3, routed)           0.367     2.452    pg/pixel_step_reg_i_343_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     3.233 r  pg/pixel_step_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000     3.233    pg/pixel_step_reg_i_286_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.350 r  pg/pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.350    pg/pixel_step_reg_i_210_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.467 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     3.467    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.721 f  pg/pixel_step_reg_i_108/CO[0]
                         net (fo=34, routed)          1.339     5.060    pg/bpm_reg[25]_0[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.367     5.427 r  pg/pixel_step_i_94/O
                         net (fo=2, routed)           0.560     5.986    pg/pixel_step_i_94_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.110 r  pg/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     6.110    pg/pixel_step_i_98_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.690 r  pg/pixel_step_reg_i_46/O[2]
                         net (fo=12, routed)          0.671     7.361    pg_n_578
    SLICE_X36Y75         LUT3 (Prop_lut3_I2_O)        0.302     7.663 r  pixel_step_i_182/O
                         net (fo=1, routed)           0.519     8.182    pixel_step_i_182_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.689 r  pixel_step_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.689    pixel_step_reg_i_123_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.911 r  pixel_step_reg_i_74/O[0]
                         net (fo=3, routed)           0.758     9.669    pg/notegen/pixel_step_i_12_2[0]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.299     9.968 r  pg/notegen/pixel_step_i_121/O
                         net (fo=1, routed)           0.000     9.968    pg/notegen/pixel_step_i_121_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  pg/notegen/pixel_step_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.501    pg/notegen/pixel_step_reg_i_68_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.849    11.467    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.591 r  pg/notegen/pixel_step_i_25/O
                         net (fo=11, routed)          0.876    12.468    pg/notegen/pixel_step_i_25_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.592 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.477    13.068    pg/notegen/pixel_step_i_19_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.594 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.594    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.717    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.895 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.480    14.375    db1/CO[0]
    SLICE_X47Y75         LUT2 (Prop_lut2_I1_O)        0.322    14.697 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.764    15.462    pg/notegen/speed_counter_reg[26]_0
    SLICE_X46Y72         FDRE                                         r  pg/notegen/speed_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.499    13.863    pg/notegen/clk_out1
    SLICE_X46Y72         FDRE                                         r  pg/notegen/speed_counter_reg[5]/C
                         clock pessimism              0.559    14.423    
                         clock uncertainty           -0.130    14.293    
    SLICE_X46Y72         FDRE (Setup_fdre_C_R)       -0.732    13.561    pg/notegen/speed_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.561    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                 -1.901    

Slack (VIOLATED) :        -1.901ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.373ns  (logic 7.174ns (43.815%)  route 9.199ns (56.185%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.628    -0.912    pg/clk_out1
    SLICE_X37Y69         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  pg/bpm_reg[10]/Q
                         net (fo=85, routed)          0.776     0.320    pg/bpm_reg_n_0_[10]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.444 r  pg/pixel_step_i_292/O
                         net (fo=4, routed)           0.755     1.199    pg/pixel_step_i_292_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.323 r  pg/pixel_step_i_411/O
                         net (fo=1, routed)           0.000     1.323    pg/pixel_step_i_411_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.856 r  pg/pixel_step_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000     1.856    pg/pixel_step_reg_i_386_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.085 r  pg/pixel_step_reg_i_343/CO[2]
                         net (fo=3, routed)           0.367     2.452    pg/pixel_step_reg_i_343_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     3.233 r  pg/pixel_step_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000     3.233    pg/pixel_step_reg_i_286_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.350 r  pg/pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.350    pg/pixel_step_reg_i_210_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.467 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     3.467    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.721 f  pg/pixel_step_reg_i_108/CO[0]
                         net (fo=34, routed)          1.339     5.060    pg/bpm_reg[25]_0[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.367     5.427 r  pg/pixel_step_i_94/O
                         net (fo=2, routed)           0.560     5.986    pg/pixel_step_i_94_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.110 r  pg/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     6.110    pg/pixel_step_i_98_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.690 r  pg/pixel_step_reg_i_46/O[2]
                         net (fo=12, routed)          0.671     7.361    pg_n_578
    SLICE_X36Y75         LUT3 (Prop_lut3_I2_O)        0.302     7.663 r  pixel_step_i_182/O
                         net (fo=1, routed)           0.519     8.182    pixel_step_i_182_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.689 r  pixel_step_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.689    pixel_step_reg_i_123_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.911 r  pixel_step_reg_i_74/O[0]
                         net (fo=3, routed)           0.758     9.669    pg/notegen/pixel_step_i_12_2[0]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.299     9.968 r  pg/notegen/pixel_step_i_121/O
                         net (fo=1, routed)           0.000     9.968    pg/notegen/pixel_step_i_121_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  pg/notegen/pixel_step_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.501    pg/notegen/pixel_step_reg_i_68_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.849    11.467    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.591 r  pg/notegen/pixel_step_i_25/O
                         net (fo=11, routed)          0.876    12.468    pg/notegen/pixel_step_i_25_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.592 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.477    13.068    pg/notegen/pixel_step_i_19_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.594 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.594    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.717    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.895 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.480    14.375    db1/CO[0]
    SLICE_X47Y75         LUT2 (Prop_lut2_I1_O)        0.322    14.697 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.764    15.462    pg/notegen/speed_counter_reg[26]_0
    SLICE_X46Y72         FDRE                                         r  pg/notegen/speed_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.499    13.863    pg/notegen/clk_out1
    SLICE_X46Y72         FDRE                                         r  pg/notegen/speed_counter_reg[6]/C
                         clock pessimism              0.559    14.423    
                         clock uncertainty           -0.130    14.293    
    SLICE_X46Y72         FDRE (Setup_fdre_C_R)       -0.732    13.561    pg/notegen/speed_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.561    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                 -1.901    

Slack (VIOLATED) :        -1.901ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.373ns  (logic 7.174ns (43.815%)  route 9.199ns (56.185%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.628    -0.912    pg/clk_out1
    SLICE_X37Y69         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  pg/bpm_reg[10]/Q
                         net (fo=85, routed)          0.776     0.320    pg/bpm_reg_n_0_[10]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.444 r  pg/pixel_step_i_292/O
                         net (fo=4, routed)           0.755     1.199    pg/pixel_step_i_292_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.323 r  pg/pixel_step_i_411/O
                         net (fo=1, routed)           0.000     1.323    pg/pixel_step_i_411_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.856 r  pg/pixel_step_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000     1.856    pg/pixel_step_reg_i_386_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.085 r  pg/pixel_step_reg_i_343/CO[2]
                         net (fo=3, routed)           0.367     2.452    pg/pixel_step_reg_i_343_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     3.233 r  pg/pixel_step_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000     3.233    pg/pixel_step_reg_i_286_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.350 r  pg/pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.350    pg/pixel_step_reg_i_210_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.467 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     3.467    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.721 f  pg/pixel_step_reg_i_108/CO[0]
                         net (fo=34, routed)          1.339     5.060    pg/bpm_reg[25]_0[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.367     5.427 r  pg/pixel_step_i_94/O
                         net (fo=2, routed)           0.560     5.986    pg/pixel_step_i_94_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.110 r  pg/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     6.110    pg/pixel_step_i_98_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.690 r  pg/pixel_step_reg_i_46/O[2]
                         net (fo=12, routed)          0.671     7.361    pg_n_578
    SLICE_X36Y75         LUT3 (Prop_lut3_I2_O)        0.302     7.663 r  pixel_step_i_182/O
                         net (fo=1, routed)           0.519     8.182    pixel_step_i_182_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.689 r  pixel_step_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.689    pixel_step_reg_i_123_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.911 r  pixel_step_reg_i_74/O[0]
                         net (fo=3, routed)           0.758     9.669    pg/notegen/pixel_step_i_12_2[0]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.299     9.968 r  pg/notegen/pixel_step_i_121/O
                         net (fo=1, routed)           0.000     9.968    pg/notegen/pixel_step_i_121_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.501 r  pg/notegen/pixel_step_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.501    pg/notegen/pixel_step_reg_i_68_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.618 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.849    11.467    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.591 r  pg/notegen/pixel_step_i_25/O
                         net (fo=11, routed)          0.876    12.468    pg/notegen/pixel_step_i_25_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.592 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.477    13.068    pg/notegen/pixel_step_i_19_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.594 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.594    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.717    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.895 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.480    14.375    db1/CO[0]
    SLICE_X47Y75         LUT2 (Prop_lut2_I1_O)        0.322    14.697 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.764    15.462    pg/notegen/speed_counter_reg[26]_0
    SLICE_X46Y72         FDRE                                         r  pg/notegen/speed_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        1.499    13.863    pg/notegen/clk_out1
    SLICE_X46Y72         FDRE                                         r  pg/notegen/speed_counter_reg[7]/C
                         clock pessimism              0.559    14.423    
                         clock uncertainty           -0.130    14.293    
    SLICE_X46Y72         FDRE (Setup_fdre_C_R)       -0.732    13.561    pg/notegen/speed_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.561    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                 -1.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone831hz/lut_1/amp_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data11_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.563    -0.601    pg/audio1/myrec/tone831hz/lut_1/clk_out1
    SLICE_X15Y73         FDRE                                         r  pg/audio1/myrec/tone831hz/lut_1/amp_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  pg/audio1/myrec/tone831hz/lut_1/amp_out_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.408    pg/audio1/myrec/tone831hz_n_4
    SLICE_X14Y73         FDRE                                         r  pg/audio1/myrec/data11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.831    -0.842    pg/audio1/myrec/clk_out1
    SLICE_X14Y73         FDRE                                         r  pg/audio1/myrec/data11_reg[3]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.076    -0.512    pg/audio1/myrec/data11_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pg/notegen/y6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y6_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.920%)  route 0.088ns (32.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.558    -0.606    pg/notegen/clk_out1
    SLICE_X43Y77         FDRE                                         r  pg/notegen/y6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  pg/notegen/y6_reg[6]/Q
                         net (fo=9, routed)           0.088    -0.377    pg/notegen/y6_reg[9]_0[6]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.332 r  pg/notegen/y6[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.332    pg/notegen/p_0_in__5[9]
    SLICE_X42Y77         FDSE                                         r  pg/notegen/y6_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.825    -0.848    pg/notegen/clk_out1
    SLICE_X42Y77         FDSE                                         r  pg/notegen/y6_reg[9]/C
                         clock pessimism              0.255    -0.593    
    SLICE_X42Y77         FDSE (Hold_fdse_C_D)         0.121    -0.472    pg/notegen/y6_reg[9]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone622hz/lut_1/amp_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.592    -0.572    pg/audio1/myrec/tone622hz/lut_1/clk_out1
    SLICE_X3Y73          FDRE                                         r  pg/audio1/myrec/tone622hz/lut_1/amp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  pg/audio1/myrec/tone622hz/lut_1/amp_out_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.318    pg/audio1/myrec/tone622hz_n_10
    SLICE_X5Y72          FDRE                                         r  pg/audio1/myrec/data6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.861    -0.812    pg/audio1/myrec/clk_out1
    SLICE_X5Y72          FDRE                                         r  pg/audio1/myrec/data6_reg[0]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.070    -0.467    pg/audio1/myrec/data6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 pg/notegen/y5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y5_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.206ns (39.941%)  route 0.310ns (60.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.555    -0.609    pg/notegen/clk_out1
    SLICE_X50Y72         FDRE                                         r  pg/notegen/y5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  pg/notegen/y5_reg[6]/Q
                         net (fo=9, routed)           0.310    -0.136    pg/notegen/y5_reg[9]_0[6]
    SLICE_X53Y73         LUT5 (Prop_lut5_I3_O)        0.042    -0.094 r  pg/notegen/y5[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    pg/notegen/p_0_in__4[8]
    SLICE_X53Y73         FDSE                                         r  pg/notegen/y5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.819    -0.854    pg/notegen/clk_out1
    SLICE_X53Y73         FDSE                                         r  pg/notegen/y5_reg[8]/C
                         clock pessimism              0.504    -0.350    
    SLICE_X53Y73         FDSE (Hold_fdse_C_D)         0.107    -0.243    pg/notegen/y5_reg[8]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone622hz/lut_1/amp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.592    -0.572    pg/audio1/myrec/tone622hz/lut_1/clk_out1
    SLICE_X3Y73          FDRE                                         r  pg/audio1/myrec/tone622hz/lut_1/amp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  pg/audio1/myrec/tone622hz/lut_1/amp_out_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.318    pg/audio1/myrec/tone622hz_n_9
    SLICE_X5Y72          FDRE                                         r  pg/audio1/myrec/data6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.861    -0.812    pg/audio1/myrec/clk_out1
    SLICE_X5Y72          FDRE                                         r  pg/audio1/myrec/data6_reg[1]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.066    -0.471    pg/audio1/myrec/data6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone880hz/lut_1/amp_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data12_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.563    -0.601    pg/audio1/myrec/tone880hz/lut_1/clk_out1
    SLICE_X9Y76          FDRE                                         r  pg/audio1/myrec/tone880hz/lut_1/amp_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  pg/audio1/myrec/tone880hz/lut_1/amp_out_reg[3]/Q
                         net (fo=1, routed)           0.117    -0.343    pg/audio1/myrec/tone880hz_n_4
    SLICE_X11Y76         FDRE                                         r  pg/audio1/myrec/data12_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.831    -0.842    pg/audio1/myrec/clk_out1
    SLICE_X11Y76         FDRE                                         r  pg/audio1/myrec/data12_reg[3]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X11Y76         FDRE (Hold_fdre_C_D)         0.070    -0.497    pg/audio1/myrec/data12_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pg/muse/music_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/note_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.569    -0.595    pg/muse/clk_out1
    SLICE_X13Y82         FDRE                                         r  pg/muse/music_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  pg/muse/music_out_reg[15]/Q
                         net (fo=3, routed)           0.103    -0.351    pg/muse/music_out[15]
    SLICE_X12Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.306 r  pg/muse/note_num[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    pg/notegen/note_num_reg[2]_0[1]
    SLICE_X12Y82         FDRE                                         r  pg/notegen/note_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.838    -0.835    pg/notegen/clk_out1
    SLICE_X12Y82         FDRE                                         r  pg/notegen/note_num_reg[1]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.121    -0.461    pg/notegen/note_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pg/notegen/y5_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y5_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.227ns (44.003%)  route 0.289ns (55.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.552    -0.612    pg/notegen/clk_out1
    SLICE_X53Y73         FDSE                                         r  pg/notegen/y5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDSE (Prop_fdse_C_Q)         0.128    -0.484 r  pg/notegen/y5_reg[8]/Q
                         net (fo=7, routed)           0.289    -0.195    pg/notegen/y5_reg[9]_0[8]
    SLICE_X51Y72         LUT6 (Prop_lut6_I1_O)        0.099    -0.096 r  pg/notegen/y5[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.096    pg/notegen/p_0_in__4[9]
    SLICE_X51Y72         FDSE                                         r  pg/notegen/y5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.822    -0.851    pg/notegen/clk_out1
    SLICE_X51Y72         FDSE                                         r  pg/notegen/y5_reg[9]/C
                         clock pessimism              0.504    -0.347    
    SLICE_X51Y72         FDSE (Hold_fdse_C_D)         0.092    -0.255    pg/notegen/y5_reg[9]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.593    -0.571    pg/audio1/myrec/tone440hz/lut_1/clk_out1
    SLICE_X7Y71          FDRE                                         r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[7]_inv/Q
                         net (fo=1, routed)           0.112    -0.318    pg/audio1/myrec/tone_440[7]
    SLICE_X7Y72          FDRE                                         r  pg/audio1/myrec/data0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.861    -0.812    pg/audio1/myrec/clk_out1
    SLICE_X7Y72          FDRE                                         r  pg/audio1/myrec/data0_reg[7]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.078    -0.480    pg/audio1/myrec/data0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone554hz/lut_1/amp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.590    -0.574    pg/audio1/myrec/tone554hz/lut_1/clk_out1
    SLICE_X7Y74          FDRE                                         r  pg/audio1/myrec/tone554hz/lut_1/amp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  pg/audio1/myrec/tone554hz/lut_1/amp_out_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.332    pg/audio1/myrec/tone554hz_n_6
    SLICE_X5Y74          FDRE                                         r  pg/audio1/myrec/data4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1382, routed)        0.858    -0.815    pg/audio1/myrec/clk_out1
    SLICE_X5Y74          FDRE                                         r  pg/audio1/myrec/data4_reg[1]/C
                         clock pessimism              0.254    -0.561    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.066    -0.495    pg/audio1/myrec/data4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   clkdivider/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X14Y88     b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y71      pg/audio1/myrec/data_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y71      pg/audio1/myrec/data_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y71      pg/audio1/myrec/data_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y72      pg/audio1/myrec/data_out_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y72      pg/audio1/myrec/data_out_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y72      pg/audio1/myrec/data_out_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X12Y72     pg/audio1/myrec/tone493hz/phase_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y88     b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y71      pg/audio1/myrec/data_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y71      pg/audio1/myrec/data_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y71      pg/audio1/myrec/data_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y72      pg/audio1/myrec/data_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y72      pg/audio1/myrec/data_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y72      pg/audio1/myrec/data_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y72     pg/audio1/myrec/tone493hz/phase_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y76     pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y76     pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y71      pg/audio1/myrec/data_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y71      pg/audio1/myrec/data_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y71      pg/audio1/myrec/data_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y72      pg/audio1/myrec/data_out_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y72      pg/audio1/myrec/data_out_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y72      pg/audio1/myrec/data_out_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y72     pg/audio1/myrec/tone493hz/phase_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y68     pg/meter1/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y71     pg/notegen/speed_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y77     pg/notegen/y15_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



