//////////////////////////////////////////////////////////////////////////////////
// Company: ITESO 
// Engineer:  Antonio Rangel Avila
// Description: ROM + RAM integration 
// Date: 29/Nov/22
//////////////////////////////////////////////////////////////////////////////////
module Memory_System
#
(
	parameter 	MEMORY_DEPTH = 64,
	parameter 	DATA_WIDTH = 32
)
(
	input									clk,
	input 								Write_Enable_i,
	input 	[(DATA_WIDTH-1):0] 	Write_Data_i/*synthesis keep*/,
	input 	[(DATA_WIDTH-1):0] 	Address_i,
	
	output 	[(DATA_WIDTH-1):0] 	Instruction_o/*synthesis keep*/
);

	wire	[(DATA_WIDTH-1):0]	rom_out;
	wire 	[(DATA_WIDTH-1):0]	ram_out;
	
	Mux2x1	MEM_OUT	(
								.Selector	(Address_i>=32'h10010000),
								.I_0			(rom_out),
								.I_1			(ram_out),
								.Mux_Out		(Instruction_o)
							);
	
	Program_Memory	ROM	(
									//.Address			((Address_i-32'h400000)>>2),
									.Address			(Address_i),
									.Instruction	(rom_out)
								);
	
	Data_Memory		RAM 	(
									.clk				(clk),
									.Write_Enable	(Write_Enable_i),
									.Write_Data		(Write_Data_i),
									//.Address			((Address_i-32'h10010000)>>2),
									.Address			(Address_i),
									.Read_Data		(ram_out)
								);
endmodule