### File Name: C:\Users\moham\Downloads\cfar\FIL\dummy_top_FIL_fil.log
### Created: 10-Jul-2024 11:34:11
### Generated by MATLAB 9.14 

### FPGA-in-the-Loop Summary
###    Board: my_board_fil_5csema5f31c6
###    DUT frequency: 25MHz

### Saving the current state of filWizard in C:\Users\moham\Downloads\cfar\FIL\dummy_top_FIL_fil.mat ...
###    C:\Users\moham\Downloads\cfar\FIL\dummy_top_FIL_fil.mat
### 
### To restore filWizard: Use the MAT-file to launch FPGA-in-the-Loop wizard with data 
### from current session: 
###    filWizard('C:\Users\moham\Downloads\cfar\FIL\dummy_top_FIL_fil.mat')

### Generating Quartus II project and running HDL compilation ...
###    Project:
###       C:\Users\moham\Downloads\cfar\FIL\fpgaproj\dummy_top_FIL_fil.qpf
###    Target Device:
###       Cyclone V 5CSEMA5F31C6
###    Property Settings:
###       CYCLONEII_OPTIMIZATION_TECHNIQUE = SPEED
###    User design files:
###       C:\Users\moham\Downloads\cfar\RTL_SV\dummy_top_FIL.sv
###       C:\Users\moham\Downloads\cfar\RTL_SV\for_fpga_in_the_loop.qsf
###    Generated files:
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\MWClkMgr.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\MWAJTAG.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\MWDPRAM.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\FILUDPCRC.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\FILPktMUX.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\FILCmdProc.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\MWAsyncFIFO.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\FILDataProc.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\MWPKTBuffer.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\MWUDPPKTBuilder.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\FILPktProc.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\FILCommLayer.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\mwfil_dpscram.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\mwfil_udfifo.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\mwfil_bus2dut.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\mwfil_chifcore.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\mwfil_controller.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\mwfil_dut2bus.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\dummy_top_FIL_wrapper.v
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\mwfil_chiftop.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\FILCore.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\dummy_top_FIL_fil.vhd
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\dummy_top_FIL_fil.qsf
###       C:\Users\moham\Downloads\cfar\FIL\filsrc\dummy_top_FIL_fil.sdc
### 
### Running HDL compilation ...

### HDL compilation completed.

### Running programming file generation outside MATLAB.
### Check external shell for programming file generation progress.
### Programming file location (when process is completed):
###    C:\Users\moham\Downloads\cfar\FIL\dummy_top_FIL_fil.sof

