// +build l1xx_md

// Peripheral: DBGMCU_Periph  Debug MCU.
// Instances:
//  DBGMCU  mmap.DBGMCU_BASE
// Registers:
//  0x00 32  IDCODE MCU device ID code.
//  0x04 32  CR     Debug MCU configuration register.
//  0x08 32  APB1FZ Debug MCU APB1 freeze register.
//  0x0C 32  APB2FZ Debug MCU APB2 freeze register.
// Import:
//  stm32/o/l1xx_md/mmap
package dbgmcu

// DO NOT EDIT THIS FILE. GENERATED BY stm32xgen.

const (
	DEV_ID    IDCODE = 0xFFF << 0   //+ Device Identifier.
	REV_ID    IDCODE = 0xFFFF << 16 //+ REV_ID[15:0] bits (Revision Identifier).
	REV_ID_0  IDCODE = 0x01 << 16   //  Bit 0.
	REV_ID_1  IDCODE = 0x02 << 16   //  Bit 1.
	REV_ID_2  IDCODE = 0x04 << 16   //  Bit 2.
	REV_ID_3  IDCODE = 0x08 << 16   //  Bit 3.
	REV_ID_4  IDCODE = 0x10 << 16   //  Bit 4.
	REV_ID_5  IDCODE = 0x20 << 16   //  Bit 5.
	REV_ID_6  IDCODE = 0x40 << 16   //  Bit 6.
	REV_ID_7  IDCODE = 0x80 << 16   //  Bit 7.
	REV_ID_8  IDCODE = 0x100 << 16  //  Bit 8.
	REV_ID_9  IDCODE = 0x200 << 16  //  Bit 9.
	REV_ID_10 IDCODE = 0x400 << 16  //  Bit 10.
	REV_ID_11 IDCODE = 0x800 << 16  //  Bit 11.
	REV_ID_12 IDCODE = 0x1000 << 16 //  Bit 12.
	REV_ID_13 IDCODE = 0x2000 << 16 //  Bit 13.
	REV_ID_14 IDCODE = 0x4000 << 16 //  Bit 14.
	REV_ID_15 IDCODE = 0x8000 << 16 //  Bit 15.
)

const (
	DEV_IDn = 0
	REV_IDn = 16
)

const (
	DBG_SLEEP    CR = 0x01 << 0 //+ Debug Sleep Mode.
	DBG_STOP     CR = 0x01 << 1 //+ Debug Stop Mode.
	DBG_STANDBY  CR = 0x01 << 2 //+ Debug Standby mode.
	TRACE_IOEN   CR = 0x01 << 5 //+ Trace Pin Assignment Control.
	TRACE_MODE   CR = 0x03 << 6 //+ TRACE_MODE[1:0] bits (Trace Pin Assignment Control).
	TRACE_MODE_0 CR = 0x01 << 6 //  Bit 0.
	TRACE_MODE_1 CR = 0x02 << 6 //  Bit 1.
)

const (
	DBG_SLEEPn   = 0
	DBG_STOPn    = 1
	DBG_STANDBYn = 2
	TRACE_IOENn  = 5
	TRACE_MODEn  = 6
)

const (
	DBG_TIM2_STOP          APB1FZ = 0x01 << 0  //+ TIM2 counter stopped when core is halted.
	DBG_TIM3_STOP          APB1FZ = 0x01 << 1  //+ TIM3 counter stopped when core is halted.
	DBG_TIM4_STOP          APB1FZ = 0x01 << 2  //+ TIM4 counter stopped when core is halted.
	DBG_TIM5_STOP          APB1FZ = 0x01 << 3  //+ TIM5 counter stopped when core is halted.
	DBG_TIM6_STOP          APB1FZ = 0x01 << 4  //+ TIM6 counter stopped when core is halted.
	DBG_TIM7_STOP          APB1FZ = 0x01 << 5  //+ TIM7 counter stopped when core is halted.
	DBG_RTC_STOP           APB1FZ = 0x01 << 10 //+ RTC Counter stopped when Core is halted.
	DBG_WWDG_STOP          APB1FZ = 0x01 << 11 //+ Debug Window Watchdog stopped when Core is halted.
	DBG_IWDG_STOP          APB1FZ = 0x01 << 12 //+ Debug Independent Watchdog stopped when Core is halted.
	DBG_I2C1_SMBUS_TIMEOUT APB1FZ = 0x01 << 21 //+ SMBUS timeout mode stopped when Core is halted.
	DBG_I2C2_SMBUS_TIMEOUT APB1FZ = 0x01 << 22 //+ SMBUS timeout mode stopped when Core is halted.
)

const (
	DBG_TIM2_STOPn          = 0
	DBG_TIM3_STOPn          = 1
	DBG_TIM4_STOPn          = 2
	DBG_TIM5_STOPn          = 3
	DBG_TIM6_STOPn          = 4
	DBG_TIM7_STOPn          = 5
	DBG_RTC_STOPn           = 10
	DBG_WWDG_STOPn          = 11
	DBG_IWDG_STOPn          = 12
	DBG_I2C1_SMBUS_TIMEOUTn = 21
	DBG_I2C2_SMBUS_TIMEOUTn = 22
)

const (
	DBG_TIM9_STOP  APB2FZ = 0x01 << 2 //+ TIM9 counter stopped when core is halted.
	DBG_TIM10_STOP APB2FZ = 0x01 << 3 //+ TIM10 counter stopped when core is halted.
	DBG_TIM11_STOP APB2FZ = 0x01 << 4 //+ TIM11 counter stopped when core is halted.
)

const (
	DBG_TIM9_STOPn  = 2
	DBG_TIM10_STOPn = 3
	DBG_TIM11_STOPn = 4
)
