<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>dtw_2F_32bit</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">6</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>dtw_2F_32bit_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_cordic_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_xbip_dsp48_macro_3_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>49507f20</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>dtw_2F_32bit_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_cordic_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xbip_dsp48_macro_3_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>49507f20</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d4969649</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cordic_0/cordic_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_dual_256x32/blk_mem_gen_dual_256x32.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_32x256/blk_mem_gen_32x256.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dtw_2F_32bit_256x256.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/dtw_2F_32bit_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dtw_matrix_memory.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dtw_value_comp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/euclidean_distance_2F_32bit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/memory_address_generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/memory_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/memory_en_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/minimum_of_3_vector.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/temp_test_memory.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/dtw_2F_32bit_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fa76c0cb</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_cordic_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="cordic" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_xbip_dsp48_macro_3_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xbip_dsp48_macro" xilinx:version="3.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cordic_0/cordic_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_dual_256x32/blk_mem_gen_dual_256x32.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_32x256/blk_mem_gen_32x256.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dtw_2F_32bit_256x256.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/dtw_2F_32bit_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dtw_matrix_memory.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dtw_value_comp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/euclidean_distance_2F_32bit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/memory_address_generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/memory_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/memory_en_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/minimum_of_3_vector.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/temp_test_memory.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/dtw_2F_32bit_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_cordic_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="cordic" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xbip_dsp48_macro_3_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xbip_dsp48_macro" xilinx:version="3.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/dtw_2F_32bit_v1_0/data/dtw_2F_32bit.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/dtw_2F_32bit_v1_0/data/dtw_2F_32bit.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/dtw_2F_32bit_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/dtw_2F_32bit_v1_0/src/dtw_2F_32bit.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/dtw_2F_32bit_v1_0/src/dtw_2F_32bit.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/dtw_2F_32bit_v1_0/src/dtw_2F_32bit_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/dtw_2F_32bit_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">dtw_2F_32bit_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>dtw_2F_32bit</xilinx:displayName>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-07-19T21:44:19Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758e3281_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c855ec0_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744bfd22_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e87f104_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8666a7_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2ba776_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502b6c05_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304056aa_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bda5d77_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afcf41a_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfb7d09_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c37c621_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab8e83e_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f4562c_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d68a9a_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c845f0_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd61e44_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6f5478_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb9b060_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d75cb8_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9b629_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67626ef0_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507c36_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6ead4a_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486b3eae_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69529e84_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31996ce2_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1792492d_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25616cbb_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa80b29_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae3ac2e_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2299bb47_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e923672_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726bfc94_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a905d4_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d353fca_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e241f71_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@322a9d0f_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61466d51_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d878c8_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3806e3d3_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd87e1f_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b72e16_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66697577_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c69319_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6251d8_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd69416_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d9d3ae_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d126ed2_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac0d5c8_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9d925c_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a43aa1_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8e6148_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6004b36f_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266b6244_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa255be_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e350664_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df9a108_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0d94f5_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6222979e_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30768611_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6faa1a4a_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0a2d84_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1bbba0_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eaef003_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff7f722_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c326c12_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a996a57_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5511ffb0_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3839681c_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1a7e7c_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314bef65_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2e177a_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd8f8a1_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b69184_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a55ff4_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a491ef0_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc3604d_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70df664a_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fecb88_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1285cf94_ARCHIVE_LOCATION">c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo/dtw_2F_32bit_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="616027be"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="06cd6c6b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1373c270"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="16904b17"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
