// Seed: 106500782
module module_0;
  assign id_1 = -1;
  wire id_2;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    output supply1 id_6
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_19 = 32'd53,
    parameter id_20 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  defparam id_19 = id_16, id_20 = -1;
  assign id_3 = id_19;
  module_0 modCall_1 ();
endmodule
