0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.sim/ex_stage_sim/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/sources_1/imports/utils/defines.vh,1753384117,verilog,,,,,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/alu.v,1753724342,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/ex_stage.v,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/sources_1/imports/utils/defines.vh,alu,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/ex_stage.v,1753724970,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/mux_gen.v,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/sources_1/imports/utils/defines.vh,ex_stage,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/alu_tb.v,1753385138,verilog,,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/sources_1/imports/utils/defines.vh,alu_tb,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/ex_stage_tb.v,1753725470,verilog,,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/sources_1/imports/utils/defines.vh,ex_stage_tb,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/mux_gen.v,1753121357,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/ex_stage_tb.v,,mux_gen,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
