// Seed: 92434646
module module_0;
  logic [7:0] id_1;
  assign id_1[-1 : 1] = id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd76,
    parameter id_11 = 32'd78
) (
    output tri   id_0,
    input  wor   _id_1,
    input  wor   id_2,
    output uwire id_3,
    input  uwire id_4,
    output tri0  id_5,
    input  wor   id_6,
    output tri1  id_7
);
  supply1 [-1 : id_1  ^  1] id_9, id_10, _id_11;
  assign id_9 = -1'h0;
  module_0 modCall_1 ();
  logic [7:0][1 : -1 'b0] id_12;
  wire id_13;
endmodule
