

================================================================
== Vitis HLS Report for 'pass_dataflow'
================================================================
* Date:           Fri Nov  8 21:38:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pass
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |               |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance   |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |read_U0        |read_r      |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |entry_proc_U0  |entry_proc  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |exec_U0        |exec        |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |write_U0       |write_r     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      14|    -|
|FIFO                 |        -|     -|     2202|    1186|    -|
|Instance             |        -|     -|     3181|    2215|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      18|    -|
|Register             |        -|     -|        2|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     5385|    3433|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+----+------+-----+-----+
    |    Instance   |   Module   | BRAM_18K| DSP|  FF  | LUT | URAM|
    +---------------+------------+---------+----+------+-----+-----+
    |entry_proc_U0  |entry_proc  |        0|   0|     3|   38|    0|
    |exec_U0        |exec        |        0|   0|  1779|  850|    0|
    |read_U0        |read_r      |        0|   0|   684|  651|    0|
    |write_U0       |write_r     |        0|   0|   715|  676|    0|
    +---------------+------------+---------+----+------+-----+-----+
    |Total          |            |        0|   0|  3181| 2215|    0|
    +---------------+------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+------+----+-----+------+-----+---------+
    |       Name       | BRAM_18K|  FF  | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+------+----+-----+------+-----+---------+
    |inStream_U        |        0|  1028|   0|    -|     2|  512|     1024|
    |numInputs_c9_U    |        0|    68|   0|    -|     2|   32|       64|
    |numInputs_c_U     |        0|    68|   0|    -|     2|   32|       64|
    |outStream_U       |        0|  1028|   0|    -|     2|  512|     1024|
    |output_c_U        |        0|     5|   0|    -|     4|   64|      256|
    |processDelay_c_U  |        0|     5|   0|    -|     3|   32|       96|
    +------------------+---------+------+----+-----+------+-----+---------+
    |Total             |        0|  2202|   0|    0|    15| 1184|     2528|
    +------------------+---------+------+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_start_full_n      |       and|   0|  0|   2|           1|           1|
    |read_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  14|           7|           7|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_U0_ap_ready        |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  18|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_U0_ap_ready        |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  2|   0|    2|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|m_axi_p0_AWVALID     |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_AWREADY     |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_AWADDR      |  out|   64|       m_axi|             p0|       pointer|
|m_axi_p0_AWID        |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_AWLEN       |  out|   32|       m_axi|             p0|       pointer|
|m_axi_p0_AWSIZE      |  out|    3|       m_axi|             p0|       pointer|
|m_axi_p0_AWBURST     |  out|    2|       m_axi|             p0|       pointer|
|m_axi_p0_AWLOCK      |  out|    2|       m_axi|             p0|       pointer|
|m_axi_p0_AWCACHE     |  out|    4|       m_axi|             p0|       pointer|
|m_axi_p0_AWPROT      |  out|    3|       m_axi|             p0|       pointer|
|m_axi_p0_AWQOS       |  out|    4|       m_axi|             p0|       pointer|
|m_axi_p0_AWREGION    |  out|    4|       m_axi|             p0|       pointer|
|m_axi_p0_AWUSER      |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_WVALID      |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_WREADY      |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_WDATA       |  out|  512|       m_axi|             p0|       pointer|
|m_axi_p0_WSTRB       |  out|   64|       m_axi|             p0|       pointer|
|m_axi_p0_WLAST       |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_WID         |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_WUSER       |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_ARVALID     |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_ARREADY     |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_ARADDR      |  out|   64|       m_axi|             p0|       pointer|
|m_axi_p0_ARID        |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_ARLEN       |  out|   32|       m_axi|             p0|       pointer|
|m_axi_p0_ARSIZE      |  out|    3|       m_axi|             p0|       pointer|
|m_axi_p0_ARBURST     |  out|    2|       m_axi|             p0|       pointer|
|m_axi_p0_ARLOCK      |  out|    2|       m_axi|             p0|       pointer|
|m_axi_p0_ARCACHE     |  out|    4|       m_axi|             p0|       pointer|
|m_axi_p0_ARPROT      |  out|    3|       m_axi|             p0|       pointer|
|m_axi_p0_ARQOS       |  out|    4|       m_axi|             p0|       pointer|
|m_axi_p0_ARREGION    |  out|    4|       m_axi|             p0|       pointer|
|m_axi_p0_ARUSER      |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_RVALID      |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_RREADY      |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_RDATA       |   in|  512|       m_axi|             p0|       pointer|
|m_axi_p0_RLAST       |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_RID         |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_RFIFONUM    |   in|    9|       m_axi|             p0|       pointer|
|m_axi_p0_RUSER       |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_RRESP       |   in|    2|       m_axi|             p0|       pointer|
|m_axi_p0_BVALID      |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_BREADY      |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_BRESP       |   in|    2|       m_axi|             p0|       pointer|
|m_axi_p0_BID         |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_BUSER       |   in|    1|       m_axi|             p0|       pointer|
|input_r              |   in|   64|     ap_none|        input_r|        scalar|
|input_r_ap_vld       |   in|    1|     ap_none|        input_r|        scalar|
|m_axi_p1_AWVALID     |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_AWREADY     |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_AWADDR      |  out|   64|       m_axi|             p1|       pointer|
|m_axi_p1_AWID        |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_AWLEN       |  out|   32|       m_axi|             p1|       pointer|
|m_axi_p1_AWSIZE      |  out|    3|       m_axi|             p1|       pointer|
|m_axi_p1_AWBURST     |  out|    2|       m_axi|             p1|       pointer|
|m_axi_p1_AWLOCK      |  out|    2|       m_axi|             p1|       pointer|
|m_axi_p1_AWCACHE     |  out|    4|       m_axi|             p1|       pointer|
|m_axi_p1_AWPROT      |  out|    3|       m_axi|             p1|       pointer|
|m_axi_p1_AWQOS       |  out|    4|       m_axi|             p1|       pointer|
|m_axi_p1_AWREGION    |  out|    4|       m_axi|             p1|       pointer|
|m_axi_p1_AWUSER      |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_WVALID      |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_WREADY      |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_WDATA       |  out|  512|       m_axi|             p1|       pointer|
|m_axi_p1_WSTRB       |  out|   64|       m_axi|             p1|       pointer|
|m_axi_p1_WLAST       |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_WID         |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_WUSER       |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_ARVALID     |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_ARREADY     |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_ARADDR      |  out|   64|       m_axi|             p1|       pointer|
|m_axi_p1_ARID        |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_ARLEN       |  out|   32|       m_axi|             p1|       pointer|
|m_axi_p1_ARSIZE      |  out|    3|       m_axi|             p1|       pointer|
|m_axi_p1_ARBURST     |  out|    2|       m_axi|             p1|       pointer|
|m_axi_p1_ARLOCK      |  out|    2|       m_axi|             p1|       pointer|
|m_axi_p1_ARCACHE     |  out|    4|       m_axi|             p1|       pointer|
|m_axi_p1_ARPROT      |  out|    3|       m_axi|             p1|       pointer|
|m_axi_p1_ARQOS       |  out|    4|       m_axi|             p1|       pointer|
|m_axi_p1_ARREGION    |  out|    4|       m_axi|             p1|       pointer|
|m_axi_p1_ARUSER      |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_RVALID      |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_RREADY      |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_RDATA       |   in|  512|       m_axi|             p1|       pointer|
|m_axi_p1_RLAST       |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_RID         |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_RFIFONUM    |   in|    9|       m_axi|             p1|       pointer|
|m_axi_p1_RUSER       |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_RRESP       |   in|    2|       m_axi|             p1|       pointer|
|m_axi_p1_BVALID      |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_BREADY      |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_BRESP       |   in|    2|       m_axi|             p1|       pointer|
|m_axi_p1_BID         |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_BUSER       |   in|    1|       m_axi|             p1|       pointer|
|output_r             |   in|   64|     ap_none|       output_r|        scalar|
|output_r_ap_vld      |   in|    1|     ap_none|       output_r|        scalar|
|numInputs            |   in|   32|     ap_none|      numInputs|        scalar|
|numInputs_ap_vld     |   in|    1|     ap_none|      numInputs|        scalar|
|processDelay         |   in|   32|     ap_none|   processDelay|        scalar|
|processDelay_ap_vld  |   in|    1|     ap_none|   processDelay|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|  pass_dataflow|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  pass_dataflow|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  pass_dataflow|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  pass_dataflow|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  pass_dataflow|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  pass_dataflow|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  pass_dataflow|  return value|
+---------------------+-----+-----+------------+---------------+--------------+

