Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Apr 30 08:08:02 2022
| Host         : ic21 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization -file init_report_utilization_0.rpt -pb init_report_utilization_0.pb
| Design       : level0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs*                  | 127736 | 100045 |       1664 |    870016 | 14.68 |
|   LUT as Logic             | 114297 |  91517 |       1664 |    870016 | 13.14 |
|   LUT as Memory            |  13439 |   8528 |       1184 |    402016 |  3.34 |
|     LUT as Distributed RAM |   8151 |   5035 |            |           |       |
|     LUT as Shift Register  |   5288 |   3493 |            |           |       |
| CLB Registers              | 146670 | 106348 |          0 |   1743360 |  8.41 |
|   Register as Flip Flop    | 146668 | 106346 |          0 |   1743360 |  8.41 |
|   Register as Latch        |      0 |      0 |          0 |   1743360 |  0.00 |
|   Register as AND/OR       |      2 |      2 |          0 |   1743360 | <0.01 |
| CARRY8                     |   1606 |    994 |        208 |    108752 |  1.48 |
| F7 Muxes                   |   2067 |   1082 |        832 |    435008 |  0.48 |
| F8 Muxes                   |    198 |    173 |        416 |    217504 |  0.09 |
| F9 Muxes                   |      0 |      0 |        208 |    108752 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 2      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 351    |          Yes |           - |          Set |
| 3353   |          Yes |           - |        Reset |
| 3694   |          Yes |         Set |            - |
| 139270 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  193 |     0 |          0 |      1344 | 14.36 |
|   RAMB36/FIFO*    |  185 |   171 |          0 |      1344 | 13.76 |
|     RAMB36E2 only |  185 |       |            |           |       |
|   RAMB18          |   16 |    10 |          0 |      2688 |  0.60 |
|     RAMB18E2 only |   16 |       |            |           |       |
| URAM              |    0 |     0 |          0 |       640 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   17 |     4 |         12 |      5940 |  0.29 |
|   DSP48E2 only |   17 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Bonded IOB     |   10 |    10 |          0 |       416 |  2.40 |
| HPIOB_M        |    4 |     4 |          0 |       192 |  2.08 |
|   INPUT        |    3 |       |            |           |       |
|   OUTPUT       |    1 |       |            |           |       |
|   BIDIR        |    0 |       |            |           |       |
| HPIOB_S        |    5 |     5 |          0 |       192 |  2.60 |
|   INPUT        |    3 |       |            |           |       |
|   OUTPUT       |    2 |       |            |           |       |
|   BIDIR        |    0 |       |            |           |       |
| HPIOB_SNGL     |    1 |     1 |          0 |        32 |  3.13 |
|   INPUT        |    1 |       |            |           |       |
|   OUTPUT       |    0 |       |            |           |       |
|   BIDIR        |    0 |       |            |           |       |
| HPIOBDIFFINBUF |    1 |     1 |          0 |       192 |  0.52 |
|   DIFFINBUF    |    1 |     1 |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   39 |    31 |          0 |       672 |  5.80 |
|   BUFGCE             |   15 |     7 |          0 |       192 |  7.81 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |   22 |    22 |          0 |       384 |  5.73 |
|   BUFGCTRL*          |    1 |     1 |          0 |        64 |  1.56 |
| PLL                  |    1 |     1 |          0 |        16 |  6.25 |
| MMCM                 |    3 |     1 |          0 |         8 | 37.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| CMACE4               |    0 |     0 |          0 |         5 |  0.00 |
| GTYE4_CHANNEL        |   16 |    16 |          0 |        20 | 80.00 |
| GTYE4_COMMON         |    4 |     4 |          0 |         5 | 80.00 |
| HBM_REF_CLK          |    1 |     0 |          0 |         2 | 50.00 |
| HBM_SNGLBLI_INTF_APB |    1 |     0 |          0 |        32 |  3.13 |
| HBM_SNGLBLI_INTF_AXI |   16 |     0 |          0 |        32 | 50.00 |
| ILKNE4               |    0 |     0 |          0 |         2 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        10 |  0.00 |
| PCIE40E4             |    0 |     0 |          0 |         1 |  0.00 |
| PCIE4CE4             |    1 |     1 |          0 |         4 | 25.00 |
| SYSMONE4             |    0 |     0 |          0 |         2 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     1 |          0 |         8 | 12.50 |
| DNA_PORTE2  |    0 |     0 |          0 |         2 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         2 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         2 |  0.00 |
| ICAPE3      |    1 |     1 |          0 |         4 | 25.00 |
| MASTER_JTAG |    0 |     0 |          0 |         2 |  0.00 |
| STARTUPE3   |    1 |     1 |          0 |         2 | 50.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------------------+--------+---------------------+
|       Ref Name       |  Used  | Functional Category |
+----------------------+--------+---------------------+
| FDRE                 | 139281 |            Register |
| LUT6                 |  40636 |                 CLB |
| LUT3                 |  29356 |                 CLB |
| LUT5                 |  21631 |                 CLB |
| LUT4                 |  21283 |                 CLB |
| RAMD32               |  12634 |                 CLB |
| LUT2                 |  12430 |                 CLB |
| SRL16E               |   4199 |                 CLB |
| FDSE                 |   3694 |            Register |
| LUT1                 |   3403 |                 CLB |
| FDCE                 |   3355 |            Register |
| MUXF7                |   2067 |                 CLB |
| RAMS32               |   1801 |                 CLB |
| CARRY8               |   1606 |                 CLB |
| SRLC32E              |   1075 |                 CLB |
| RAMD64E              |    448 |                 CLB |
| FDPE                 |    351 |            Register |
| MUXF8                |    198 |                 CLB |
| RAMB36E2             |    185 |            BLOCKRAM |
| RAMS64E              |     36 |                 CLB |
| BUFG_GT              |     22 |               Clock |
| DSP48E2              |     17 |          Arithmetic |
| BUFG_GT_SYNC         |     17 |               Clock |
| RAMB18E2             |     16 |            BLOCKRAM |
| HBM_SNGLBLI_INTF_AXI |     16 |            Advanced |
| GTYE4_CHANNEL        |     16 |            Advanced |
| BUFGCE               |     15 |               Clock |
| SRLC16E              |     14 |                 CLB |
| IBUFCTRL             |      6 |              Others |
| INBUF                |      5 |                 I/O |
| GTYE4_COMMON         |      4 |            Advanced |
| OBUF                 |      3 |                 I/O |
| MMCME4_ADV           |      3 |               Clock |
| AND2B1L              |      2 |              Others |
| STARTUPE3            |      1 |       Configuration |
| PLLE4_ADV            |      1 |               Clock |
| PCIE4CE4             |      1 |            Advanced |
| ICAPE3               |      1 |       Configuration |
| IBUFDS_GTE4          |      1 |                 I/O |
| HBM_SNGLBLI_INTF_APB |      1 |            Advanced |
| HBM_REF_CLK          |      1 |            Advanced |
| DIFFINBUF            |      1 |                 I/O |
| BUFGCTRL             |      1 |               Clock |
| BSCANE2              |      1 |       Configuration |
+----------------------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+---------------------------------------+------+
|                Ref Name               | Used |
+---------------------------------------+------+
| xsdbm                                 |    1 |
| ulp_xbar_0                            |    1 |
| ulp_workaround_cr1039626_orgate_0     |    1 |
| ulp_user_debug_bridge_0               |    1 |
| ulp_ulp_ucs_0                         |    1 |
| ulp_s00_regslice_11                   |    1 |
| ulp_s00_regslice_10                   |    1 |
| ulp_regslice_control_userpf_1         |    1 |
| ulp_regslice_control_userpf_0         |    1 |
| ulp_proc_sys_reset_kernel_slr1_0      |    1 |
| ulp_proc_sys_reset_kernel_slr0_0      |    1 |
| ulp_proc_sys_reset_kernel2_slr1_0     |    1 |
| ulp_proc_sys_reset_kernel2_slr0_0     |    1 |
| ulp_proc_sys_reset_ctrl_slr1_0        |    1 |
| ulp_proc_sys_reset_ctrl_slr0_0        |    1 |
| ulp_m01_regslice_0                    |    1 |
| ulp_m00_regslice_0                    |    1 |
| ulp_ii_level0_wire_0                  |    1 |
| ulp_hmss_0_0                          |    1 |
| ulp_debug_bridge_xsdbm_0              |    1 |
| ulp_color_detect_1_0                  |    1 |
| ulp_axi_vip_data_0                    |    1 |
| ulp_axi_vip_ctrl_userpf_1             |    1 |
| ulp_axi_vip_ctrl_userpf_0             |    1 |
| ulp_axi_gpio_null_1                   |    1 |
| ulp_axi_gpio_null_0                   |    1 |
| ulp_auto_cc_0                         |    1 |
| ulp                                   |    1 |
| level0_ii_level0_pipe_0               |    1 |
| level0_cma_hbm_aclk_0                 |    1 |
| level0_cma_clk_kernel_0               |    1 |
| level0_cma_clk_kernel2_0              |    1 |
| blp_wrapper                           |    1 |
| bd_9997_bsip_0                        |    1 |
| bd_9997_bs_switch_1_0                 |    1 |
| bd_9997_axi_jtag_0                    |    1 |
| bd_85ad_vip_S05_0                     |    1 |
| bd_85ad_vip_S04_0                     |    1 |
| bd_85ad_vip_S03_0                     |    1 |
| bd_85ad_vip_S02_0                     |    1 |
| bd_85ad_vip_S01_0                     |    1 |
| bd_85ad_vip_S00_0                     |    1 |
| bd_85ad_slice5_4_0                    |    1 |
| bd_85ad_slice4_3_0                    |    1 |
| bd_85ad_slice3_2_0                    |    1 |
| bd_85ad_slice2_1_0                    |    1 |
| bd_85ad_slice1_0_0                    |    1 |
| bd_85ad_slice0_6_0                    |    1 |
| bd_85ad_interconnect5_4_0             |    1 |
| bd_85ad_interconnect4_3_0             |    1 |
| bd_85ad_interconnect3_2_0             |    1 |
| bd_85ad_interconnect2_1_0             |    1 |
| bd_85ad_interconnect1_0_0             |    1 |
| bd_85ad_interconnect0_6_0             |    1 |
| bd_85ad_init_reduce_0                 |    1 |
| bd_85ad_hbm_reset_sync_SLR0_0         |    1 |
| bd_85ad_hbm_inst_0                    |    1 |
| bd_85ad_axi_apb_bridge_inst_0         |    1 |
| bd_22c0_xbar_1                        |    1 |
| bd_22c0_xbar_0                        |    1 |
| bd_22c0_vip_ctrl_mgmt_0               |    1 |
| bd_22c0_shutdown_clocks_latch_0       |    1 |
| bd_22c0_reduce_check_gpio_0           |    1 |
| bd_22c0_psreset_kernel_0              |    1 |
| bd_22c0_psreset_kernel2_0             |    1 |
| bd_22c0_psreset_hbm_0                 |    1 |
| bd_22c0_psreset_freerun_refclk_0      |    1 |
| bd_22c0_or_shutdown_clocks_0          |    1 |
| bd_22c0_gpio_ucs_control_status_0     |    1 |
| bd_22c0_gpio_gapping_demand_0         |    1 |
| bd_22c0_gapping_demand_update_0       |    1 |
| bd_22c0_gapping_demand_toggle_0       |    1 |
| bd_22c0_frequency_counter_kernel_0    |    1 |
| bd_22c0_frequency_counter_kernel2_0   |    1 |
| bd_22c0_frequency_counter_hbm_0       |    1 |
| bd_22c0_frequency_counter_aclk_0      |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_0    |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_0    |    1 |
| bd_22c0_fanout_aresetn_kernel_slr1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_slr0_0  |    1 |
| bd_22c0_fanout_aresetn_kernel2_slr1_0 |    1 |
| bd_22c0_fanout_aresetn_kernel2_slr0_0 |    1 |
| bd_22c0_fanout_aresetn_hbm_0          |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_0    |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_0    |    1 |
| bd_22c0_clock_throttling_kernel_0     |    1 |
| bd_22c0_clock_throttling_kernel2_0    |    1 |
| bd_22c0_clock_throttling_avg_0        |    1 |
| bd_22c0_clkwiz_kernel_0               |    1 |
| bd_22c0_clkwiz_kernel2_0              |    1 |
| bd_22c0_clkwiz_hbm_0                  |    1 |
| bd_22c0_clk_kernel_cont_adapt_0       |    1 |
| bd_22c0_clk_kernel_adapt_0            |    1 |
| bd_22c0_clk_kernel2_cont_adapt_0      |    1 |
| bd_22c0_clk_kernel2_adapt_0           |    1 |
| bd_22c0_clk_hbm_adapt_0               |    1 |
| bd_22c0_build_info_0                  |    1 |
| bd_22c0_auto_cc_0                     |    1 |
| bd_22c0_adder_check_gpio_0            |    1 |
| bd_0349_xsdbm_0                       |    1 |
| bd_0349_lut_buffer_0                  |    1 |
+---------------------------------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR1 <-> SLR0                    | 3958 |       |     23040 | 17.18 |
|   SLR0 -> SLR1                   | 2155 |       |           |  9.35 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    3 |     3 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   | 1803 |       |           |  7.83 |
|     Using TX_REG only            |    1 |     1 |           |       |
|     Using RX_REG only            |    9 |     9 |           |       |
|     Using Both TX_REG and RX_REG |    1 |     1 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  | 3958 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+
| FROM \ TO | SLR1 | SLR0 |
+-----------+------+------+
| SLR1      |    0 | 1803 |
| SLR0      | 2155 |    0 |
+-----------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+-------+--------+--------+
|          Site Type         |  SLR0 |  SLR1 | SLR0 % | SLR1 % |
+----------------------------+-------+-------+--------+--------+
| CLB                        |     0 |     0 |   0.00 |   0.00 |
|   CLBL                     |  4904 |  6537 |  16.75 |  22.33 |
|   CLBM                     |   576 |   491 |   2.24 |   1.99 |
| CLB LUTs                   | 43832 | 56213 |   9.97 |  13.01 |
|   LUT as Logic             | 39226 | 52291 |   8.92 |  12.10 |
|   LUT as Memory            |  4606 |  3922 |   2.24 |   1.98 |
|     LUT as Distributed RAM |  1136 |  3899 |   0.55 |   1.97 |
|     LUT as Shift Register  |  3470 |    23 |   1.69 |   0.01 |
| CLB Registers              | 65298 | 41050 |   7.43 |   4.75 |
| CARRY8                     |   527 |   467 |   0.96 |   0.86 |
| F7 Muxes                   |   368 |   714 |   0.17 |   0.33 |
| F8 Muxes                   |    33 |   140 |   0.03 |   0.13 |
| F9 Muxes                   |     0 |     0 |   0.00 |   0.00 |
| Block RAM Tile             |    95 |    81 |  14.14 |  12.05 |
|   RAMB36/FIFO              |    90 |    81 |  13.39 |  12.05 |
|     RAMB36E2 only          |    90 |    81 |  13.39 |  12.05 |
|   RAMB18                   |    10 |     0 |   0.74 |   0.00 |
| URAM                       |     0 |     0 |   0.00 |   0.00 |
| DSPs                       |     4 |     0 |   0.14 |   0.00 |
| Unique Control Sets        |  2776 |  1693 |   2.53 |   1.57 |
+----------------------------+-------+-------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR1      |         7 |    3.37 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         3 |    1.44 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        10 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


