# 4-bit-Universal-Shift-Register
This is a design of 4 bit Universal Shift Register , which uses structural level implementation using Hardware Description Language (VERILOG), It is implemented in XILINX VIVADO AND XILINX ISE 14.7 as well to load the same on SPARTAN-6 XC6SLX9 mimas V2 FPGA board
