#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 16 13:28:03 2022
# Process ID: 35268
# Current directory: F:/VivadoProj/USR_IP/DDS902
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35140 F:\VivadoProj\USR_IP\DDS902\edit_DDS902_v1_0.xpr
# Log file: F:/VivadoProj/USR_IP/DDS902/vivado.log
# Journal file: F:/VivadoProj/USR_IP/DDS902\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/VivadoProj/USR_IP/DDS902/edit_DDS902_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [F:/VivadoProj/USR_IP/DDS902/DDS902_1.0/hdl/DDS902_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [F:/VivadoProj/USR_IP/DDS902/DDS902_1.0/hdl/DDS902_v1_0.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/VivadoProj/2022HardWareProj/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/VivadoProj/USR_IP/FsMometer/Fsmoniter_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 773.781 ; gain = 147.516
update_compile_order -fileset sources_1
ipx::open_ipxact_file F:/VivadoProj/USR_IP/DDS902/DDS902_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/hdl/DDS902_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/src/dac902_top.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/src/dds.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/src/dds_ctrl.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/src/dds_pulse.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/src/dds_tri.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/hdl/DDS902_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/hdl/DDS902_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/src/dac902_top.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/src/dds.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/src/dds_ctrl.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/src/dds_pulse.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/src/dds_tri.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/hdl/DDS902_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path f:/VivadoProj/USR_IP/DDS902/DDS902_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/VivadoProj/USR_IP/DDS902/DDS902_1.0'
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 16 13:32:51 2022...
