INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smooth/Desktop/Chula knowledge/Year 3 Semester 2/HW Lab/test6/test6.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smooth/Desktop/Chula knowledge/Year 3 Semester 2/HW Lab/test6/test6.srcs/sources_1/new/transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smooth/Desktop/Chula knowledge/Year 3 Semester 2/HW Lab/test6/test6.srcs/sources_1/new/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smooth/Desktop/Chula knowledge/Year 3 Semester 2/HW Lab/test6/test6.srcs/sim_1/new/vga_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smooth/Desktop/Chula knowledge/Year 3 Semester 2/HW Lab/test6/test6.srcs/sim_1/new/Txtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Txtest
