<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::ScheduleDAGMI Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classllvm_1_1ScheduleDAGMI-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ScheduleDAGMI Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ScheduleDAGMI:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGMI__inherit__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGMI_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1ScheduleDAGMI_inherit__map" id="llvm_1_1ScheduleDAGMI_inherit__map">
<area shape="rect" id="node4" href="classllvm_1_1ScheduleDAGMILive.html" title="llvm::ScheduleDAGMILive" alt="" coords="15,229,198,256"/><area shape="rect" id="node2" href="classllvm_1_1ScheduleDAGInstrs.html" title="llvm::ScheduleDAGInstrs" alt="" coords="17,80,196,107"/><area shape="rect" id="node3" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="35,5,179,32"/><area shape="rect" id="node5" href="classllvm_1_1VLIWMachineScheduler.html" title="llvm::VLIWMachineScheduler" alt="" coords="5,304,208,331"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ScheduleDAGMI:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGMI__coll__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGMI_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1ScheduleDAGMI_coll__map" id="llvm_1_1ScheduleDAGMI_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1ScheduleDAGInstrs.html" title="llvm::ScheduleDAGInstrs" alt="" coords="1777,1101,1955,1127"/><area shape="rect" id="node3" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="1377,773,1521,799"/><area shape="rect" id="node4" href="classllvm_1_1MachineFunction.html" title="llvm::MachineFunction" alt="" coords="865,783,1028,810"/><area shape="rect" id="node5" href="classllvm_1_1SUnit.html" title="SUnit &#45; Scheduling unit. This is a node in the scheduling DAG. " alt="" coords="901,434,992,461"/><area shape="rect" id="node6" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt;\l llvm::SDep, 4 \&gt;" alt="" coords="446,108,590,149"/><area shape="rect" id="node7" href="classllvm_1_1SmallVectorImpl.html" title="llvm::SmallVectorImpl\l\&lt; llvm::SDep \&gt;" alt="" coords="31,108,191,149"/><area shape="rect" id="node8" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt;\l T, N \&gt;" alt="" coords="39,5,183,47"/><area shape="rect" id="node9" href="structllvm_1_1MCSchedClassDesc.html" title="llvm::MCSchedClassDesc" alt="" coords="427,745,609,771"/><area shape="rect" id="node22" href="classllvm_1_1MachineLoopInfo.html" title="llvm::MachineLoopInfo" alt="" coords="437,1078,599,1105"/><area shape="rect" id="node33" href="classllvm_1_1LiveIntervals.html" title="llvm::LiveIntervals" alt="" coords="451,1027,585,1054"/><area shape="rect" id="node46" href="classllvm_1_1AliasAnalysis.html" title="llvm::AliasAnalysis" alt="" coords="877,1765,1016,1791"/><area shape="rect" id="node49" href="classllvm_1_1TargetLibraryInfo.html" title="llvm::TargetLibraryInfo" alt="" coords="437,1803,599,1830"/><area shape="rect" id="node11" href="classbool.html" title="bool" alt="" coords="87,814,136,841"/><area shape="rect" id="node12" href="classunsigned.html" title="unsigned" alt="" coords="71,459,151,486"/><area shape="rect" id="node14" href="classllvm_1_1TargetRegisterClass.html" title="llvm::TargetRegisterClass" alt="" coords="428,383,608,410"/><area shape="rect" id="node17" href="classllvm_1_1TargetMachine.html" title="llvm::TargetMachine" alt="" coords="633,805,781,831"/><area shape="rect" id="node15" href="classllvm_1_1ArrayRef.html" title="llvm::ArrayRef\&lt; MCPhysReg \&gt;" alt="" coords="5,278,217,305"/><area shape="rect" id="node19" href="classllvm_1_1MachineRegisterInfo.html" title="llvm::MachineRegisterInfo" alt="" coords="855,682,1038,709"/><area shape="rect" id="node20" href="classllvm_1_1TargetRegisterInfo.html" title="llvm::TargetRegisterInfo" alt="" coords="862,733,1031,759"/><area shape="rect" id="node21" href="classllvm_1_1TargetInstrInfo.html" title="llvm::TargetInstrInfo" alt="" coords="873,834,1020,861"/><area shape="rect" id="node23" href="classllvm_1_1MachineFunctionPass.html" title="llvm::MachineFunctionPass" alt="" coords="16,1045,207,1071"/><area shape="rect" id="node24" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; llvm\l::MachineInstr *, llvm\l::SUnit * \&gt;" alt="" coords="1367,1282,1532,1338"/><area shape="rect" id="node25" href="classllvm_1_1DenseMapBase.html" title="llvm::DenseMapBase\l\&lt; DenseMap\&lt; llvm::MachineInstr\l *, llvm::SUnit *, DenseMapInfo\l\&lt; llvm::MachineInstr * \&gt;, detail\l::DenseMapPair\&lt; llvm::MachineInstr\l *, llvm::SUnit * \&gt; \&gt;, llvm::MachineInstr\l *, llvm::SUnit *, DenseMapInfo\&lt; llvm::\lMachineInstr * \&gt;, detail::DenseMapPair\&lt;\l llvm::MachineInstr *, llvm::SUnit * \&gt; \&gt;" alt="" coords="805,1129,1088,1273"/><area shape="rect" id="node26" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; KeyT,\l ValueT, KeyInfoT, BucketT \&gt;" alt="" coords="845,1296,1048,1337"/><area shape="rect" id="node29" href="classllvm_1_1MachineFrameInfo.html" title="Abstract Stack Frame Information. " alt="" coords="1363,1181,1535,1207"/><area shape="rect" id="node31" href="classllvm_1_1SparseSet.html" title="llvm::SparseSet\&lt; VReg2SUnit,\l VirtReg2IndexFunctor \&gt;" alt="" coords="1341,1361,1558,1403"/><area shape="rect" id="node32" href="classllvm_1_1SparseSet.html" title="llvm::SparseSet\&lt; ValueT,\l KeyFunctorT, SparseT \&gt;" alt="" coords="855,1361,1039,1403"/><area shape="rect" id="node34" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\l\&lt; PhysRegSUOper, llvm\l::identity\&lt; unsigned \&gt;\l, uint16_t \&gt;" alt="" coords="1362,1427,1537,1497"/><area shape="rect" id="node36" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\l\&lt; ValueT, KeyFunctorT,\l SparseT \&gt;" alt="" coords="863,1490,1030,1546"/><area shape="rect" id="node41" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\l\&lt; VReg2SUnit, VirtReg2Index\lFunctor \&gt;" alt="" coords="1346,1522,1553,1578"/><area shape="rect" id="node37" href="classllvm_1_1MachineBasicBlock.html" title="llvm::MachineBasicBlock" alt="" coords="1361,1611,1538,1638"/><area shape="rect" id="node38" href="classllvm_1_1ilist__node.html" title="llvm::ilist_node\&lt; Machine\lBasicBlock \&gt;" alt="" coords="855,1633,1039,1675"/><area shape="rect" id="node39" href="classllvm_1_1MachineInstr.html" title="llvm::MachineInstr" alt="" coords="1381,1679,1518,1706"/><area shape="rect" id="node40" href="classllvm_1_1ilist__node.html" title="llvm::ilist_node\&lt; Machine\lInstr \&gt;" alt="" coords="855,1699,1039,1740"/><area shape="rect" id="node42" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes. " alt="" coords="1363,614,1536,641"/><area shape="rect" id="node43" href="classllvm_1_1BitVector.html" title="llvm::BitVector" alt="" coords="1392,722,1507,749"/><area shape="rect" id="node45" href="classllvm_1_1ScheduleDAGTopologicalSort.html" title="llvm::ScheduleDAGTopologicalSort" alt="" coords="1746,1218,1986,1245"/><area shape="rect" id="node48" href="classllvm_1_1DataLayout.html" title="A parsed version of the target data layout string in and methods for querying it. ..." alt="" coords="453,1702,583,1729"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:adce073398deddf5701c072fa56c33fb5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#adce073398deddf5701c072fa56c33fb5">ScheduleDAGMI</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *C, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt; S, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a>)</td></tr>
<tr class="separator:adce073398deddf5701c072fa56c33fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967aa1a22992b66fb06b83323ddccaa7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a967aa1a22992b66fb06b83323ddccaa7">~ScheduleDAGMI</a> () override</td></tr>
<tr class="separator:a967aa1a22992b66fb06b83323ddccaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6098e9366c9c6794842649c8591d58f1"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a6098e9366c9c6794842649c8591d58f1">hasVRegLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a6098e9366c9c6794842649c8591d58f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this DAG supports VReg liveness and RegPressure.  <a href="#a6098e9366c9c6794842649c8591d58f1">More...</a><br/></td></tr>
<tr class="separator:a6098e9366c9c6794842649c8591d58f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2002164aea6fabe20598e0526746b1fa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a> (std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; <a class="el" href="PPCInstrInfo_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a>)</td></tr>
<tr class="separator:a2002164aea6fabe20598e0526746b1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fb766f0c271c845c86a325167a9e7e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a4fb766f0c271c845c86a325167a9e7e1">canAddEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU)</td></tr>
<tr class="memdesc:a4fb766f0c271c845c86a325167a9e7e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if an edge can be added from PredSU to SuccSU without creating a cycle.  <a href="#a4fb766f0c271c845c86a325167a9e7e1">More...</a><br/></td></tr>
<tr class="separator:a4fb766f0c271c845c86a325167a9e7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9335e1e703206d27da6ed63614b64a0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9335e1e703206d27da6ed63614b64a0c">addEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep)</td></tr>
<tr class="memdesc:a9335e1e703206d27da6ed63614b64a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a DAG edge to the given SU with the given predecessor dependence data.  <a href="#a9335e1e703206d27da6ed63614b64a0c">More...</a><br/></td></tr>
<tr class="separator:a9335e1e703206d27da6ed63614b64a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0464e893c7a9be19f0fca7a077c7e1db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0464e893c7a9be19f0fca7a077c7e1db">top</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a0464e893c7a9be19f0fca7a077c7e1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8653b8f5260fe21abfa505b856d3af7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8653b8f5260fe21abfa505b856d3af7b">bottom</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a8653b8f5260fe21abfa505b856d3af7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e3672daf3301153eac2266dbc32885"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">enterRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a>, <a class="el" href="classunsigned.html">unsigned</a> regioninstrs) override</td></tr>
<tr class="separator:a78e3672daf3301153eac2266dbc32885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7e71cf32573e6b1762b5a1d82a1cf5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">schedule</a> () override</td></tr>
<tr class="separator:a5d7e71cf32573e6b1762b5a1d82a1cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2209b15a069023499cc665b373e67703"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">moveInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> InsertPos)</td></tr>
<tr class="separator:a2209b15a069023499cc665b373e67703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f0753d4f2f850c165df2f7892ad1f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a22f0753d4f2f850c165df2f7892ad1f6">getNextClusterPred</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a22f0753d4f2f850c165df2f7892ad1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff4a66752022247fe7e8b352454a023"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5ff4a66752022247fe7e8b352454a023">getNextClusterSucc</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a5ff4a66752022247fe7e8b352454a023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8181ae26c7912b2ae6214be22c4f6cf5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8181ae26c7912b2ae6214be22c4f6cf5">viewGraph</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="ARMAsmParser_8cpp.html#a760b4e07b204e4852e7fb55e25567623">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;Title) override</td></tr>
<tr class="separator:a8181ae26c7912b2ae6214be22c4f6cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b7babb023cad0842f5a177e7abe3651"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">viewGraph</a> () override</td></tr>
<tr class="memdesc:a8b7babb023cad0842f5a177e7abe3651"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out-of-line implementation with no arguments is handy for gdb.  <a href="#a8b7babb023cad0842f5a177e7abe3651">More...</a><br/></td></tr>
<tr class="separator:a8b7babb023cad0842f5a177e7abe3651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a1e03009269ea64cf08ecbd1e5d90475e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a1e03009269ea64cf08ecbd1e5d90475e">ScheduleDAGInstrs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *mli, <a class="el" href="classbool.html">bool</a> IsPostRAFlag, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a>=nullptr)</td></tr>
<tr class="separator:a1e03009269ea64cf08ecbd1e5d90475e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5699f6d46c8153c84b71e21a9259e9e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae5699f6d46c8153c84b71e21a9259e9e">~ScheduleDAGInstrs</a> ()</td></tr>
<tr class="separator:ae5699f6d46c8153c84b71e21a9259e9e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504d1b35196a1a4c778b3837566ea7b7 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a504d1b35196a1a4c778b3837566ea7b7">isPostRA</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a504d1b35196a1a4c778b3837566ea7b7 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd25ceae77621ea3d813a2afdab127b inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cd25ceae77621ea3d813a2afdab127b">getLIS</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a2cd25ceae77621ea3d813a2afdab127b inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expose <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> for use in DAG mutators and such.  <a href="#a2cd25ceae77621ea3d813a2afdab127b">More...</a><br/></td></tr>
<tr class="separator:a2cd25ceae77621ea3d813a2afdab127b inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab077d62392fe288ad041b43622d93346 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab077d62392fe288ad041b43622d93346">getSchedModel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:ab077d62392fe288ad041b43622d93346 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the machine model for instruction scheduling.  <a href="#ab077d62392fe288ad041b43622d93346">More...</a><br/></td></tr>
<tr class="separator:ab077d62392fe288ad041b43622d93346 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6717374178b6677be5b2f5d227d312cf inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6717374178b6677be5b2f5d227d312cf">getSchedClass</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a6717374178b6677be5b2f5d227d312cf inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolve and cache a resolved scheduling class for an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.  <a href="#a6717374178b6677be5b2f5d227d312cf">More...</a><br/></td></tr>
<tr class="separator:a6717374178b6677be5b2f5d227d312cf inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb9c314de586393b2cb695733eeafc6c inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:aeb9c314de586393b2cb695733eeafc6c inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">begin - Return an iterator to the top of the current scheduling region.  <a href="#aeb9c314de586393b2cb695733eeafc6c">More...</a><br/></td></tr>
<tr class="separator:aeb9c314de586393b2cb695733eeafc6c inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a4554243ad6d8f52e7d12a74f0cded inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:aa1a4554243ad6d8f52e7d12a74f0cded inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">end - Return an iterator to the bottom of the current scheduling region.  <a href="#aa1a4554243ad6d8f52e7d12a74f0cded">More...</a><br/></td></tr>
<tr class="separator:aa1a4554243ad6d8f52e7d12a74f0cded inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="memdesc:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">newSUnit - Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> and return a ptr to it.  <a href="#a6c497ec4b863f7d59aa3678740331c8e">More...</a><br/></td></tr>
<tr class="separator:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf6c94d54730c618ac5f86d2140d032 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6cf6c94d54730c618ac5f86d2140d032">getSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a6cf6c94d54730c618ac5f86d2140d032 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">getSUnit - Return an existing <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> for this MI, or NULL.  <a href="#a6cf6c94d54730c618ac5f86d2140d032">More...</a><br/></td></tr>
<tr class="separator:a6cf6c94d54730c618ac5f86d2140d032 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2822215b7634783aece96ef695a72f1d inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">startBlock</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>)</td></tr>
<tr class="memdesc:a2822215b7634783aece96ef695a72f1d inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">startBlock - Prepare to perform scheduling in the given block.  <a href="#a2822215b7634783aece96ef695a72f1d">More...</a><br/></td></tr>
<tr class="separator:a2822215b7634783aece96ef695a72f1d inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9a4461e2c9ac06b97f55554f836d66 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">finishBlock</a> ()</td></tr>
<tr class="memdesc:a1f9a4461e2c9ac06b97f55554f836d66 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">finishBlock - Clean up after scheduling in the given block.  <a href="#a1f9a4461e2c9ac06b97f55554f836d66">More...</a><br/></td></tr>
<tr class="separator:a1f9a4461e2c9ac06b97f55554f836d66 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a> ()</td></tr>
<tr class="memdesc:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify that the scheduler has finished scheduling the current region.  <a href="#abc5a5c32ac78a99ee2633dbbeec20397">More...</a><br/></td></tr>
<tr class="separator:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84887b0eb2d09991dd779c7a29a89ae2 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a84887b0eb2d09991dd779c7a29a89ae2">buildSchedGraph</a> (<a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA, <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker=nullptr, <a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *PDiffs=nullptr)</td></tr>
<tr class="separator:a84887b0eb2d09991dd779c7a29a89ae2 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a> ()</td></tr>
<tr class="separator:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a> ()</td></tr>
<tr class="separator:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9a04e6171f45b8be27781120caa723d inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af9a04e6171f45b8be27781120caa723d">dumpNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af9a04e6171f45b8be27781120caa723d inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">getGraphNodeLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a label for a DAG node that points to an instruction.  <a href="#afbb37cc24abd3ed381b0fd496351bd17">More...</a><br/></td></tr>
<tr class="separator:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">getDAGName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a label for the region of code covered by the DAG.  <a href="#a23f7a6c4d1be0ca66f44eb4aa499075a">More...</a><br/></td></tr>
<tr class="separator:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2b071164aa89a60879fbfd688e4160f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa2b071164aa89a60879fbfd688e4160f">fixupKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB)</td></tr>
<tr class="memdesc:aa2b071164aa89a60879fbfd688e4160f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fix register kill flags that scheduling has made invalid.  <a href="#aa2b071164aa89a60879fbfd688e4160f">More...</a><br/></td></tr>
<tr class="separator:aa2b071164aa89a60879fbfd688e4160f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ae2ebc23ff27164ec1d375d4bac6040de">ScheduleDAG</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr class="separator:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a40f40bf3808799abdd4411ba209215dc">~ScheduleDAG</a> ()</td></tr>
<tr class="separator:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">clearDAG</a> ()</td></tr>
<tr class="memdesc:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearDAG - clear the DAG state (between regions).  <a href="#a20e10e20ded7655f844479a648aa0c66">More...</a><br/></td></tr>
<tr class="separator:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba135d7c0db77bea1737d0e88a99a0e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#afba135d7c0db77bea1737d0e88a99a0e">getInstrDesc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:afba135d7c0db77bea1737d0e88a99a0e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5cd5884386aa82ed66ebd4b44b8fbc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#aba5cd5884386aa82ed66ebd4b44b8fbc">addCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aba5cd5884386aa82ed66ebd4b44b8fbc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">VerifyScheduledDAG</a> (<a class="el" href="classbool.html">bool</a> isBottomUp)</td></tr>
<tr class="separator:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a0f5aea0b37a8ee856681544e5b97326d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">postprocessDAG</a> ()</td></tr>
<tr class="memdesc:a0f5aea0b37a8ee856681544e5b97326d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply each <a class="el" href="classllvm_1_1ScheduleDAGMutation.html" title="Mutate the DAG as a postpass after normal DAG building. ">ScheduleDAGMutation</a> step in order.  <a href="#a0f5aea0b37a8ee856681544e5b97326d">More...</a><br/></td></tr>
<tr class="separator:a0f5aea0b37a8ee856681544e5b97326d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f98694f104d052d71ed74ade38d69f0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1f98694f104d052d71ed74ade38d69f0">initQueues</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; TopRoots, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; BotRoots)</td></tr>
<tr class="memdesc:a1f98694f104d052d71ed74ade38d69f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release ExitSU predecessors and setup scheduler queues.  <a href="#a1f98694f104d052d71ed74ade38d69f0">More...</a><br/></td></tr>
<tr class="separator:a1f98694f104d052d71ed74ade38d69f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdd9a95217810c69b2557060a130318"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">updateQueues</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode)</td></tr>
<tr class="memdesc:abfdd9a95217810c69b2557060a130318"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update scheduler DAG and queues after scheduling an instruction.  <a href="#abfdd9a95217810c69b2557060a130318">More...</a><br/></td></tr>
<tr class="separator:abfdd9a95217810c69b2557060a130318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2dafe98c88d43b256622413886e2152"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">placeDebugValues</a> ()</td></tr>
<tr class="memdesc:ac2dafe98c88d43b256622413886e2152"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reinsert debug_values recorded in <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">ScheduleDAGInstrs::DbgValues</a>.  <a href="#ac2dafe98c88d43b256622413886e2152">More...</a><br/></td></tr>
<tr class="separator:ac2dafe98c88d43b256622413886e2152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c680d1ba6345256fc4dabaf4d433d3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a48c680d1ba6345256fc4dabaf4d433d3">dumpSchedule</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a48c680d1ba6345256fc4dabaf4d433d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">dump the scheduled Sequence.  <a href="#a48c680d1ba6345256fc4dabaf4d433d3">More...</a><br/></td></tr>
<tr class="separator:a48c680d1ba6345256fc4dabaf4d433d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569fc4139bec0217794e9f830d6ba852"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">checkSchedLimit</a> ()</td></tr>
<tr class="separator:a569fc4139bec0217794e9f830d6ba852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0a0b4903e8d4d12c98b0f43fe83878"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a6d0a0b4903e8d4d12c98b0f43fe83878">findRootsAndBiasEdges</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;TopRoots, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;BotRoots)</td></tr>
<tr class="separator:a6d0a0b4903e8d4d12c98b0f43fe83878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ffd918ef80c711049758b2064e15c4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">releaseSucc</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge)</td></tr>
<tr class="separator:a90ffd918ef80c711049758b2064e15c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf56d667066b39177a3c0f134d759d98"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">releaseSuccessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:acf56d667066b39177a3c0f134d759d98"><td class="mdescLeft">&#160;</td><td class="mdescRight">releaseSuccessors - Call releaseSucc on each of SU's successors.  <a href="#acf56d667066b39177a3c0f134d759d98">More...</a><br/></td></tr>
<tr class="separator:acf56d667066b39177a3c0f134d759d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c51776d4e512a7f24d5b5d601c31016"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">releasePred</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *PredEdge)</td></tr>
<tr class="separator:a1c51776d4e512a7f24d5b5d601c31016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f9975b56fe38f7a8bb4d10b7f6f5ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">releasePredecessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:a25f9975b56fe38f7a8bb4d10b7f6f5ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">releasePredecessors - Call releasePred on each of SU's predecessors.  <a href="#a25f9975b56fe38f7a8bb4d10b7f6f5ea">More...</a><br/></td></tr>
<tr class="separator:a25f9975b56fe38f7a8bb4d10b7f6f5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a> ()</td></tr>
<tr class="separator:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="separator:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="separator:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="separator:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="separator:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0149ff5173c451e6501f3a817ff73ac3 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0149ff5173c451e6501f3a817ff73ac3">startBlockForKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>)</td></tr>
<tr class="memdesc:a0149ff5173c451e6501f3a817ff73ac3 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">PostRA helper for rewriting kill flags.  <a href="#a0149ff5173c451e6501f3a817ff73ac3">More...</a><br/></td></tr>
<tr class="separator:a0149ff5173c451e6501f3a817ff73ac3 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf4a0da0c23b860c4a0e1837a9bcc93 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cf4a0da0c23b860c4a0e1837a9bcc93">toggleKillFlag</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="memdesc:a2cf4a0da0c23b860c4a0e1837a9bcc93 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggle a register operand kill flag.  <a href="#a2cf4a0da0c23b860c4a0e1837a9bcc93">More...</a><br/></td></tr>
<tr class="separator:a2cf4a0da0c23b860c4a0e1837a9bcc93 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:ad105300ffe3057a25a80af18ba1ce01b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">AA</a></td></tr>
<tr class="separator:ad105300ffe3057a25a80af18ba1ce01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0318c90d99b85c47bc82d9e0844462f6"><td class="memItemLeft" align="right" valign="top">std::unique_ptr<br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a></td></tr>
<tr class="separator:a0318c90d99b85c47bc82d9e0844462f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d0a822d2d2469ed482d51cb5cba1856"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0d0a822d2d2469ed482d51cb5cba1856">Topo</a></td></tr>
<tr class="separator:a0d0a822d2d2469ed482d51cb5cba1856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed362d97300c9cd91f179f9c6c31c9ac"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::unique_ptr<br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">Mutations</a></td></tr>
<tr class="memdesc:aed362d97300c9cd91f179f9c6c31c9ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ordered list of DAG postprocessing steps.  <a href="#aed362d97300c9cd91f179f9c6c31c9ac">More...</a><br/></td></tr>
<tr class="separator:aed362d97300c9cd91f179f9c6c31c9ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8abe1b0d869087bd0c14a6637356dc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a></td></tr>
<tr class="memdesc:ac8abe1b0d869087bd0c14a6637356dc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The top of the unscheduled zone.  <a href="#ac8abe1b0d869087bd0c14a6637356dc0">More...</a><br/></td></tr>
<tr class="separator:ac8abe1b0d869087bd0c14a6637356dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7435e842606f5db4bca092e5829befc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a></td></tr>
<tr class="memdesc:a7435e842606f5db4bca092e5829befc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The bottom of the unscheduled zone.  <a href="#a7435e842606f5db4bca092e5829befc6">More...</a><br/></td></tr>
<tr class="separator:a7435e842606f5db4bca092e5829befc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33503949e135cad03fa91fde0c005649"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">NextClusterPred</a></td></tr>
<tr class="memdesc:a33503949e135cad03fa91fde0c005649"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Record.html">Record</a> the next node in a scheduled cluster.  <a href="#a33503949e135cad03fa91fde0c005649">More...</a><br/></td></tr>
<tr class="separator:a33503949e135cad03fa91fde0c005649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa5cb48ee16ded1b263483026d08894"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">NextClusterSucc</a></td></tr>
<tr class="separator:a2aa5cb48ee16ded1b263483026d08894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3409bf0565e4e88ee547cd3f3c9b49bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">NumInstrsScheduled</a></td></tr>
<tr class="separator:a3409bf0565e4e88ee547cd3f3c9b49bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">MLI</a></td></tr>
<tr class="separator:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48dac2c15614f61bd7cb73fe322099fa inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a></td></tr>
<tr class="separator:a48dac2c15614f61bd7cb73fe322099fa inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f901b06e024f4f2f50e1831c0d4b9e inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a></td></tr>
<tr class="memdesc:a81f901b06e024f4f2f50e1831c0d4b9e inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Live Intervals provides reaching defs in preRA scheduling.  <a href="#a81f901b06e024f4f2f50e1831c0d4b9e">More...</a><br/></td></tr>
<tr class="separator:a81f901b06e024f4f2f50e1831c0d4b9e inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a></td></tr>
<tr class="memdesc:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes. ">TargetSchedModel</a> provides an interface to the machine model.  <a href="#abb11b650b88a61630eba2a1b2eaa6fd0">More...</a><br/></td></tr>
<tr class="separator:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73edb004de8911374552b25481e9e9c3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a></td></tr>
<tr class="memdesc:a73edb004de8911374552b25481e9e9c3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">isPostRA flag indicates vregs cannot be present.  <a href="#a73edb004de8911374552b25481e9e9c3">More...</a><br/></td></tr>
<tr class="separator:a73edb004de8911374552b25481e9e9c3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a></td></tr>
<tr class="separator:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a></td></tr>
<tr class="separator:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a></td></tr>
<tr class="memdesc:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The block in which to insert instructions.  <a href="#a254403f7804208ade3cb68086201cb7a">More...</a><br/></td></tr>
<tr class="separator:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a></td></tr>
<tr class="memdesc:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The beginning of the range to be scheduled.  <a href="#ae81ad8ece7681af658742f6d4e2fcfb1">More...</a><br/></td></tr>
<tr class="separator:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a></td></tr>
<tr class="memdesc:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The end of the range to be scheduled.  <a href="#a3f74b283acf0dfb537bc387e49344f04">More...</a><br/></td></tr>
<tr class="separator:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a></td></tr>
<tr class="memdesc:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructions in this region (distance(RegionBegin, RegionEnd)).  <a href="#af1c8be2ff5fd8eab8091e6ffa40ded8d">More...</a><br/></td></tr>
<tr class="separator:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a></td></tr>
<tr class="separator:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc4d170587e25346f72971969bef3f9 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a566994d85113b94f2e8308e3453e91ef">VReg2UseMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">VRegUses</a></td></tr>
<tr class="separator:aecc4d170587e25346f72971969bef3f9 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a8fe67d559de495d1e6e98719f839dca8">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a></td></tr>
<tr class="separator:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a8fe67d559de495d1e6e98719f839dca8">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a></td></tr>
<tr class="separator:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7f785c0a719640a922fece8a550100 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#af1236ab2574debb281ea6e38b2ee5a3a">VReg2SUnitMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">VRegDefs</a></td></tr>
<tr class="memdesc:a5b7f785c0a719640a922fece8a550100 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Track the last instruction in this region defining each virtual register.  <a href="#a5b7f785c0a719640a922fece8a550100">More...</a><br/></td></tr>
<tr class="separator:a5b7f785c0a719640a922fece8a550100 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4afc086f7471b060731e7fbf248958f4 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">PendingLoads</a></td></tr>
<tr class="separator:a4afc086f7471b060731e7fbf248958f4 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a></td></tr>
<tr class="separator:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a></td></tr>
<tr class="separator:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76418e3ba338f5559dd57d087da159e inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">LiveRegs</a></td></tr>
<tr class="memdesc:ac76418e3ba338f5559dd57d087da159e inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set of live physical registers for updating kill flags.  <a href="#ac76418e3ba338f5559dd57d087da159e">More...</a><br/></td></tr>
<tr class="separator:ac76418e3ba338f5559dd57d087da159e inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_attribs_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:toggleInherit('pub_attribs_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a9aa31260fcd6b572eb34528673438c3c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a9aa31260fcd6b572eb34528673438c3c">TM</a></td></tr>
<tr class="separator:a9aa31260fcd6b572eb34528673438c3c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a></td></tr>
<tr class="separator:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a></td></tr>
<tr class="separator:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a></td></tr>
<tr class="separator:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a></td></tr>
<tr class="separator:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a></td></tr>
<tr class="separator:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a></td></tr>
<tr class="separator:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a></td></tr>
<tr class="separator:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">StressSched</a></td></tr>
<tr class="separator:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:toggleInherit('pro_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a5c8f93623f55c06341ca6b954a3dbebe inherit pro_types_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">typedef std::vector&lt; std::pair<br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a></td></tr>
<tr class="separator:a5c8f93623f55c06341ca6b954a3dbebe inherit pro_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> is an implementation of <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> that simply schedules machine instructions according to the given <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> without much extra book-keeping. This is the common functionality between PreRA and PostRA MachineScheduler. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00222">222</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="adce073398deddf5701c072fa56c33fb5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::ScheduleDAGMI::ScheduleDAGMI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt;&#160;</td>
          <td class="paramname"><em>S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsPostRA</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00250">250</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00247">NumInstrsScheduled</a>.</p>

</div>
</div>
<a class="anchor" id="a967aa1a22992b66fb06b83323ddccaa7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ScheduleDAGMI::~ScheduleDAGMI </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00506">506</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a9335e1e703206d27da6ed63614b64a0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ScheduleDAGMI::addEdge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SuccSU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>PredDep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add a DAG edge to the given SU with the given predecessor dependence data. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the edge may be added without creating a cycle OR if an equivalent edge already existed (false indicates failure). </dd></dl>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00513">513</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00519">llvm::ScheduleDAGTopologicalSort::AddPred()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00160">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00216">llvm::SDep::isArtificial()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00615">llvm::ScheduleDAGTopologicalSort::IsReachable()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00229">Topo</a>.</p>

</div>
</div>
<a class="anchor" id="a2002164aea6fabe20598e0526746b1fa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::ScheduleDAGMI::addMutation </td>
          <td>(</td>
          <td class="paramtype">std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt;&#160;</td>
          <td class="paramname"><em>Mutation</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Add a postprocessing step to the DAG builder. Mutations are applied in the order that they are added after normal DAG building and before <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> initialization.</p>
<p><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> takes ownership of the Mutation object. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00272">272</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00232">Mutations</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02867">createGenericSchedLive()</a>.</p>

</div>
</div>
<a class="anchor" id="a8653b8f5260fe21abfa505b856d3af7b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGMI::bottom </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00288">288</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00238">CurrentBottom</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00642">llvm::ConvergingVLIWScheduler::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02772">llvm::GenericScheduler::pickNode()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02980">llvm::PostGenericScheduler::pickNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a4fb766f0c271c845c86a325167a9e7e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ScheduleDAGMI::canAddEdge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SuccSU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>PredSU</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>True if an edge can be added from PredSU to SuccSU without creating a cycle. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00509">509</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00615">llvm::ScheduleDAGTopologicalSort::IsReachable()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00229">Topo</a>.</p>

</div>
</div>
<a class="anchor" id="a569fc4139bec0217794e9f830d6ba852"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ScheduleDAGMI::checkSchedLimit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00638">638</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00238">CurrentBottom</a>, <a class="el" href="MachineScheduler_8h_source.html#l00235">CurrentTop</a>, <a class="el" href="MachineScheduler_8cpp.html#a549e985295c118aca3fc7af4a4c67037">MISchedCutoff</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00247">NumInstrsScheduled</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00653">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00996">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a48c680d1ba6345256fc4dabaf4d433d3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::dumpSchedule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>dump the scheduled Sequence. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00816">816</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00179">llvm::ScheduleDAGInstrs::begin()</a>, <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00182">llvm::ScheduleDAGInstrs::end()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00271">llvm::ScheduleDAGInstrs::getSUnit()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00653">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00996">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a78e3672daf3301153eac2266dbc32885"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::enterRegion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>bb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>end</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>regioninstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Implement the <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> interface for handling the next scheduling region. This covers all instructions in a block, while <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">schedule()</a> may only cover a subset.</p>
<p>enterRegion - Called back from MachineScheduler::runOnMachineFunction after crossing a scheduling boundary. [begin, end) includes all instructions in the region, including the boundary itself and single-instruction regions that don't get scheduled. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">llvm::ScheduleDAGInstrs</a>.</p>

<p>Reimplemented in <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">llvm::ScheduleDAGMILive</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00608">608</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00188">llvm::ScheduleDAGInstrs::enterRegion()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00225">SchedImpl</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00839">llvm::ScheduleDAGMILive::enterRegion()</a>.</p>

</div>
</div>
<a class="anchor" id="a6d0a0b4903e8d4d12c98b0f43fe83878"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::findRootsAndBiasEdges </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>TopRoots</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>BotRoots</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00730">730</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00298">llvm::SUnit::biasCriticalPath()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00377">llvm::SUnit::isBoundaryNode()</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00653">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00996">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a22f0753d4f2f850c165df2f7892ad1f6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* llvm::ScheduleDAGMI::getNextClusterPred </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00306">306</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00241">NextClusterPred</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02552">llvm::GenericScheduler::tryCandidate()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ff4a66752022247fe7e8b352454a023"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* llvm::ScheduleDAGMI::getNextClusterSucc </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00308">308</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00242">NextClusterSucc</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02552">llvm::GenericScheduler::tryCandidate()</a>.</p>

</div>
</div>
<a class="anchor" id="a6098e9366c9c6794842649c8591d58f1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGMI::hasVRegLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this DAG supports VReg liveness and RegPressure. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">llvm::ScheduleDAGMILive</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00265">265</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l03280">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;::getNodeAttributes()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03265">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;::getNodeLabel()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00026">llvm::R600SchedStrategy::initialize()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02352">llvm::GenericScheduler::initialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a1f98694f104d052d71ed74ade38d69f0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::initQueues </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td>
          <td class="paramname"><em>TopRoots</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td>
          <td class="paramname"><em>BotRoots</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Release ExitSU predecessors and setup scheduler queues. </p>
<p>Identify DAG roots and setup scheduler queues. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00751">751</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ArrayRef_8h_source.html#l00119">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00238">CurrentBottom</a>, <a class="el" href="MachineScheduler_8h_source.html#l00235">CurrentTop</a>, <a class="el" href="ArrayRef_8h_source.html#l00120">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00566">llvm::ScheduleDAG::EntrySU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineScheduler_8h_source.html#l00241">NextClusterPred</a>, <a class="el" href="MachineScheduler_8h_source.html#l00242">NextClusterSucc</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00240">nextIfDebug()</a>, <a class="el" href="ArrayRef_8h_source.html#l00122">llvm::ArrayRef&lt; T &gt;::rbegin()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">llvm::ScheduleDAGInstrs::RegionBegin</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">llvm::ScheduleDAGInstrs::RegionEnd</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00597">releasePredecessors()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00558">releaseSuccessors()</a>, <a class="el" href="ArrayRef_8h_source.html#l00123">llvm::ArrayRef&lt; T &gt;::rend()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00225">SchedImpl</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00653">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00996">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a2209b15a069023499cc665b373e67703"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::moveInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertPos</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Change the position of an instruction within the basic block and update live ranges and region boundary iterators.</p>
<p>This is normally called from the main scheduler loop but may also be invoked by the scheduling strategy to perform additional code motion. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00620">620</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">llvm::ScheduleDAGInstrs::RegionBegin</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00571">llvm::MachineBasicBlock::splice()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02818">llvm::GenericScheduler::reschedulePhysRegCopies()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00653">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01179">llvm::ScheduleDAGMILive::scheduleMI()</a>.</p>

</div>
</div>
<a class="anchor" id="ac2dafe98c88d43b256622413886e2152"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::placeDebugValues </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reinsert debug_values recorded in <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">ScheduleDAGInstrs::DbgValues</a>. </p>
<p>Reinsert any remaining debug_values, just like the PostRA scheduler. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00793">793</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">llvm::ScheduleDAGInstrs::DbgValues</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00149">llvm::ScheduleDAGInstrs::FirstDbgValue</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">llvm::ScheduleDAGInstrs::RegionBegin</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">llvm::ScheduleDAGInstrs::RegionEnd</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00571">llvm::MachineBasicBlock::splice()</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00653">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00996">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a0f5aea0b37a8ee856681544e5b97326d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::postprocessDAG </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Apply each <a class="el" href="classllvm_1_1ScheduleDAGMutation.html" title="Mutate the DAG as a postpass after normal DAG building. ">ScheduleDAGMutation</a> step in order. </p>
<p>Apply each <a class="el" href="classllvm_1_1ScheduleDAGMutation.html" title="Mutate the DAG as a postpass after normal DAG building. ">ScheduleDAGMutation</a> step in order. This allows different instances of <a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> to perform custom DAG postprocessing. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00723">723</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00232">Mutations</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00653">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00996">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a1c51776d4e512a7f24d5b5d601c31016"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::releasePred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html">SDep</a> *&#160;</td>
          <td class="paramname"><em>PredEdge</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>ReleasePred - Decrement the NumSuccsLeft count of a predecessor. When NumSuccsLeft reaches zero, release the predecessor node.</p>
<p>FIXME: Adjust PredSU height based on MinLatency. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00569">569</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00318">llvm::SUnit::BotReadyCycle</a>, <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00566">llvm::ScheduleDAG::EntrySU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00150">llvm::SDep::getLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00160">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00222">llvm::SDep::isCluster()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00210">llvm::SDep::isWeak()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineScheduler_8h_source.html#l00241">NextClusterPred</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00288">llvm::SUnit::NumSuccsLeft</a>, <a class="el" href="MachineScheduler_8h_source.html#l00225">SchedImpl</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00290">llvm::SUnit::WeakSuccsLeft</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00597">releasePredecessors()</a>.</p>

</div>
</div>
<a class="anchor" id="a25f9975b56fe38f7a8bb4d10b7f6f5ea"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::releasePredecessors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>releasePredecessors - Call releasePred on each of SU's predecessors. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00597">597</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::Preds</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00569">releasePred()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00751">initQueues()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00782">updateQueues()</a>.</p>

</div>
</div>
<a class="anchor" id="a90ffd918ef80c711049758b2064e15c4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::releaseSucc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html">SDep</a> *&#160;</td>
          <td class="paramname"><em>SuccEdge</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>ReleaseSucc - Decrement the NumPredsLeft count of a successor. When NumPredsLeft reaches zero, release the successor node.</p>
<p>FIXME: Adjust SuccSU height based on MinLatency. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00530">530</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00150">llvm::SDep::getLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00160">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00222">llvm::SDep::isCluster()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00210">llvm::SDep::isWeak()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineScheduler_8h_source.html#l00242">NextClusterSucc</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00287">llvm::SUnit::NumPredsLeft</a>, <a class="el" href="MachineScheduler_8h_source.html#l00225">SchedImpl</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00317">llvm::SUnit::TopReadyCycle</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00289">llvm::SUnit::WeakPredsLeft</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00558">releaseSuccessors()</a>.</p>

</div>
</div>
<a class="anchor" id="acf56d667066b39177a3c0f134d759d98"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::releaseSuccessors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>releaseSuccessors - Call releaseSucc on each of SU's successors. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00558">558</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00530">releaseSucc()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00276">llvm::SUnit::Succs</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00751">initQueues()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00782">updateQueues()</a>.</p>

</div>
</div>
<a class="anchor" id="a5d7e71cf32573e6b1762b5a1d82a1cf5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::schedule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Implement <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> interface for scheduling a sequence of reorderable instructions.</p>
<p>Per-region scheduling driver, called back from MachineScheduler::runOnMachineFunction. This is a simplified driver that does not consider liveness or register pressure. It is useful for PostRA scheduling and potentially other custom schedulers. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">llvm::ScheduleDAGInstrs</a>.</p>

<p>Reimplemented in <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">llvm::ScheduleDAGMILive</a>, and <a class="el" href="classllvm_1_1VLIWMachineScheduler.html#ad25e72e64bc7ed157b69c60e85b4061e">llvm::VLIWMachineScheduler</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00653">653</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00179">llvm::ScheduleDAGInstrs::begin()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00638">checkSchedLimit()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00238">CurrentBottom</a>, <a class="el" href="MachineScheduler_8h_source.html#l00235">CurrentTop</a>, <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00816">dumpSchedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00730">findRootsAndBiasEdges()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00460">llvm::ScheduleDAGTopologicalSort::InitDAGTopologicalSorting()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00751">initQueues()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00620">moveInstruction()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00240">nextIfDebug()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00793">placeDebugValues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00723">postprocessDAG()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00219">priorNonDebug()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00225">SchedImpl</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>, <a class="el" href="MachineScheduler_8h_source.html#l00229">Topo</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00782">updateQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03309">viewGraph()</a>, and <a class="el" href="MachineScheduler_8cpp.html#add2ddb9eae33f2f515e1c42238c48fb5">ViewMISchedDAGs</a>.</p>

</div>
</div>
<a class="anchor" id="a0464e893c7a9be19f0fca7a077c7e1db"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGMI::top </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00287">287</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00235">CurrentTop</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00642">llvm::ConvergingVLIWScheduler::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02772">llvm::GenericScheduler::pickNode()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02980">llvm::PostGenericScheduler::pickNode()</a>.</p>

</div>
</div>
<a class="anchor" id="abfdd9a95217810c69b2557060a130318"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::updateQueues </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update scheduler DAG and queues after scheduling an instruction. </p>
<p>Update scheduler queues after scheduling an instruction. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00782">782</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00303">llvm::SUnit::isScheduled</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00597">releasePredecessors()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00558">releaseSuccessors()</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00653">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00996">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a8181ae26c7912b2ae6214be22c4f6cf5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::viewGraph </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;&#160;</td>
          <td class="paramname"><em>Title</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>viewGraph - Pop up a ghostview window with the reachable parts of the DAG rendered using 'dot'. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAG.html#a209b615edbcad3e1a7afd7411ce4eae2">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03299">3299</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="raw__ostream_8cpp_source.html#l00714">llvm::errs()</a>, and <a class="el" href="GraphWriter_8h_source.html#l00349">llvm::ViewGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="a8b7babb023cad0842f5a177e7abe3651"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::viewGraph </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Out-of-line implementation with no arguments is handy for gdb. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAG.html#a7e726201ecf499acd7f87ac1d4ff610e">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03309">3309</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00653">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00996">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="ad105300ffe3057a25a80af18ba1ce01b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a>* llvm::ScheduleDAGMI::AA</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00224">224</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7435e842606f5db4bca092e5829befc6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGMI::CurrentBottom</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The bottom of the unscheduled zone. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00238">238</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00288">bottom()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00638">checkSchedLimit()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00751">initQueues()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00653">schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00996">llvm::ScheduleDAGMILive::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01179">llvm::ScheduleDAGMILive::scheduleMI()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8abe1b0d869087bd0c14a6637356dc0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGMI::CurrentTop</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The top of the unscheduled zone. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00235">235</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00638">checkSchedLimit()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00751">initQueues()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00653">schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00996">llvm::ScheduleDAGMILive::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01179">llvm::ScheduleDAGMILive::scheduleMI()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00287">top()</a>.</p>

</div>
</div>
<a class="anchor" id="aed362d97300c9cd91f179f9c6c31c9ac"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::unique_ptr&lt;<a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a>&gt; &gt; llvm::ScheduleDAGMI::Mutations</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Ordered list of DAG postprocessing steps. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00232">232</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00272">addMutation()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00723">postprocessDAG()</a>.</p>

</div>
</div>
<a class="anchor" id="a33503949e135cad03fa91fde0c005649"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* llvm::ScheduleDAGMI::NextClusterPred</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1Record.html">Record</a> the next node in a scheduled cluster. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00241">241</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00306">getNextClusterPred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00751">initQueues()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00569">releasePred()</a>.</p>

</div>
</div>
<a class="anchor" id="a2aa5cb48ee16ded1b263483026d08894"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* llvm::ScheduleDAGMI::NextClusterSucc</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00242">242</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00308">getNextClusterSucc()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00751">initQueues()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00530">releaseSucc()</a>.</p>

</div>
</div>
<a class="anchor" id="a3409bf0565e4e88ee547cd3f3c9b49bf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::ScheduleDAGMI::NumInstrsScheduled</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>The number of instructions scheduled so far. Used to cut off the scheduler at the point determined by misched-cutoff. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00247">247</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00638">checkSchedLimit()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00250">ScheduleDAGMI()</a>.</p>

</div>
</div>
<a class="anchor" id="a0318c90d99b85c47bc82d9e0844462f6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unique_ptr&lt;<a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a>&gt; llvm::ScheduleDAGMI::SchedImpl</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00225">225</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00608">enterRegion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00839">llvm::ScheduleDAGMILive::enterRegion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00751">initQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00569">releasePred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00530">releaseSucc()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00653">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00996">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a0d0a822d2d2469ed482d51cb5cba1856"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a> llvm::ScheduleDAGMI::Topo</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00229">229</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00513">addEdge()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00509">canAddEdge()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00653">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00996">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a></li>
<li><a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:08:47 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
