# Reading pref.tcl
# do SPI_slave_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave {F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:22 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave" F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv 
# -- Compiling module SPI_slave
# 
# Top level modules:
# 	SPI_slave
# End time: 00:19:22 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave {F:/FPGA/ProyectoGrupal1/FPGA_Slave/sieteSegmentos.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:22 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave" F:/FPGA/ProyectoGrupal1/FPGA_Slave/sieteSegmentos.sv 
# -- Compiling module sieteSegmentos
# 
# Top level modules:
# 	sieteSegmentos
# End time: 00:19:22 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave {F:/FPGA/ProyectoGrupal1/FPGA_Slave/pwm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:22 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave" F:/FPGA/ProyectoGrupal1/FPGA_Slave/pwm.sv 
# -- Compiling module pwm
# 
# Top level modules:
# 	pwm
# End time: 00:19:22 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave {F:/FPGA/ProyectoGrupal1/FPGA_Slave/flipflop_SD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:22 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave" F:/FPGA/ProyectoGrupal1/FPGA_Slave/flipflop_SD.sv 
# -- Compiling module flipflop_SD
# 
# Top level modules:
# 	flipflop_SD
# End time: 00:19:22 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave {F:/FPGA/ProyectoGrupal1/FPGA_Slave/pwm_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:22 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave" F:/FPGA/ProyectoGrupal1/FPGA_Slave/pwm_tb.sv 
# -- Compiling module pwm_tb
# 
# Top level modules:
# 	pwm_tb
# End time: 00:19:22 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  pwm_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" pwm_tb 
# Start time: 00:19:22 on May 12,2024
# Loading sv_std.std
# Loading work.pwm_tb
# Loading work.pwm
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 00:19:32 on May 12,2024, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
