{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518357138336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518357138336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 14:52:18 2018 " "Processing started: Sun Feb 11 14:52:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518357138336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518357138336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bmp280x -c bmp280x " "Command: quartus_map --read_settings_files=on --write_settings_files=off bmp280x -c bmp280x" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518357138337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518357138539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518357138539 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bmp280x.v 1 1 " "Using design file bmp280x.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bmp280x " "Found entity 1: bmp280x" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518357146948 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518357146948 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bmp280x " "Elaborating entity \"bmp280x\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518357146949 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T1_LSB bmp280x.v(41) " "Verilog HDL or VHDL warning at bmp280x.v(41): object \"T1_LSB\" assigned a value but never read" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518357146950 "|bmp280x"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T1_MSB bmp280x.v(42) " "Verilog HDL or VHDL warning at bmp280x.v(42): object \"T1_MSB\" assigned a value but never read" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518357146950 "|bmp280x"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T2_LSB bmp280x.v(43) " "Verilog HDL or VHDL warning at bmp280x.v(43): object \"T2_LSB\" assigned a value but never read" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518357146950 "|bmp280x"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T2_MSB bmp280x.v(44) " "Verilog HDL or VHDL warning at bmp280x.v(44): object \"T2_MSB\" assigned a value but never read" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518357146950 "|bmp280x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bmp280x.v(56) " "Verilog HDL assignment warning at bmp280x.v(56): truncated value with size 32 to match size of target (11)" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518357146951 "|bmp280x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bmp280x.v(84) " "Verilog HDL assignment warning at bmp280x.v(84): truncated value with size 32 to match size of target (8)" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518357146951 "|bmp280x"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bmp280x.v(98) " "Verilog HDL Case Statement warning at bmp280x.v(98): incomplete case statement has no default case item" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 98 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1518357146952 "|bmp280x"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SCLK bmp280x.v(90) " "Verilog HDL Always Construct warning at bmp280x.v(90): inferring latch(es) for variable \"SCLK\", which holds its previous value in one or more paths through the always construct" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1518357146954 "|bmp280x"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SDI bmp280x.v(90) " "Verilog HDL Always Construct warning at bmp280x.v(90): inferring latch(es) for variable \"SDI\", which holds its previous value in one or more paths through the always construct" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1518357146954 "|bmp280x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDI bmp280x.v(90) " "Inferred latch for \"SDI\" at bmp280x.v(90)" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518357146956 "|bmp280x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCLK bmp280x.v(90) " "Inferred latch for \"SCLK\" at bmp280x.v(90)" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518357146956 "|bmp280x"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1518357147231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[15\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[15\]\" and its non-tri-state driver." {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1518357147231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1518357147231 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1518357147231 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518357147231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518357147231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518357147231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518357147231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518357147231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518357147231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518357147231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518357147231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518357147231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518357147231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518357147231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518357147231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518357147231 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1518357147231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCLK " "Latch SCLK has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SD_COUNTER\[7\] " "Ports D and ENA on the latch are fed by the same signal SD_COUNTER\[7\]" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1518357147232 ""}  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1518357147232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SDI~0 " "Latch SDI~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SD_COUNTER\[7\] " "Ports D and ENA on the latch are fed by the same signal SD_COUNTER\[7\]" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1518357147232 ""}  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1518357147232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SDI_269 " "Latch SDI_269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SD_COUNTER\[7\] " "Ports D and ENA on the latch are fed by the same signal SD_COUNTER\[7\]" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1518357147232 ""}  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1518357147232 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518357147277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[15\]~synth " "Node \"ARDUINO_IO\[15\]~synth\"" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518357147277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518357147277 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1518357147277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1518357147330 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518357147532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518357147532 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518357147562 "|bmp280x|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518357147562 "|bmp280x|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518357147562 "|bmp280x|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518357147562 "|bmp280x|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518357147562 "|bmp280x|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518357147562 "|bmp280x|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1518357147562 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518357147563 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518357147563 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1518357147563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518357147563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518357147563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1044 " "Peak virtual memory: 1044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518357147568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 14:52:27 2018 " "Processing ended: Sun Feb 11 14:52:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518357147568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518357147568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518357147568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518357147568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1518357148265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518357148265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 14:52:27 2018 " "Processing started: Sun Feb 11 14:52:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518357148265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1518357148265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bmp280x -c bmp280x " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bmp280x -c bmp280x" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1518357148265 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1518357148294 ""}
{ "Info" "0" "" "Project  = bmp280x" {  } {  } 0 0 "Project  = bmp280x" 0 0 "Fitter" 0 0 1518357148295 ""}
{ "Info" "0" "" "Revision = bmp280x" {  } {  } 0 0 "Revision = bmp280x" 0 0 "Fitter" 0 0 1518357148295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1518357148391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1518357148391 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bmp280x 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"bmp280x\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1518357148395 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1518357148420 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1518357148420 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1518357148671 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1518357148688 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1518357148736 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1518357154336 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 11 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 11 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1518357154390 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1518357154390 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518357154390 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1518357154393 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518357154393 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518357154394 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1518357154394 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1518357154394 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1518357154394 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1518357154871 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bmp280x.SDC " "Synopsys Design Constraints File file not found: 'bmp280x.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1518357154872 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1518357154872 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1518357154874 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1518357154875 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1518357154875 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1518357154878 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1518357154878 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1518357154878 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518357154905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1518357157627 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1518357157757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518357158049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1518357158647 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1518357159159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518357159159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1518357159946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X34_Y0 X45_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11" {  } { { "loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11"} { { 12 { 0 ""} 34 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1518357162316 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1518357162316 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1518357163883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1518357165315 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1518357165315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518357165317 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1518357166341 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518357166365 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518357166662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518357166662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518357166959 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518357169050 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently enabled " "Pin ARDUINO_IO\[15\] has a permanently enabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently enabled " "Pin ARDUINO_RESET_N has a permanently enabled output enable" {  } { { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smart-t/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "bmp280x.v" "" { Text "/home/smart-t/workspace/quartus/bmp280x/bmp280x.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/smart-t/workspace/quartus/bmp280x/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518357169133 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1518357169133 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/smart-t/workspace/quartus/bmp280x/bmp280x.fit.smsg " "Generated suppressed messages file /home/smart-t/workspace/quartus/bmp280x/bmp280x.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1518357169168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2150 " "Peak virtual memory: 2150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518357169508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 14:52:49 2018 " "Processing ended: Sun Feb 11 14:52:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518357169508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518357169508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518357169508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1518357169508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1518357170462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518357170462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 14:52:50 2018 " "Processing started: Sun Feb 11 14:52:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518357170462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1518357170462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bmp280x -c bmp280x " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bmp280x -c bmp280x" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1518357170462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1518357170959 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1518357173355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "962 " "Peak virtual memory: 962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518357173588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 14:52:53 2018 " "Processing ended: Sun Feb 11 14:52:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518357173588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518357173588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518357173588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1518357173588 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1518357173710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1518357174271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518357174271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 14:52:54 2018 " "Processing started: Sun Feb 11 14:52:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518357174271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357174271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bmp280x -c bmp280x " "Command: quartus_sta bmp280x -c bmp280x" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357174271 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1518357174301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357174722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357174722 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357174748 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357174748 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175065 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bmp280x.SDC " "Synopsys Design Constraints File file not found: 'bmp280x.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175078 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175078 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1518357175079 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50 " "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1518357175079 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1518357175079 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175079 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175080 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175081 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1518357175081 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518357175085 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1518357175093 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.283 " "Worst-case setup slack is -3.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.283             -22.333 FPGA_CLK1_50  " "   -3.283             -22.333 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.277              -8.627 KEY\[0\]  " "   -3.277              -8.627 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.483             -19.819 CLK  " "   -2.483             -19.819 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.093 " "Worst-case hold slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 KEY\[0\]  " "    0.093               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 FPGA_CLK1_50  " "    0.408               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.771               0.000 CLK  " "    0.771               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.297 " "Worst-case recovery slack is -2.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.297             -20.281 CLK  " "   -2.297             -20.281 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.202 " "Worst-case removal slack is 1.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.202               0.000 CLK  " "    1.202               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.655 " "Worst-case minimum pulse width slack is -0.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.655              -8.490 FPGA_CLK1_50  " "   -0.655              -8.490 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.226 CLK  " "   -0.394              -5.226 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 KEY\[0\]  " "    0.002               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175096 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518357175101 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175130 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175852 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1518357175909 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.480 " "Worst-case setup slack is -3.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.480             -22.358 FPGA_CLK1_50  " "   -3.480             -22.358 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.134              -8.225 KEY\[0\]  " "   -3.134              -8.225 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.443             -19.052 CLK  " "   -2.443             -19.052 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.013 " "Worst-case hold slack is -0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.013 KEY\[0\]  " "   -0.013              -0.013 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 FPGA_CLK1_50  " "    0.402               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 CLK  " "    0.770               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.248 " "Worst-case recovery slack is -2.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.248             -19.844 CLK  " "   -2.248             -19.844 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.136 " "Worst-case removal slack is 1.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136               0.000 CLK  " "    1.136               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.679 " "Worst-case minimum pulse width slack is -0.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.679              -7.733 FPGA_CLK1_50  " "   -0.679              -7.733 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.120 CLK  " "   -0.394              -5.120 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030              -0.030 KEY\[0\]  " "   -0.030              -0.030 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357175913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357175913 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518357175918 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176643 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176692 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1518357176693 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.455 " "Worst-case setup slack is -2.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.455              -8.542 FPGA_CLK1_50  " "   -2.455              -8.542 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000              -5.056 KEY\[0\]  " "   -2.000              -5.056 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.278              -9.183 CLK  " "   -1.278              -9.183 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.039 " "Worst-case hold slack is -0.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -0.039 KEY\[0\]  " "   -0.039              -0.039 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 FPGA_CLK1_50  " "    0.217               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 CLK  " "    0.419               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.717 " "Worst-case recovery slack is -1.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.717             -15.082 CLK  " "   -1.717             -15.082 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.418 " "Worst-case removal slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 CLK  " "    0.418               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.762 " "Worst-case minimum pulse width slack is -0.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.762              -6.981 FPGA_CLK1_50  " "   -0.762              -6.981 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.318              -3.081 KEY\[0\]  " "   -0.318              -3.081 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 CLK  " "    0.036               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176696 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518357176701 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176826 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1518357176827 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.108 " "Worst-case setup slack is -2.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.108              -7.272 FPGA_CLK1_50  " "   -2.108              -7.272 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.613              -4.053 KEY\[0\]  " "   -1.613              -4.053 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.122              -7.823 CLK  " "   -1.122              -7.823 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.134 " "Worst-case hold slack is -0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.134              -0.134 KEY\[0\]  " "   -0.134              -0.134 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 FPGA_CLK1_50  " "    0.203               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 CLK  " "    0.363               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.658 " "Worst-case recovery slack is -1.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.658             -14.590 CLK  " "   -1.658             -14.590 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.344 " "Worst-case removal slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 CLK  " "    0.344               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.769 " "Worst-case minimum pulse width slack is -0.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.769              -8.069 FPGA_CLK1_50  " "   -0.769              -8.069 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -3.570 KEY\[0\]  " "   -0.347              -3.570 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 CLK  " "    0.065               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518357176830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357176830 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357178006 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357178006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1140 " "Peak virtual memory: 1140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518357178032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 14:52:58 2018 " "Processing ended: Sun Feb 11 14:52:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518357178032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518357178032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518357178032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357178032 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus Prime Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518357178186 ""}
