// Seed: 378926895
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_4(
      .id_0(1 + 1'b0), .id_1(id_2), .id_2(id_5), .find((id_2))
  );
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1
    , id_7,
    output wand id_2,
    input logic id_3,
    input supply1 id_4,
    input wand id_5
);
  always begin : LABEL_0
    id_0 <= id_3;
  end
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
