

================================================================
== Vitis HLS Report for 'ChenIDct_1_Pipeline_VITIS_LOOP_312_3'
================================================================
* Date:           Tue Jun 18 12:24:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.801 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  0.655 us|  0.655 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_312_3  |      129|      129|         4|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %y"   --->   Operation 10 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln171 = store i7 0, i7 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 11 'store' 'store_ln171' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body202"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_10 = load i7 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:172]   --->   Operation 15 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln312 = icmp_eq  i7 %i_10, i7 64" [benchmarks/chstone/jpeg/src/jpeg_decode.c:312]   --->   Operation 16 'icmp' 'icmp_ln312' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.85ns)   --->   "%i_11 = add i7 %i_10, i7 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:312]   --->   Operation 17 'add' 'i_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln312 = br i1 %icmp_ln312, void %for.body202.split, void %for.end210.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:312]   --->   Operation 18 'br' 'br_ln312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i7 %i_10" [benchmarks/chstone/jpeg/src/jpeg_decode.c:172]   --->   Operation 19 'trunc' 'trunc_ln172' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln172, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:172]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i8 %shl_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:172]   --->   Operation 21 'zext' 'zext_ln172' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.93ns)   --->   "%aptr = add i10 %zext_ln172, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:172]   --->   Operation 22 'add' 'aptr' <Predicate = (!icmp_ln312)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 23 'partselect' 'lshr_ln' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln313 = zext i8 %lshr_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 24 'zext' 'zext_ln313' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%IDCTBuff_addr = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln313" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 25 'getelementptr' 'IDCTBuff_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 26 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.29ns)   --->   "%IDCTBuff_load = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 27 'load' 'IDCTBuff_load' <Predicate = (!icmp_ln312)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_2 : Operation 28 [1/1] (1.36ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln313" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 28 'icmp' 'addr_cmp' <Predicate = (!icmp_ln312)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln313 = store i64 %zext_ln313, i64 %reuse_addr_reg" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 29 'store' 'store_ln313' <Predicate = (!icmp_ln312)> <Delay = 0.46>
ST_2 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln171 = store i7 %i_11, i7 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 30 'store' 'store_ln171' <Predicate = (!icmp_ln312)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 31 [1/2] (1.29ns)   --->   "%IDCTBuff_load = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 31 'load' 'IDCTBuff_load' <Predicate = (!icmp_ln312)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln312)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.57>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 32 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.28ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %IDCTBuff_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 33 'select' 'reuse_select' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln313)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %reuse_select, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 34 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln313)   --->   "%select_ln313 = select i1 %tmp, i32 4294967288, i32 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 35 'select' 'select_ln313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln313 = add i32 %reuse_select, i32 %select_ln313" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 36 'add' 'add_ln313' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln313, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 37 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.14ns)   --->   "%sub_ln313 = sub i32 0, i32 %add_ln313" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 38 'sub' 'sub_ln313' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln313, i32 4, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 39 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln313, i32 4, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 40 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.80>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln172 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:172]   --->   Operation 41 'specpipeline' 'specpipeline_ln172' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln172 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [benchmarks/chstone/jpeg/src/jpeg_decode.c:172]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln172' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln312 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [benchmarks/chstone/jpeg/src/jpeg_decode.c:312]   --->   Operation 43 'specloopname' 'specloopname_ln312' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln313_1 = zext i28 %tmp_s" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 44 'zext' 'zext_ln313_1' <Predicate = (tmp_12)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.13ns)   --->   "%sub_ln313_1 = sub i29 0, i29 %zext_ln313_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 45 'sub' 'sub_ln313_1' <Predicate = (tmp_12)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln313_2 = zext i28 %tmp_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 46 'zext' 'zext_ln313_2' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.36ns)   --->   "%select_ln313_1 = select i1 %tmp_12, i29 %sub_ln313_1, i29 %zext_ln313_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 47 'select' 'select_ln313_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln313 = sext i29 %select_ln313_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 48 'sext' 'sext_ln313' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln313 = store i32 %sext_ln313, i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 49 'store' 'store_ln313' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_5 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln313 = store i32 %sext_ln313, i32 %reuse_reg" [benchmarks/chstone/jpeg/src/jpeg_decode.c:313]   --->   Operation 50 'store' 'store_ln313' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln312 = br void %for.body202" [benchmarks/chstone/jpeg/src/jpeg_decode.c:312]   --->   Operation 51 'br' 'br_ln312' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', benchmarks/chstone/jpeg/src/jpeg_decode.c:171) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln171', benchmarks/chstone/jpeg/src/jpeg_decode.c:171) of constant 0 on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:171 [7]  (0.460 ns)

 <State 2>: 2.296ns
The critical path consists of the following:
	'load' operation 7 bit ('i', benchmarks/chstone/jpeg/src/jpeg_decode.c:172) on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:171 [12]  (0.000 ns)
	'add' operation 10 bit ('aptr', benchmarks/chstone/jpeg/src/jpeg_decode.c:172) [23]  (0.933 ns)
	'icmp' operation 1 bit ('addr_cmp', benchmarks/chstone/jpeg/src/jpeg_decode.c:313) [30]  (1.362 ns)

 <State 3>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('IDCTBuff_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:313) on array 'IDCTBuff' [29]  (1.297 ns)

 <State 4>: 2.570ns
The critical path consists of the following:
	'load' operation 32 bit ('reuse_reg_load') on local variable 'reuse_reg' [27]  (0.000 ns)
	'select' operation 32 bit ('reuse_select', benchmarks/chstone/jpeg/src/jpeg_decode.c:313) [31]  (0.286 ns)
	'add' operation 32 bit ('add_ln313', benchmarks/chstone/jpeg/src/jpeg_decode.c:313) [34]  (1.142 ns)
	'sub' operation 32 bit ('sub_ln313', benchmarks/chstone/jpeg/src/jpeg_decode.c:313) [36]  (1.142 ns)

 <State 5>: 2.801ns
The critical path consists of the following:
	'sub' operation 29 bit ('sub_ln313_1', benchmarks/chstone/jpeg/src/jpeg_decode.c:313) [39]  (1.137 ns)
	'select' operation 29 bit ('select_ln313_1', benchmarks/chstone/jpeg/src/jpeg_decode.c:313) [42]  (0.367 ns)
	'store' operation 0 bit ('store_ln313', benchmarks/chstone/jpeg/src/jpeg_decode.c:313) of variable 'sext_ln313', benchmarks/chstone/jpeg/src/jpeg_decode.c:313 on array 'IDCTBuff' [44]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
