{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@167:183@HdlStmProcess", "  end else begin\n    core_reset_vector <= {1'b0,core_reset_vector[4:1]};\n  end\nend\n\nalways @(posedge device_clk or posedge core_reset_all) begin\n  if (core_reset_all == 1'b1) begin\n    device_reset_vector <= 5'b11111;\n  end else begin\n    device_reset_vector <= {1'b0,device_reset_vector[4:1]};\n  end\nend\n\nalways @(posedge up_clk or posedge core_reset) begin\n  if (core_reset == 1'b1) begin\n    up_reset_synchronizer_vector <= 2'b11;\n  end else begin\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@159:175", "  end\nend\n\nwire core_reset_all = up_reset_core | core_reset_ext;\n\nalways @(posedge core_clk or posedge core_reset_all) begin\n  if (core_reset_all == 1'b1) begin\n    core_reset_vector <= 5'b11111;\n  end else begin\n    core_reset_vector <= {1'b0,core_reset_vector[4:1]};\n  end\nend\n\nalways @(posedge device_clk or posedge core_reset_all) begin\n  if (core_reset_all == 1'b1) begin\n    device_reset_vector <= 5'b11111;\n  end else begin\n"], ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@175:191", "  end else begin\n    device_reset_vector <= {1'b0,device_reset_vector[4:1]};\n  end\nend\n\nalways @(posedge up_clk or posedge core_reset) begin\n  if (core_reset == 1'b1) begin\n    up_reset_synchronizer_vector <= 2'b11;\n  end else begin\n    up_reset_synchronizer_vector <= {1'b0,up_reset_synchronizer_vector[1]};\n  end\nend\n\nalways @(posedge up_clk or posedge core_reset_ext) begin\n  if (core_reset_ext == 1'b1) begin\n    up_core_reset_ext_synchronizer_vector <= 2'b11;\n  end else begin\n"]], "Diff Content": {"Delete": [[172, "always @(posedge device_clk or posedge core_reset_all) begin\n"], [173, "  if (core_reset_all == 1'b1) begin\n"], [174, "    device_reset_vector <= 5'b11111;\n"], [175, "  end else begin\n"], [176, "    device_reset_vector <= {1'b0,device_reset_vector[4:1]};\n"], [178, "end\n"]], "Add": [[176, "  always @(posedge device_clk or posedge core_reset_all) begin\n"], [176, "    if (core_reset_all == 1'b1) begin\n"], [176, "      device_reset_vector <= 5'b11111;\n"], [176, "    end else begin\n"], [176, "      device_reset_vector <= {1'b0,device_reset_vector[4:1]};\n"], [176, "    end\n"]]}}