{
  "module_name": "qcom,rpmcc.h",
  "hash_id": "0a26469a09207de7009f3077c855560d72757e0e740e24ff8647c57633bc5364",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,rpmcc.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MSM_RPMCC_H\n#define _DT_BINDINGS_CLK_MSM_RPMCC_H\n\n \n#define RPM_PXO_CLK\t\t\t\t0\n#define RPM_PXO_A_CLK\t\t\t\t1\n#define RPM_CXO_CLK\t\t\t\t2\n#define RPM_CXO_A_CLK\t\t\t\t3\n#define RPM_APPS_FABRIC_CLK\t\t\t4\n#define RPM_APPS_FABRIC_A_CLK\t\t\t5\n#define RPM_CFPB_CLK\t\t\t\t6\n#define RPM_CFPB_A_CLK\t\t\t\t7\n#define RPM_QDSS_CLK\t\t\t\t8\n#define RPM_QDSS_A_CLK\t\t\t\t9\n#define RPM_DAYTONA_FABRIC_CLK\t\t\t10\n#define RPM_DAYTONA_FABRIC_A_CLK\t\t11\n#define RPM_EBI1_CLK\t\t\t\t12\n#define RPM_EBI1_A_CLK\t\t\t\t13\n#define RPM_MM_FABRIC_CLK\t\t\t14\n#define RPM_MM_FABRIC_A_CLK\t\t\t15\n#define RPM_MMFPB_CLK\t\t\t\t16\n#define RPM_MMFPB_A_CLK\t\t\t\t17\n#define RPM_SYS_FABRIC_CLK\t\t\t18\n#define RPM_SYS_FABRIC_A_CLK\t\t\t19\n#define RPM_SFPB_CLK\t\t\t\t20\n#define RPM_SFPB_A_CLK\t\t\t\t21\n#define RPM_SMI_CLK\t\t\t\t22\n#define RPM_SMI_A_CLK\t\t\t\t23\n#define RPM_PLL4_CLK\t\t\t\t24\n#define RPM_XO_D0\t\t\t\t25\n#define RPM_XO_D1\t\t\t\t26\n#define RPM_XO_A0\t\t\t\t27\n#define RPM_XO_A1\t\t\t\t28\n#define RPM_XO_A2\t\t\t\t29\n#define RPM_NSS_FABRIC_0_CLK\t\t\t30\n#define RPM_NSS_FABRIC_0_A_CLK\t\t\t31\n#define RPM_NSS_FABRIC_1_CLK\t\t\t32\n#define RPM_NSS_FABRIC_1_A_CLK\t\t\t33\n\n \n#define RPM_SMD_XO_CLK_SRC\t\t\t\t0\n#define RPM_SMD_XO_A_CLK_SRC\t\t\t1\n#define RPM_SMD_PCNOC_CLK\t\t\t\t2\n#define RPM_SMD_PCNOC_A_CLK\t\t\t\t3\n#define RPM_SMD_SNOC_CLK\t\t\t\t4\n#define RPM_SMD_SNOC_A_CLK\t\t\t\t5\n#define RPM_SMD_BIMC_CLK\t\t\t\t6\n#define RPM_SMD_BIMC_A_CLK\t\t\t\t7\n#define RPM_SMD_QDSS_CLK\t\t\t\t8\n#define RPM_SMD_QDSS_A_CLK\t\t\t\t9\n#define RPM_SMD_BB_CLK1\t\t\t\t10\n#define RPM_SMD_BB_CLK1_A\t\t\t\t11\n#define RPM_SMD_BB_CLK2\t\t\t\t12\n#define RPM_SMD_BB_CLK2_A\t\t\t\t13\n#define RPM_SMD_RF_CLK1\t\t\t\t14\n#define RPM_SMD_RF_CLK1_A\t\t\t\t15\n#define RPM_SMD_RF_CLK2\t\t\t\t16\n#define RPM_SMD_RF_CLK2_A\t\t\t\t17\n#define RPM_SMD_BB_CLK1_PIN\t\t\t\t18\n#define RPM_SMD_BB_CLK1_A_PIN\t\t\t19\n#define RPM_SMD_BB_CLK2_PIN\t\t\t\t20\n#define RPM_SMD_BB_CLK2_A_PIN\t\t\t21\n#define RPM_SMD_RF_CLK1_PIN\t\t\t\t22\n#define RPM_SMD_RF_CLK1_A_PIN\t\t\t23\n#define RPM_SMD_RF_CLK2_PIN\t\t\t\t24\n#define RPM_SMD_RF_CLK2_A_PIN\t\t\t25\n#define RPM_SMD_PNOC_CLK\t\t\t26\n#define RPM_SMD_PNOC_A_CLK\t\t\t27\n#define RPM_SMD_CNOC_CLK\t\t\t28\n#define RPM_SMD_CNOC_A_CLK\t\t\t29\n#define RPM_SMD_MMSSNOC_AHB_CLK\t\t\t30\n#define RPM_SMD_MMSSNOC_AHB_A_CLK\t\t31\n#define RPM_SMD_GFX3D_CLK_SRC\t\t\t32\n#define RPM_SMD_GFX3D_A_CLK_SRC\t\t\t33\n#define RPM_SMD_OCMEMGX_CLK\t\t\t34\n#define RPM_SMD_OCMEMGX_A_CLK\t\t\t35\n#define RPM_SMD_CXO_D0\t\t\t\t36\n#define RPM_SMD_CXO_D0_A\t\t\t37\n#define RPM_SMD_CXO_D1\t\t\t\t38\n#define RPM_SMD_CXO_D1_A\t\t\t39\n#define RPM_SMD_CXO_A0\t\t\t\t40\n#define RPM_SMD_CXO_A0_A\t\t\t41\n#define RPM_SMD_CXO_A1\t\t\t\t42\n#define RPM_SMD_CXO_A1_A\t\t\t43\n#define RPM_SMD_CXO_A2\t\t\t\t44\n#define RPM_SMD_CXO_A2_A\t\t\t45\n#define RPM_SMD_DIV_CLK1\t\t\t46\n#define RPM_SMD_DIV_A_CLK1\t\t\t47\n#define RPM_SMD_DIV_CLK2\t\t\t48\n#define RPM_SMD_DIV_A_CLK2\t\t\t49\n#define RPM_SMD_DIFF_CLK\t\t\t50\n#define RPM_SMD_DIFF_A_CLK\t\t\t51\n#define RPM_SMD_CXO_D0_PIN\t\t\t52\n#define RPM_SMD_CXO_D0_A_PIN\t\t\t53\n#define RPM_SMD_CXO_D1_PIN\t\t\t54\n#define RPM_SMD_CXO_D1_A_PIN\t\t\t55\n#define RPM_SMD_CXO_A0_PIN\t\t\t56\n#define RPM_SMD_CXO_A0_A_PIN\t\t\t57\n#define RPM_SMD_CXO_A1_PIN\t\t\t58\n#define RPM_SMD_CXO_A1_A_PIN\t\t\t59\n#define RPM_SMD_CXO_A2_PIN\t\t\t60\n#define RPM_SMD_CXO_A2_A_PIN\t\t\t61\n#define RPM_SMD_AGGR1_NOC_CLK\t\t\t62\n#define RPM_SMD_AGGR1_NOC_A_CLK\t\t\t63\n#define RPM_SMD_AGGR2_NOC_CLK\t\t\t64\n#define RPM_SMD_AGGR2_NOC_A_CLK\t\t\t65\n#define RPM_SMD_MMAXI_CLK\t\t\t66\n#define RPM_SMD_MMAXI_A_CLK\t\t\t67\n#define RPM_SMD_IPA_CLK\t\t\t\t68\n#define RPM_SMD_IPA_A_CLK\t\t\t69\n#define RPM_SMD_CE1_CLK\t\t\t\t70\n#define RPM_SMD_CE1_A_CLK\t\t\t71\n#define RPM_SMD_DIV_CLK3\t\t\t72\n#define RPM_SMD_DIV_A_CLK3\t\t\t73\n#define RPM_SMD_LN_BB_CLK\t\t\t74\n#define RPM_SMD_LN_BB_A_CLK\t\t\t75\n#define RPM_SMD_BIMC_GPU_CLK\t\t\t76\n#define RPM_SMD_BIMC_GPU_A_CLK\t\t\t77\n#define RPM_SMD_QPIC_CLK\t\t\t78\n#define RPM_SMD_QPIC_CLK_A\t\t\t79\n#define RPM_SMD_LN_BB_CLK1\t\t\t80\n#define RPM_SMD_LN_BB_CLK1_A\t\t\t81\n#define RPM_SMD_LN_BB_CLK2\t\t\t82\n#define RPM_SMD_LN_BB_CLK2_A\t\t\t83\n#define RPM_SMD_LN_BB_CLK3_PIN\t\t\t84\n#define RPM_SMD_LN_BB_CLK3_A_PIN\t\t85\n#define RPM_SMD_RF_CLK3\t\t\t\t86\n#define RPM_SMD_RF_CLK3_A\t\t\t87\n#define RPM_SMD_RF_CLK3_PIN\t\t\t88\n#define RPM_SMD_RF_CLK3_A_PIN\t\t\t89\n#define RPM_SMD_MMSSNOC_AXI_CLK\t\t\t90\n#define RPM_SMD_MMSSNOC_AXI_CLK_A\t\t91\n#define RPM_SMD_CNOC_PERIPH_CLK\t\t\t92\n#define RPM_SMD_CNOC_PERIPH_A_CLK\t\t93\n#define RPM_SMD_LN_BB_CLK3\t\t\t94\n#define RPM_SMD_LN_BB_CLK3_A\t\t\t95\n#define RPM_SMD_LN_BB_CLK1_PIN\t\t\t96\n#define RPM_SMD_LN_BB_CLK1_A_PIN\t\t97\n#define RPM_SMD_LN_BB_CLK2_PIN\t\t\t98\n#define RPM_SMD_LN_BB_CLK2_A_PIN\t\t99\n#define RPM_SMD_SYSMMNOC_CLK\t\t\t100\n#define RPM_SMD_SYSMMNOC_A_CLK\t\t\t101\n#define RPM_SMD_CE2_CLK\t\t\t\t102\n#define RPM_SMD_CE2_A_CLK\t\t\t103\n#define RPM_SMD_CE3_CLK\t\t\t\t104\n#define RPM_SMD_CE3_A_CLK\t\t\t105\n#define RPM_SMD_QUP_CLK\t\t\t\t106\n#define RPM_SMD_QUP_A_CLK\t\t\t107\n#define RPM_SMD_MMRT_CLK\t\t\t108\n#define RPM_SMD_MMRT_A_CLK\t\t\t109\n#define RPM_SMD_MMNRT_CLK\t\t\t110\n#define RPM_SMD_MMNRT_A_CLK\t\t\t111\n#define RPM_SMD_SNOC_PERIPH_CLK\t\t\t112\n#define RPM_SMD_SNOC_PERIPH_A_CLK\t\t113\n#define RPM_SMD_SNOC_LPASS_CLK\t\t\t114\n#define RPM_SMD_SNOC_LPASS_A_CLK\t\t115\n#define RPM_SMD_HWKM_CLK\t\t\t116\n#define RPM_SMD_HWKM_A_CLK\t\t\t117\n#define RPM_SMD_PKA_CLK\t\t\t\t118\n#define RPM_SMD_PKA_A_CLK\t\t\t119\n#define RPM_SMD_CPUSS_GNOC_CLK\t\t\t120\n#define RPM_SMD_CPUSS_GNOC_A_CLK\t\t121\n#define RPM_SMD_MSS_CFG_AHB_CLK\t\t122\n#define RPM_SMD_MSS_CFG_AHB_A_CLK\t\t123\n#define RPM_SMD_BIMC_FREQ_LOG\t\t\t124\n#define RPM_SMD_LN_BB_CLK_PIN\t\t\t125\n#define RPM_SMD_LN_BB_A_CLK_PIN\t\t\t126\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}