-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n : IN STD_LOGIC;
    stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read : OUT STD_LOGIC;
    stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n : IN STD_LOGIC;
    stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read : OUT STD_LOGIC;
    stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n : IN STD_LOGIC;
    stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write : OUT STD_LOGIC;
    stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n : IN STD_LOGIC;
    stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write : OUT STD_LOGIC );
end;


architecture behav of top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (31 downto 0) := "00000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (31 downto 0) := "00000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (31 downto 0) := "00000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (31 downto 0) := "00001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (31 downto 0) := "00010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (31 downto 0) := "00100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv64_3FF7B8BAC710CB29 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111110111101110001011101011000111000100001100101100101001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv11_433 : STD_LOGIC_VECTOR (10 downto 0) := "10000110011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_computeMedian_fu_132_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_185 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_sortList_fu_126_ap_ready : STD_LOGIC;
    signal grp_sortList_fu_126_ap_done : STD_LOGIC;
    signal grp_computeMedian_fu_132_ap_ready : STD_LOGIC;
    signal grp_computeMedian_fu_132_ap_done : STD_LOGIC;
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_ready : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_done : STD_LOGIC;
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal op_V_2_i_reg_694 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fu_179_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_i_reg_709 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_fu_182_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i1_i_reg_714 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_169_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_reg_719 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_fu_174_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_1_reg_724 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_fu_200_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_reg_729 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal p_Result_s_reg_734 : STD_LOGIC_VECTOR (0 downto 0);
    signal median_absolute_deviation_R_V_fu_229_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal median_absolute_deviation_R_V_reg_739 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln354_fu_233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln354_reg_745 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_fu_239_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln358_fu_249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln358_reg_756 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln361_fu_261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln361_reg_761 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_3_fu_267_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sh_amt_3_reg_767 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln360_fu_301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_reg_772 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln379_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln379_reg_778 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1_fu_325_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_1_reg_783 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_17_reg_788 : STD_LOGIC_VECTOR (0 downto 0);
    signal median_absolute_deviation_I_V_fu_354_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal median_absolute_deviation_I_V_reg_793 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln354_1_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln354_1_reg_799 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_4_fu_364_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_4_reg_805 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln358_1_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln358_1_reg_810 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln361_1_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln361_1_reg_815 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_5_fu_392_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sh_amt_5_reg_821 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln360_1_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_1_reg_826 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln379_1_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln379_1_reg_832 : STD_LOGIC_VECTOR (0 downto 0);
    signal median_absolute_deviation_R_V_5_fu_524_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal median_absolute_deviation_R_V_5_reg_837 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal median_absolute_deviation_I_V_5_fu_606_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal median_absolute_deviation_I_V_5_reg_842 : STD_LOGIC_VECTOR (15 downto 0);
    signal median_absolute_deviation_R_V_8_fu_636_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal median_absolute_deviation_R_V_8_reg_847 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal median_absolute_deviation_I_V_8_fu_665_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal median_absolute_deviation_I_V_8_reg_853 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_i_i46_i_fu_677_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_i_i46_i_reg_859 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal mul_i_i_i_fu_688_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_i_i_i_reg_864 : STD_LOGIC_VECTOR (15 downto 0);
    signal sorted_list_R_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sorted_list_R_V_ce0 : STD_LOGIC;
    signal sorted_list_R_V_we0 : STD_LOGIC;
    signal sorted_list_R_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sorted_list_R_V_ce1 : STD_LOGIC;
    signal sorted_list_R_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sorted_list_I_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sorted_list_I_V_ce0 : STD_LOGIC;
    signal sorted_list_I_V_we0 : STD_LOGIC;
    signal sorted_list_I_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sorted_list_I_V_ce1 : STD_LOGIC;
    signal sorted_list_I_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal RDRi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RDRi_V_ce0 : STD_LOGIC;
    signal RDRi_V_we0 : STD_LOGIC;
    signal RDRi_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal RDIi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RDIi_V_ce0 : STD_LOGIC;
    signal RDIi_V_we0 : STD_LOGIC;
    signal RDIi_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal deviation_list_R_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal deviation_list_R_V_ce0 : STD_LOGIC;
    signal deviation_list_R_V_we0 : STD_LOGIC;
    signal deviation_list_R_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal deviation_list_I_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal deviation_list_I_V_ce0 : STD_LOGIC;
    signal deviation_list_I_V_we0 : STD_LOGIC;
    signal deviation_list_I_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sorted_deviated_list_R_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sorted_deviated_list_R_V_ce0 : STD_LOGIC;
    signal sorted_deviated_list_R_V_we0 : STD_LOGIC;
    signal sorted_deviated_list_R_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sorted_deviated_list_R_V_ce1 : STD_LOGIC;
    signal sorted_deviated_list_R_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sorted_deviated_list_I_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sorted_deviated_list_I_V_ce0 : STD_LOGIC;
    signal sorted_deviated_list_I_V_we0 : STD_LOGIC;
    signal sorted_deviated_list_I_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sorted_deviated_list_I_V_ce1 : STD_LOGIC;
    signal sorted_deviated_list_I_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MRo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MRo_V_ce0 : STD_LOGIC;
    signal MRo_V_we0 : STD_LOGIC;
    signal MRo_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MIo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MIo_V_ce0 : STD_LOGIC;
    signal MIo_V_we0 : STD_LOGIC;
    signal MIo_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_done : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_idle : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_ready : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_we0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_we0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sortList_fu_126_ap_start : STD_LOGIC;
    signal grp_sortList_fu_126_ap_idle : STD_LOGIC;
    signal grp_sortList_fu_126_data_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_sortList_fu_126_data_ce0 : STD_LOGIC;
    signal grp_sortList_fu_126_data_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sortList_fu_126_sorted_list_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_sortList_fu_126_sorted_list_ce0 : STD_LOGIC;
    signal grp_sortList_fu_126_sorted_list_we0 : STD_LOGIC;
    signal grp_sortList_fu_126_sorted_list_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_computeMedian_fu_132_ap_start : STD_LOGIC;
    signal grp_computeMedian_fu_132_ap_idle : STD_LOGIC;
    signal grp_computeMedian_fu_132_list_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_computeMedian_fu_132_list_ce0 : STD_LOGIC;
    signal grp_computeMedian_fu_132_list_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_computeMedian_fu_132_list_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_computeMedian_fu_132_list_ce1 : STD_LOGIC;
    signal grp_computeMedian_fu_132_list_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_idle : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_sorted_list_R_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_sorted_list_R_V_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_we0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_done : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_idle : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_ready : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_sorted_list_I_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_sorted_list_I_V_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_we0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_done : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_idle : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_ready : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_we0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_we0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_idle : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_ready : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MRo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MRo_V_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MIo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MIo_V_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call27 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_sortList_fu_126_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_computeMedian_fu_132_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start_reg : STD_LOGIC := '0';
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start_reg : STD_LOGIC := '0';
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_fu_179_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_182_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1617_fu_191_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_fu_215_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln337_fu_203_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln342_fu_225_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln357_fu_245_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_273_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln358_fu_289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln360_fu_255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln358_fu_295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln360_fu_307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln379_fu_283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln360_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_1_fu_340_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln337_1_fu_328_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln342_1_fu_350_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln357_1_fu_370_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_37_fu_398_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln358_1_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln360_1_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln358_1_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln360_1_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln379_1_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln360_1_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln346_fu_450_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_16_fu_453_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln363_fu_465_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln351_fu_461_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln363_fu_468_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln363_fu_472_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sh_amt_3cast_fu_482_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln361_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal median_absolute_deviation_R_V_1_fu_478_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln381_fu_485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal median_absolute_deviation_R_V_3_fu_494_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln361_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln361_3_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln361_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal median_absolute_deviation_R_V_4_fu_502_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln346_1_fu_532_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_18_fu_535_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln363_1_fu_547_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln351_1_fu_543_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln363_1_fu_550_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln363_1_fu_554_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sh_amt_5cast_fu_564_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln361_4_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal median_absolute_deviation_I_V_1_fu_560_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln381_1_fu_567_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal median_absolute_deviation_I_V_3_fu_576_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln361_1_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln361_5_fu_596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln361_1_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal median_absolute_deviation_I_V_4_fu_584_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln354_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln358_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal median_absolute_deviation_R_V_6_fu_624_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal median_absolute_deviation_R_V_7_fu_630_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln354_1_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln358_1_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal median_absolute_deviation_I_V_6_fu_653_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal median_absolute_deviation_I_V_7_fu_659_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_339_fu_672_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_340_fu_683_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n : IN STD_LOGIC;
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read : OUT STD_LOGIC;
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n : IN STD_LOGIC;
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read : OUT STD_LOGIC;
        RDRi_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RDRi_V_ce0 : OUT STD_LOGIC;
        RDRi_V_we0 : OUT STD_LOGIC;
        RDRi_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        RDIi_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RDIi_V_ce0 : OUT STD_LOGIC;
        RDIi_V_we0 : OUT STD_LOGIC;
        RDIi_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_sortList IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        sorted_list_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        sorted_list_ce0 : OUT STD_LOGIC;
        sorted_list_we0 : OUT STD_LOGIC;
        sorted_list_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_computeMedian IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        list_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        list_ce0 : OUT STD_LOGIC;
        list_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        list_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        list_ce1 : OUT STD_LOGIC;
        list_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sorted_list_R_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        sorted_list_R_V_ce0 : OUT STD_LOGIC;
        sorted_list_R_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        rhs_i : IN STD_LOGIC_VECTOR (15 downto 0);
        deviation_list_R_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        deviation_list_R_V_ce0 : OUT STD_LOGIC;
        deviation_list_R_V_we0 : OUT STD_LOGIC;
        deviation_list_R_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sorted_list_I_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        sorted_list_I_V_ce0 : OUT STD_LOGIC;
        sorted_list_I_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        rhs_25_i : IN STD_LOGIC_VECTOR (15 downto 0);
        deviation_list_I_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        deviation_list_I_V_ce0 : OUT STD_LOGIC;
        deviation_list_I_V_we0 : OUT STD_LOGIC;
        deviation_list_I_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        MRo_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MRo_V_ce0 : OUT STD_LOGIC;
        MRo_V_we0 : OUT STD_LOGIC;
        MRo_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        mul_i_i46_i : IN STD_LOGIC_VECTOR (15 downto 0);
        MIo_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MIo_V_ce0 : OUT STD_LOGIC;
        MIo_V_we0 : OUT STD_LOGIC;
        MIo_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        mul_i_i_i : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n : IN STD_LOGIC;
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write : OUT STD_LOGIC;
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n : IN STD_LOGIC;
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write : OUT STD_LOGIC;
        MRo_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MRo_V_ce0 : OUT STD_LOGIC;
        MRo_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MIo_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MIo_V_ce0 : OUT STD_LOGIC;
        MIo_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_dmul_64ns_64ns_64_6_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_sitodp_32s_64_5_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    sorted_list_R_V_U : component top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sorted_list_R_V_address0,
        ce0 => sorted_list_R_V_ce0,
        we0 => sorted_list_R_V_we0,
        d0 => grp_sortList_fu_126_sorted_list_d0,
        q0 => sorted_list_R_V_q0,
        address1 => grp_computeMedian_fu_132_list_address1,
        ce1 => sorted_list_R_V_ce1,
        q1 => sorted_list_R_V_q1);

    sorted_list_I_V_U : component top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sorted_list_I_V_address0,
        ce0 => sorted_list_I_V_ce0,
        we0 => sorted_list_I_V_we0,
        d0 => grp_sortList_fu_126_sorted_list_d0,
        q0 => sorted_list_I_V_q0,
        address1 => grp_computeMedian_fu_132_list_address1,
        ce1 => sorted_list_I_V_ce1,
        q1 => sorted_list_I_V_q1);

    RDRi_V_U : component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RDRi_V_address0,
        ce0 => RDRi_V_ce0,
        we0 => RDRi_V_we0,
        d0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_d0,
        q0 => RDRi_V_q0);

    RDIi_V_U : component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RDIi_V_address0,
        ce0 => RDIi_V_ce0,
        we0 => RDIi_V_we0,
        d0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_d0,
        q0 => RDIi_V_q0);

    deviation_list_R_V_U : component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => deviation_list_R_V_address0,
        ce0 => deviation_list_R_V_ce0,
        we0 => deviation_list_R_V_we0,
        d0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_d0,
        q0 => deviation_list_R_V_q0);

    deviation_list_I_V_U : component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => deviation_list_I_V_address0,
        ce0 => deviation_list_I_V_ce0,
        we0 => deviation_list_I_V_we0,
        d0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_d0,
        q0 => deviation_list_I_V_q0);

    sorted_deviated_list_R_V_U : component top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sorted_deviated_list_R_V_address0,
        ce0 => sorted_deviated_list_R_V_ce0,
        we0 => sorted_deviated_list_R_V_we0,
        d0 => grp_sortList_fu_126_sorted_list_d0,
        q0 => sorted_deviated_list_R_V_q0,
        address1 => grp_computeMedian_fu_132_list_address1,
        ce1 => sorted_deviated_list_R_V_ce1,
        q1 => sorted_deviated_list_R_V_q1);

    sorted_deviated_list_I_V_U : component top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sorted_deviated_list_I_V_address0,
        ce0 => sorted_deviated_list_I_V_ce0,
        we0 => sorted_deviated_list_I_V_we0,
        d0 => grp_sortList_fu_126_sorted_list_d0,
        q0 => sorted_deviated_list_I_V_q0,
        address1 => grp_computeMedian_fu_132_list_address1,
        ce1 => sorted_deviated_list_I_V_ce1,
        q1 => sorted_deviated_list_I_V_q1);

    MRo_V_U : component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => MRo_V_address0,
        ce0 => MRo_V_ce0,
        we0 => MRo_V_we0,
        d0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_d0,
        q0 => MRo_V_q0);

    MIo_V_U : component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => MIo_V_address0,
        ce0 => MIo_V_ce0,
        we0 => MIo_V_we0,
        d0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_d0,
        q0 => MIo_V_q0);

    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114 : component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start,
        ap_done => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_done,
        ap_idle => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_idle,
        ap_ready => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_ready,
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout => stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout,
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n => stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n,
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read,
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout => stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout,
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n => stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n,
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read,
        RDRi_V_address0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_address0,
        RDRi_V_ce0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_ce0,
        RDRi_V_we0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_we0,
        RDRi_V_d0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_d0,
        RDIi_V_address0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_address0,
        RDIi_V_ce0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_ce0,
        RDIi_V_we0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_we0,
        RDIi_V_d0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_d0);

    grp_sortList_fu_126 : component top_graph_top_rfi_C_sortList
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sortList_fu_126_ap_start,
        ap_done => grp_sortList_fu_126_ap_done,
        ap_idle => grp_sortList_fu_126_ap_idle,
        ap_ready => grp_sortList_fu_126_ap_ready,
        data_address0 => grp_sortList_fu_126_data_address0,
        data_ce0 => grp_sortList_fu_126_data_ce0,
        data_q0 => grp_sortList_fu_126_data_q0,
        sorted_list_address0 => grp_sortList_fu_126_sorted_list_address0,
        sorted_list_ce0 => grp_sortList_fu_126_sorted_list_ce0,
        sorted_list_we0 => grp_sortList_fu_126_sorted_list_we0,
        sorted_list_d0 => grp_sortList_fu_126_sorted_list_d0);

    grp_computeMedian_fu_132 : component top_graph_top_rfi_C_computeMedian
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_computeMedian_fu_132_ap_start,
        ap_done => grp_computeMedian_fu_132_ap_done,
        ap_idle => grp_computeMedian_fu_132_ap_idle,
        ap_ready => grp_computeMedian_fu_132_ap_ready,
        list_address0 => grp_computeMedian_fu_132_list_address0,
        list_ce0 => grp_computeMedian_fu_132_list_ce0,
        list_q0 => grp_computeMedian_fu_132_list_q0,
        list_address1 => grp_computeMedian_fu_132_list_address1,
        list_ce1 => grp_computeMedian_fu_132_list_ce1,
        list_q1 => grp_computeMedian_fu_132_list_q1,
        ap_return => grp_computeMedian_fu_132_ap_return);

    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137 : component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start,
        ap_done => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_done,
        ap_idle => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_idle,
        ap_ready => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_ready,
        sorted_list_R_V_address0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_sorted_list_R_V_address0,
        sorted_list_R_V_ce0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_sorted_list_R_V_ce0,
        sorted_list_R_V_q0 => sorted_list_R_V_q0,
        rhs_i => reg_185,
        deviation_list_R_V_address0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_address0,
        deviation_list_R_V_ce0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_ce0,
        deviation_list_R_V_we0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_we0,
        deviation_list_R_V_d0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_d0);

    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144 : component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start,
        ap_done => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_done,
        ap_idle => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_idle,
        ap_ready => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_ready,
        sorted_list_I_V_address0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_sorted_list_I_V_address0,
        sorted_list_I_V_ce0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_sorted_list_I_V_ce0,
        sorted_list_I_V_q0 => sorted_list_I_V_q0,
        rhs_25_i => reg_185,
        deviation_list_I_V_address0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_address0,
        deviation_list_I_V_ce0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_ce0,
        deviation_list_I_V_we0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_we0,
        deviation_list_I_V_d0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_d0);

    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151 : component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start,
        ap_done => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_done,
        ap_idle => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_idle,
        ap_ready => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_ready,
        MRo_V_address0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_address0,
        MRo_V_ce0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_ce0,
        MRo_V_we0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_we0,
        MRo_V_d0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_d0,
        mul_i_i46_i => mul_i_i46_i_reg_859,
        MIo_V_address0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_address0,
        MIo_V_ce0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_ce0,
        MIo_V_we0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_we0,
        MIo_V_d0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_d0,
        mul_i_i_i => mul_i_i_i_reg_864);

    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159 : component top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start,
        ap_done => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done,
        ap_idle => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_idle,
        ap_ready => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_ready,
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din,
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n => stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n,
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write,
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din,
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n => stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n,
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write,
        MRo_V_address0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MRo_V_address0,
        MRo_V_ce0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MRo_V_ce0,
        MRo_V_q0 => MRo_V_q0,
        MIo_V_address0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MIo_V_address0,
        MIo_V_ce0 => grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MIo_V_ce0,
        MIo_V_q0 => MIo_V_q0);

    dmul_64ns_64ns_64_6_max_dsp_1_U137 : component top_graph_top_rfi_C_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_i_reg_709,
        din1 => ap_const_lv64_3FF7B8BAC710CB29,
        ce => ap_const_logic_1,
        dout => grp_fu_169_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U138 : component top_graph_top_rfi_C_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i1_i_reg_714,
        din1 => ap_const_lv64_3FF7B8BAC710CB29,
        ce => ap_const_logic_1,
        dout => grp_fu_174_p2);

    sitodp_32s_64_5_no_dsp_1_U139 : component top_graph_top_rfi_C_sitodp_32s_64_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_179_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_179_p1);

    sitodp_32s_64_5_no_dsp_1_U140 : component top_graph_top_rfi_C_sitodp_32s_64_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_182_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_182_p1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_ready = ap_const_logic_1)) then 
                    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_ready = ap_const_logic_1)) then 
                    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_ready = ap_const_logic_1)) then 
                    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_ready = ap_const_logic_1)) then 
                    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_ready = ap_const_logic_1)) then 
                    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_computeMedian_fu_132_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_computeMedian_fu_132_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_computeMedian_fu_132_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_computeMedian_fu_132_ap_ready = ap_const_logic_1)) then 
                    grp_computeMedian_fu_132_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sortList_fu_126_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sortList_fu_126_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_sortList_fu_126_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sortList_fu_126_ap_ready = ap_const_logic_1)) then 
                    grp_sortList_fu_126_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                and_ln360_1_reg_826 <= and_ln360_1_fu_426_p2;
                and_ln360_reg_772 <= and_ln360_fu_301_p2;
                and_ln379_1_reg_832 <= and_ln379_1_fu_444_p2;
                and_ln379_reg_778 <= and_ln379_fu_319_p2;
                icmp_ln354_1_reg_799 <= icmp_ln354_1_fu_358_p2;
                icmp_ln354_reg_745 <= icmp_ln354_fu_233_p2;
                icmp_ln358_1_reg_810 <= icmp_ln358_1_fu_374_p2;
                icmp_ln358_reg_756 <= icmp_ln358_fu_249_p2;
                icmp_ln361_1_reg_815 <= icmp_ln361_1_fu_386_p2;
                icmp_ln361_reg_761 <= icmp_ln361_fu_261_p2;
                median_absolute_deviation_I_V_reg_793 <= median_absolute_deviation_I_V_fu_354_p1;
                median_absolute_deviation_R_V_reg_739 <= median_absolute_deviation_R_V_fu_229_p1;
                p_Result_17_reg_788 <= reg_1_fu_325_p1(63 downto 63);
                p_Result_s_reg_734 <= reg_fu_200_p1(63 downto 63);
                reg_1_reg_783 <= reg_1_fu_325_p1;
                reg_reg_729 <= reg_fu_200_p1;
                sh_amt_3_reg_767 <= sh_amt_3_fu_267_p2;
                sh_amt_4_reg_805 <= sh_amt_4_fu_364_p2;
                sh_amt_5_reg_821 <= sh_amt_5_fu_392_p2;
                sh_amt_reg_751 <= sh_amt_fu_239_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                conv_i1_i_reg_714 <= grp_fu_182_p1;
                conv_i_i_reg_709 <= grp_fu_179_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                median_absolute_deviation_I_V_5_reg_842 <= median_absolute_deviation_I_V_5_fu_606_p3;
                median_absolute_deviation_R_V_5_reg_837 <= median_absolute_deviation_R_V_5_fu_524_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                median_absolute_deviation_I_V_8_reg_853 <= median_absolute_deviation_I_V_8_fu_665_p3;
                median_absolute_deviation_R_V_8_reg_847 <= median_absolute_deviation_R_V_8_fu_636_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                mul_i_i46_i_reg_859 <= mul_i_i46_i_fu_677_p2;
                mul_i_i_i_reg_864 <= mul_i_i_i_fu_688_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                op_V_2_i_reg_694 <= grp_computeMedian_fu_132_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then
                reg_185 <= grp_computeMedian_fu_132_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                val_1_reg_724 <= grp_fu_174_p2;
                val_reg_719 <= grp_fu_169_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state6, grp_sortList_fu_126_ap_done, grp_computeMedian_fu_132_ap_done, ap_block_state6_on_subcall_done, ap_CS_fsm_state8, ap_block_state8_on_subcall_done, ap_CS_fsm_state12, ap_block_state12_on_subcall_done, ap_CS_fsm_state14, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_done, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_done, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_block_state10_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_sortList_fu_126_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_computeMedian_fu_132_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    MIo_V_address0_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_address0, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MIo_V_address0, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            MIo_V_address0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MIo_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            MIo_V_address0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_address0;
        else 
            MIo_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MIo_V_ce0_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_ce0, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MIo_V_ce0, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            MIo_V_ce0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MIo_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            MIo_V_ce0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_ce0;
        else 
            MIo_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MIo_V_we0_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            MIo_V_we0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_we0;
        else 
            MIo_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MRo_V_address0_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_address0, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MRo_V_address0, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            MRo_V_address0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MRo_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            MRo_V_address0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_address0;
        else 
            MRo_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MRo_V_ce0_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_ce0, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MRo_V_ce0, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            MRo_V_ce0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MRo_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            MRo_V_ce0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_ce0;
        else 
            MRo_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MRo_V_we0_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            MRo_V_we0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_we0;
        else 
            MRo_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    RDIi_V_address0_assign_proc : process(ap_CS_fsm_state6, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_address0, grp_sortList_fu_126_data_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            RDIi_V_address0 <= grp_sortList_fu_126_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RDIi_V_address0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_address0;
        else 
            RDIi_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RDIi_V_ce0_assign_proc : process(ap_CS_fsm_state6, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_ce0, grp_sortList_fu_126_data_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            RDIi_V_ce0 <= grp_sortList_fu_126_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RDIi_V_ce0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_ce0;
        else 
            RDIi_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RDIi_V_we0_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RDIi_V_we0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_we0;
        else 
            RDIi_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    RDRi_V_address0_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_address0, grp_sortList_fu_126_data_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RDRi_V_address0 <= grp_sortList_fu_126_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RDRi_V_address0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_address0;
        else 
            RDRi_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RDRi_V_ce0_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_ce0, grp_sortList_fu_126_data_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RDRi_V_ce0 <= grp_sortList_fu_126_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RDRi_V_ce0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_ce0;
        else 
            RDRi_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RDRi_V_we0_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RDRi_V_we0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_we0;
        else 
            RDRi_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    and_ln358_1_fu_648_p2 <= (xor_ln354_1_fu_643_p2 and icmp_ln358_1_reg_810);
    and_ln358_fu_619_p2 <= (xor_ln354_fu_614_p2 and icmp_ln358_reg_756);
    and_ln360_1_fu_426_p2 <= (xor_ln358_1_fu_420_p2 and icmp_ln360_1_fu_380_p2);
    and_ln360_fu_301_p2 <= (xor_ln358_fu_295_p2 and icmp_ln360_fu_255_p2);
    and_ln361_3_fu_514_p2 <= (xor_ln361_fu_509_p2 and and_ln360_reg_772);
    and_ln361_4_fu_572_p2 <= (icmp_ln361_1_reg_815 and and_ln360_1_reg_826);
    and_ln361_5_fu_596_p2 <= (xor_ln361_1_fu_591_p2 and and_ln360_1_reg_826);
    and_ln361_fu_490_p2 <= (icmp_ln361_reg_761 and and_ln360_reg_772);
    and_ln379_1_fu_444_p2 <= (xor_ln360_1_fu_438_p2 and icmp_ln379_1_fu_408_p2);
    and_ln379_fu_319_p2 <= (xor_ln360_fu_313_p2 and icmp_ln379_fu_283_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(ap_block_state12_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state12_on_subcall_done)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_computeMedian_fu_132_ap_done)
    begin
        if ((grp_computeMedian_fu_132_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_done)
    begin
        if ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state30_blk_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_done)
    begin
        if ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done)
    begin
        if ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_sortList_fu_126_ap_done)
    begin
        if ((grp_sortList_fu_126_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state6_on_subcall_done)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state10_on_subcall_done_assign_proc : process(grp_sortList_fu_126_ap_done, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((grp_sortList_fu_126_ap_done = ap_const_logic_0) or (grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_done = ap_const_logic_0));
    end process;


    ap_block_state12_on_subcall_done_assign_proc : process(grp_sortList_fu_126_ap_done, grp_computeMedian_fu_132_ap_done)
    begin
                ap_block_state12_on_subcall_done <= ((grp_computeMedian_fu_132_ap_done = ap_const_logic_0) or (grp_sortList_fu_126_ap_done = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call27_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call27 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state6_on_subcall_done_assign_proc : process(grp_sortList_fu_126_ap_done, grp_computeMedian_fu_132_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((grp_computeMedian_fu_132_ap_done = ap_const_logic_0) or (grp_sortList_fu_126_ap_done = ap_const_logic_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(grp_computeMedian_fu_132_ap_done, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_done = ap_const_logic_0) or (grp_computeMedian_fu_132_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done, ap_CS_fsm_state32)
    begin
        if (((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done, ap_CS_fsm_state32)
    begin
        if (((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    deviation_list_I_V_address0_assign_proc : process(ap_CS_fsm_state12, grp_sortList_fu_126_data_address0, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_address0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            deviation_list_I_V_address0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            deviation_list_I_V_address0 <= grp_sortList_fu_126_data_address0;
        else 
            deviation_list_I_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    deviation_list_I_V_ce0_assign_proc : process(ap_CS_fsm_state12, grp_sortList_fu_126_data_ce0, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            deviation_list_I_V_ce0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            deviation_list_I_V_ce0 <= grp_sortList_fu_126_data_ce0;
        else 
            deviation_list_I_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    deviation_list_I_V_we0_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            deviation_list_I_V_we0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_we0;
        else 
            deviation_list_I_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    deviation_list_R_V_address0_assign_proc : process(ap_CS_fsm_state8, grp_sortList_fu_126_data_address0, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_address0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            deviation_list_R_V_address0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            deviation_list_R_V_address0 <= grp_sortList_fu_126_data_address0;
        else 
            deviation_list_R_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    deviation_list_R_V_ce0_assign_proc : process(ap_CS_fsm_state8, grp_sortList_fu_126_data_ce0, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            deviation_list_R_V_ce0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            deviation_list_R_V_ce0 <= grp_sortList_fu_126_data_ce0;
        else 
            deviation_list_R_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    deviation_list_R_V_we0_assign_proc : process(ap_CS_fsm_state8, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            deviation_list_R_V_we0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_we0;
        else 
            deviation_list_R_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_339_fu_672_p2 <= std_logic_vector(shift_left(unsigned(median_absolute_deviation_R_V_8_reg_847),to_integer(unsigned('0' & ap_const_lv16_2(16-1 downto 0)))));
    empty_340_fu_683_p2 <= std_logic_vector(shift_left(unsigned(median_absolute_deviation_I_V_8_reg_853),to_integer(unsigned('0' & ap_const_lv16_2(16-1 downto 0)))));
    exp_1_fu_340_p4 <= reg_1_fu_325_p1(62 downto 52);
    exp_fu_215_p4 <= reg_fu_200_p1(62 downto 52);
    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start_reg;
    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start_reg;
    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start_reg;
    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start_reg;
    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start_reg;
    grp_computeMedian_fu_132_ap_start <= grp_computeMedian_fu_132_ap_start_reg;

    grp_computeMedian_fu_132_list_q0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state14, sorted_list_R_V_q0, sorted_list_I_V_q0, sorted_deviated_list_R_V_q0, sorted_deviated_list_I_V_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_computeMedian_fu_132_list_q0 <= sorted_deviated_list_I_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_computeMedian_fu_132_list_q0 <= sorted_deviated_list_R_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_computeMedian_fu_132_list_q0 <= sorted_list_I_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_computeMedian_fu_132_list_q0 <= sorted_list_R_V_q0;
        else 
            grp_computeMedian_fu_132_list_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_computeMedian_fu_132_list_q1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state14, sorted_list_R_V_q1, sorted_list_I_V_q1, sorted_deviated_list_R_V_q1, sorted_deviated_list_I_V_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_computeMedian_fu_132_list_q1 <= sorted_deviated_list_I_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_computeMedian_fu_132_list_q1 <= sorted_deviated_list_R_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_computeMedian_fu_132_list_q1 <= sorted_list_I_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_computeMedian_fu_132_list_q1 <= sorted_list_R_V_q1;
        else 
            grp_computeMedian_fu_132_list_q1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

        grp_fu_179_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1617_fu_191_p0),32));

        grp_fu_182_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(op_V_2_i_reg_694),32));

    grp_sortList_fu_126_ap_start <= grp_sortList_fu_126_ap_start_reg;

    grp_sortList_fu_126_data_q0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state12, RDRi_V_q0, RDIi_V_q0, deviation_list_R_V_q0, deviation_list_I_V_q0, ap_CS_fsm_state4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_sortList_fu_126_data_q0 <= deviation_list_I_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_sortList_fu_126_data_q0 <= deviation_list_R_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_sortList_fu_126_data_q0 <= RDIi_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_sortList_fu_126_data_q0 <= RDRi_V_q0;
        else 
            grp_sortList_fu_126_data_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln354_1_fu_358_p2 <= "1" when (trunc_ln337_1_fu_328_p1 = ap_const_lv63_0) else "0";
    icmp_ln354_fu_233_p2 <= "1" when (trunc_ln337_fu_203_p1 = ap_const_lv63_0) else "0";
    icmp_ln358_1_fu_374_p2 <= "1" when (exp_1_fu_340_p4 = ap_const_lv11_433) else "0";
    icmp_ln358_fu_249_p2 <= "1" when (exp_fu_215_p4 = ap_const_lv11_433) else "0";
    icmp_ln360_1_fu_380_p2 <= "1" when (signed(sh_amt_4_fu_364_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln360_fu_255_p2 <= "1" when (signed(sh_amt_fu_239_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln361_1_fu_386_p2 <= "1" when (signed(sh_amt_4_fu_364_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln361_fu_261_p2 <= "1" when (signed(sh_amt_fu_239_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln379_1_fu_408_p2 <= "1" when (tmp_37_fu_398_p4 = ap_const_lv6_0) else "0";
    icmp_ln379_fu_283_p2 <= "1" when (tmp_fu_273_p4 = ap_const_lv6_0) else "0";
    lshr_ln363_1_fu_554_p2 <= std_logic_vector(shift_right(unsigned(zext_ln351_1_fu_543_p1),to_integer(unsigned('0' & zext_ln363_1_fu_550_p1(31-1 downto 0)))));
    lshr_ln363_fu_472_p2 <= std_logic_vector(shift_right(unsigned(zext_ln351_fu_461_p1),to_integer(unsigned('0' & zext_ln363_fu_468_p1(31-1 downto 0)))));
    median_absolute_deviation_I_V_1_fu_560_p1 <= lshr_ln363_1_fu_554_p2(16 - 1 downto 0);
    median_absolute_deviation_I_V_3_fu_576_p3 <= 
        median_absolute_deviation_I_V_1_fu_560_p1 when (and_ln361_4_fu_572_p2(0) = '1') else 
        ap_const_lv16_0;
    median_absolute_deviation_I_V_4_fu_584_p3 <= 
        shl_ln381_1_fu_567_p2 when (and_ln379_1_reg_832(0) = '1') else 
        median_absolute_deviation_I_V_3_fu_576_p3;
    median_absolute_deviation_I_V_5_fu_606_p3 <= 
        ap_const_lv16_0 when (or_ln361_1_fu_601_p2(0) = '1') else 
        median_absolute_deviation_I_V_4_fu_584_p3;
    median_absolute_deviation_I_V_6_fu_653_p3 <= 
        median_absolute_deviation_I_V_reg_793 when (and_ln358_1_fu_648_p2(0) = '1') else 
        median_absolute_deviation_I_V_5_reg_842;
    median_absolute_deviation_I_V_7_fu_659_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(median_absolute_deviation_I_V_6_fu_653_p3));
    median_absolute_deviation_I_V_8_fu_665_p3 <= 
        median_absolute_deviation_I_V_7_fu_659_p2 when (p_Result_17_reg_788(0) = '1') else 
        median_absolute_deviation_I_V_6_fu_653_p3;
    median_absolute_deviation_I_V_fu_354_p1 <= reg_1_fu_325_p1(16 - 1 downto 0);
    median_absolute_deviation_R_V_1_fu_478_p1 <= lshr_ln363_fu_472_p2(16 - 1 downto 0);
    median_absolute_deviation_R_V_3_fu_494_p3 <= 
        median_absolute_deviation_R_V_1_fu_478_p1 when (and_ln361_fu_490_p2(0) = '1') else 
        ap_const_lv16_0;
    median_absolute_deviation_R_V_4_fu_502_p3 <= 
        shl_ln381_fu_485_p2 when (and_ln379_reg_778(0) = '1') else 
        median_absolute_deviation_R_V_3_fu_494_p3;
    median_absolute_deviation_R_V_5_fu_524_p3 <= 
        ap_const_lv16_0 when (or_ln361_fu_519_p2(0) = '1') else 
        median_absolute_deviation_R_V_4_fu_502_p3;
    median_absolute_deviation_R_V_6_fu_624_p3 <= 
        median_absolute_deviation_R_V_reg_739 when (and_ln358_fu_619_p2(0) = '1') else 
        median_absolute_deviation_R_V_5_reg_837;
    median_absolute_deviation_R_V_7_fu_630_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(median_absolute_deviation_R_V_6_fu_624_p3));
    median_absolute_deviation_R_V_8_fu_636_p3 <= 
        median_absolute_deviation_R_V_7_fu_630_p2 when (p_Result_s_reg_734(0) = '1') else 
        median_absolute_deviation_R_V_6_fu_624_p3;
    median_absolute_deviation_R_V_fu_229_p1 <= reg_fu_200_p1(16 - 1 downto 0);
    mul_i_i46_i_fu_677_p2 <= std_logic_vector(unsigned(empty_339_fu_672_p2) - unsigned(median_absolute_deviation_R_V_8_reg_847));
    mul_i_i_i_fu_688_p2 <= std_logic_vector(unsigned(empty_340_fu_683_p2) - unsigned(median_absolute_deviation_I_V_8_reg_853));
    or_ln358_1_fu_414_p2 <= (icmp_ln358_1_fu_374_p2 or icmp_ln354_1_fu_358_p2);
    or_ln358_fu_289_p2 <= (icmp_ln358_fu_249_p2 or icmp_ln354_fu_233_p2);
    or_ln360_1_fu_432_p2 <= (or_ln358_1_fu_414_p2 or icmp_ln360_1_fu_380_p2);
    or_ln360_fu_307_p2 <= (or_ln358_fu_289_p2 or icmp_ln360_fu_255_p2);
    or_ln361_1_fu_601_p2 <= (icmp_ln354_1_reg_799 or and_ln361_5_fu_596_p2);
    or_ln361_fu_519_p2 <= (icmp_ln354_reg_745 or and_ln361_3_fu_514_p2);
    p_Result_16_fu_453_p3 <= (ap_const_lv1_1 & trunc_ln346_fu_450_p1);
    p_Result_18_fu_535_p3 <= (ap_const_lv1_1 & trunc_ln346_1_fu_532_p1);
    reg_1_fu_325_p1 <= val_1_reg_724;
    reg_fu_200_p1 <= val_reg_719;
    sext_ln1617_fu_191_p0 <= reg_185;
    sh_amt_3_fu_267_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln357_fu_245_p1));
    sh_amt_3cast_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_amt_3_reg_767),16));
    sh_amt_4_fu_364_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln342_1_fu_350_p1));
    sh_amt_5_fu_392_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln357_1_fu_370_p1));
    sh_amt_5cast_fu_564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_amt_5_reg_821),16));
    sh_amt_fu_239_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln342_fu_225_p1));
    shl_ln381_1_fu_567_p2 <= std_logic_vector(shift_left(unsigned(median_absolute_deviation_I_V_reg_793),to_integer(unsigned('0' & sh_amt_5cast_fu_564_p1(16-1 downto 0)))));
    shl_ln381_fu_485_p2 <= std_logic_vector(shift_left(unsigned(median_absolute_deviation_R_V_reg_739),to_integer(unsigned('0' & sh_amt_3cast_fu_482_p1(16-1 downto 0)))));

    sorted_deviated_list_I_V_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state14, grp_sortList_fu_126_sorted_list_address0, grp_computeMedian_fu_132_list_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            sorted_deviated_list_I_V_address0 <= grp_computeMedian_fu_132_list_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sorted_deviated_list_I_V_address0 <= grp_sortList_fu_126_sorted_list_address0;
        else 
            sorted_deviated_list_I_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    sorted_deviated_list_I_V_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state14, grp_sortList_fu_126_sorted_list_ce0, grp_computeMedian_fu_132_list_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            sorted_deviated_list_I_V_ce0 <= grp_computeMedian_fu_132_list_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sorted_deviated_list_I_V_ce0 <= grp_sortList_fu_126_sorted_list_ce0;
        else 
            sorted_deviated_list_I_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_deviated_list_I_V_ce1_assign_proc : process(ap_CS_fsm_state14, grp_computeMedian_fu_132_list_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            sorted_deviated_list_I_V_ce1 <= grp_computeMedian_fu_132_list_ce1;
        else 
            sorted_deviated_list_I_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_deviated_list_I_V_we0_assign_proc : process(ap_CS_fsm_state12, grp_sortList_fu_126_sorted_list_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sorted_deviated_list_I_V_we0 <= grp_sortList_fu_126_sorted_list_we0;
        else 
            sorted_deviated_list_I_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_deviated_list_R_V_address0_assign_proc : process(ap_CS_fsm_state12, grp_sortList_fu_126_sorted_list_address0, grp_computeMedian_fu_132_list_address0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sorted_deviated_list_R_V_address0 <= grp_computeMedian_fu_132_list_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            sorted_deviated_list_R_V_address0 <= grp_sortList_fu_126_sorted_list_address0;
        else 
            sorted_deviated_list_R_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    sorted_deviated_list_R_V_ce0_assign_proc : process(ap_CS_fsm_state12, grp_sortList_fu_126_sorted_list_ce0, grp_computeMedian_fu_132_list_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sorted_deviated_list_R_V_ce0 <= grp_computeMedian_fu_132_list_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            sorted_deviated_list_R_V_ce0 <= grp_sortList_fu_126_sorted_list_ce0;
        else 
            sorted_deviated_list_R_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_deviated_list_R_V_ce1_assign_proc : process(ap_CS_fsm_state12, grp_computeMedian_fu_132_list_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sorted_deviated_list_R_V_ce1 <= grp_computeMedian_fu_132_list_ce1;
        else 
            sorted_deviated_list_R_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_deviated_list_R_V_we0_assign_proc : process(grp_sortList_fu_126_sorted_list_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            sorted_deviated_list_R_V_we0 <= grp_sortList_fu_126_sorted_list_we0;
        else 
            sorted_deviated_list_R_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_list_I_V_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_sortList_fu_126_sorted_list_address0, grp_computeMedian_fu_132_list_address0, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_sorted_list_I_V_address0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            sorted_list_I_V_address0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_sorted_list_I_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sorted_list_I_V_address0 <= grp_computeMedian_fu_132_list_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sorted_list_I_V_address0 <= grp_sortList_fu_126_sorted_list_address0;
        else 
            sorted_list_I_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    sorted_list_I_V_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_sortList_fu_126_sorted_list_ce0, grp_computeMedian_fu_132_list_ce0, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_sorted_list_I_V_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            sorted_list_I_V_ce0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_sorted_list_I_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sorted_list_I_V_ce0 <= grp_computeMedian_fu_132_list_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sorted_list_I_V_ce0 <= grp_sortList_fu_126_sorted_list_ce0;
        else 
            sorted_list_I_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_list_I_V_ce1_assign_proc : process(ap_CS_fsm_state8, grp_computeMedian_fu_132_list_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sorted_list_I_V_ce1 <= grp_computeMedian_fu_132_list_ce1;
        else 
            sorted_list_I_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_list_I_V_we0_assign_proc : process(ap_CS_fsm_state6, grp_sortList_fu_126_sorted_list_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sorted_list_I_V_we0 <= grp_sortList_fu_126_sorted_list_we0;
        else 
            sorted_list_I_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_list_R_V_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_sortList_fu_126_sorted_list_address0, grp_computeMedian_fu_132_list_address0, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_sorted_list_R_V_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sorted_list_R_V_address0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_sorted_list_R_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sorted_list_R_V_address0 <= grp_computeMedian_fu_132_list_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sorted_list_R_V_address0 <= grp_sortList_fu_126_sorted_list_address0;
        else 
            sorted_list_R_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    sorted_list_R_V_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_sortList_fu_126_sorted_list_ce0, grp_computeMedian_fu_132_list_ce0, grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_sorted_list_R_V_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sorted_list_R_V_ce0 <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_sorted_list_R_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sorted_list_R_V_ce0 <= grp_computeMedian_fu_132_list_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sorted_list_R_V_ce0 <= grp_sortList_fu_126_sorted_list_ce0;
        else 
            sorted_list_R_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_list_R_V_ce1_assign_proc : process(ap_CS_fsm_state6, grp_computeMedian_fu_132_list_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sorted_list_R_V_ce1 <= grp_computeMedian_fu_132_list_ce1;
        else 
            sorted_list_R_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_list_R_V_we0_assign_proc : process(grp_sortList_fu_126_sorted_list_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sorted_list_R_V_we0 <= grp_sortList_fu_126_sorted_list_we0;
        else 
            sorted_list_R_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read;
        else 
            stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read <= ap_const_logic_0;
        end if; 
    end process;


    stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read;
        else 
            stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read <= ap_const_logic_0;
        end if; 
    end process;

    stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din;

    stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write;
        else 
            stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write <= ap_const_logic_0;
        end if; 
    end process;

    stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din;

    stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write_assign_proc : process(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write <= grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write;
        else 
            stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_37_fu_398_p4 <= sh_amt_5_fu_392_p2(9 downto 4);
    tmp_fu_273_p4 <= sh_amt_3_fu_267_p2(9 downto 4);
    trunc_ln337_1_fu_328_p1 <= reg_1_fu_325_p1(63 - 1 downto 0);
    trunc_ln337_fu_203_p1 <= reg_fu_200_p1(63 - 1 downto 0);
    trunc_ln346_1_fu_532_p1 <= reg_1_reg_783(52 - 1 downto 0);
    trunc_ln346_fu_450_p1 <= reg_reg_729(52 - 1 downto 0);
    trunc_ln357_1_fu_370_p1 <= sh_amt_4_fu_364_p2(10 - 1 downto 0);
    trunc_ln357_fu_245_p1 <= sh_amt_fu_239_p2(10 - 1 downto 0);
    trunc_ln363_1_fu_547_p1 <= sh_amt_4_reg_805(6 - 1 downto 0);
    trunc_ln363_fu_465_p1 <= sh_amt_reg_751(6 - 1 downto 0);
    xor_ln354_1_fu_643_p2 <= (icmp_ln354_1_reg_799 xor ap_const_lv1_1);
    xor_ln354_fu_614_p2 <= (icmp_ln354_reg_745 xor ap_const_lv1_1);
    xor_ln358_1_fu_420_p2 <= (or_ln358_1_fu_414_p2 xor ap_const_lv1_1);
    xor_ln358_fu_295_p2 <= (or_ln358_fu_289_p2 xor ap_const_lv1_1);
    xor_ln360_1_fu_438_p2 <= (or_ln360_1_fu_432_p2 xor ap_const_lv1_1);
    xor_ln360_fu_313_p2 <= (or_ln360_fu_307_p2 xor ap_const_lv1_1);
    xor_ln361_1_fu_591_p2 <= (icmp_ln361_1_reg_815 xor ap_const_lv1_1);
    xor_ln361_fu_509_p2 <= (icmp_ln361_reg_761 xor ap_const_lv1_1);
    zext_ln342_1_fu_350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_1_fu_340_p4),12));
    zext_ln342_fu_225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_fu_215_p4),12));
    zext_ln351_1_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_18_fu_535_p3),54));
    zext_ln351_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_16_fu_453_p3),54));
    zext_ln363_1_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln363_1_fu_547_p1),54));
    zext_ln363_fu_468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln363_fu_465_p1),54));
end behav;
