-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
-- Date        : Thu Oct 16 17:05:34 2025
-- Host        : Luca running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_spCORE_0_0/design_1_spCORE_0_0_sim_netlist.vhdl
-- Design      : design_1_spCORE_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_spCORE_0_0_circle_acc is
  port (
    acc_finish_vec_4 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixel_y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    x2_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_reg[9]_0\ : in STD_LOGIC;
    y1_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x1_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_reg[4]_0\ : in STD_LOGIC;
    \d_reg[5]_0\ : in STD_LOGIC;
    \d_reg[6]_0\ : in STD_LOGIC;
    \d_reg[7]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_spCORE_0_0_circle_acc : entity is "circle_acc";
end design_1_spCORE_0_0_circle_acc;

architecture STRUCTURE of design_1_spCORE_0_0_circle_acc is
  signal \FSM_sequential_state[1]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_33_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_34_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_35_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_36_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_37_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_38_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_39_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_40_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_41_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_42_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_43_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_44_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_45_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_19_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_19_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_19_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_28_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_28_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_28_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \^acc_finish_vec_4\ : STD_LOGIC;
  signal d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal d0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \d[0]_i_1_n_0\ : STD_LOGIC;
  signal \d[10]_i_1_n_0\ : STD_LOGIC;
  signal \d[11]_i_10_n_0\ : STD_LOGIC;
  signal \d[11]_i_11_n_0\ : STD_LOGIC;
  signal \d[11]_i_12_n_0\ : STD_LOGIC;
  signal \d[11]_i_13_n_0\ : STD_LOGIC;
  signal \d[11]_i_14_n_0\ : STD_LOGIC;
  signal \d[11]_i_15_n_0\ : STD_LOGIC;
  signal \d[11]_i_17_n_0\ : STD_LOGIC;
  signal \d[11]_i_18_n_0\ : STD_LOGIC;
  signal \d[11]_i_19_n_0\ : STD_LOGIC;
  signal \d[11]_i_1_n_0\ : STD_LOGIC;
  signal \d[11]_i_20_n_0\ : STD_LOGIC;
  signal \d[11]_i_4_n_0\ : STD_LOGIC;
  signal \d[11]_i_5_n_0\ : STD_LOGIC;
  signal \d[11]_i_6_n_0\ : STD_LOGIC;
  signal \d[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \d[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \d[11]_i_9_n_0\ : STD_LOGIC;
  signal \d[12]_i_1_n_0\ : STD_LOGIC;
  signal \d[13]_i_1_n_0\ : STD_LOGIC;
  signal \d[14]_i_1_n_0\ : STD_LOGIC;
  signal \d[15]_i_1_n_0\ : STD_LOGIC;
  signal \d[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \d[15]_i_5_n_0\ : STD_LOGIC;
  signal \d[15]_i_6_n_0\ : STD_LOGIC;
  signal \d[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \d[16]_i_1_n_0\ : STD_LOGIC;
  signal \d[17]_i_1_n_0\ : STD_LOGIC;
  signal \d[18]_i_1_n_0\ : STD_LOGIC;
  signal \d[19]_i_1_n_0\ : STD_LOGIC;
  signal \d[19]_i_4_n_0\ : STD_LOGIC;
  signal \d[19]_i_5_n_0\ : STD_LOGIC;
  signal \d[19]_i_6_n_0\ : STD_LOGIC;
  signal \d[19]_i_7_n_0\ : STD_LOGIC;
  signal \d[1]_i_1_n_0\ : STD_LOGIC;
  signal \d[20]_i_1_n_0\ : STD_LOGIC;
  signal \d[21]_i_1_n_0\ : STD_LOGIC;
  signal \d[22]_i_1_n_0\ : STD_LOGIC;
  signal \d[23]_i_1_n_0\ : STD_LOGIC;
  signal \d[23]_i_4_n_0\ : STD_LOGIC;
  signal \d[23]_i_5_n_0\ : STD_LOGIC;
  signal \d[23]_i_6_n_0\ : STD_LOGIC;
  signal \d[23]_i_7_n_0\ : STD_LOGIC;
  signal \d[24]_i_1_n_0\ : STD_LOGIC;
  signal \d[25]_i_1_n_0\ : STD_LOGIC;
  signal \d[26]_i_1_n_0\ : STD_LOGIC;
  signal \d[27]_i_1_n_0\ : STD_LOGIC;
  signal \d[27]_i_4_n_0\ : STD_LOGIC;
  signal \d[27]_i_5_n_0\ : STD_LOGIC;
  signal \d[27]_i_6_n_0\ : STD_LOGIC;
  signal \d[27]_i_7_n_0\ : STD_LOGIC;
  signal \d[28]_i_1_n_0\ : STD_LOGIC;
  signal \d[29]_i_1_n_0\ : STD_LOGIC;
  signal \d[2]_i_1_n_0\ : STD_LOGIC;
  signal \d[30]_i_1_n_0\ : STD_LOGIC;
  signal \d[31]_i_1_n_0\ : STD_LOGIC;
  signal \d[31]_i_5_n_0\ : STD_LOGIC;
  signal \d[31]_i_6_n_0\ : STD_LOGIC;
  signal \d[31]_i_7_n_0\ : STD_LOGIC;
  signal \d[31]_i_8_n_0\ : STD_LOGIC;
  signal \d[3]_i_10_n_0\ : STD_LOGIC;
  signal \d[3]_i_11_n_0\ : STD_LOGIC;
  signal \d[3]_i_12_n_0\ : STD_LOGIC;
  signal \d[3]_i_13_n_0\ : STD_LOGIC;
  signal \d[3]_i_14_n_0\ : STD_LOGIC;
  signal \d[3]_i_1_n_0\ : STD_LOGIC;
  signal \d[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \d[3]_i_6_n_0\ : STD_LOGIC;
  signal \d[3]_i_7_n_0\ : STD_LOGIC;
  signal \d[3]_i_8_n_0\ : STD_LOGIC;
  signal \d[3]_i_9_n_0\ : STD_LOGIC;
  signal \d[4]_i_1_n_0\ : STD_LOGIC;
  signal \d[5]_i_1_n_0\ : STD_LOGIC;
  signal \d[6]_i_1_n_0\ : STD_LOGIC;
  signal \d[7]_i_10_n_0\ : STD_LOGIC;
  signal \d[7]_i_11_n_0\ : STD_LOGIC;
  signal \d[7]_i_12_n_0\ : STD_LOGIC;
  signal \d[7]_i_13_n_0\ : STD_LOGIC;
  signal \d[7]_i_14_n_0\ : STD_LOGIC;
  signal \d[7]_i_15_n_0\ : STD_LOGIC;
  signal \d[7]_i_16_n_0\ : STD_LOGIC;
  signal \d[7]_i_17_n_0\ : STD_LOGIC;
  signal \d[7]_i_18_n_0\ : STD_LOGIC;
  signal \d[7]_i_19_n_0\ : STD_LOGIC;
  signal \d[7]_i_1_n_0\ : STD_LOGIC;
  signal \d[7]_i_5_n_0\ : STD_LOGIC;
  signal \d[7]_i_6_n_0\ : STD_LOGIC;
  signal \d[7]_i_7_n_0\ : STD_LOGIC;
  signal \d[7]_i_8_n_0\ : STD_LOGIC;
  signal \d[7]_i_9_n_0\ : STD_LOGIC;
  signal \d[8]_i_1_n_0\ : STD_LOGIC;
  signal \d[9]_i_1_n_0\ : STD_LOGIC;
  signal \d_reg[11]_i_16_n_1\ : STD_LOGIC;
  signal \d_reg[11]_i_16_n_2\ : STD_LOGIC;
  signal \d_reg[11]_i_16_n_3\ : STD_LOGIC;
  signal \d_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \d_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \d_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \d_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \d_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \d_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \d_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \d_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \d_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \d_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \d_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \d_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \d_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \d_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \d_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \d_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \d_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \d_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \d_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \d_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \d_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \d_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \d_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \d_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \d_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \d_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \d_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \d_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \d_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \d_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \d_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \d_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \d_reg[19]_i_3_n_4\ : STD_LOGIC;
  signal \d_reg[19]_i_3_n_5\ : STD_LOGIC;
  signal \d_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \d_reg[19]_i_3_n_7\ : STD_LOGIC;
  signal \d_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \d_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \d_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \d_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \d_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \d_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \d_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \d_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \d_reg[23]_i_3_n_4\ : STD_LOGIC;
  signal \d_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \d_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \d_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \d_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \d_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \d_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \d_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \d_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \d_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \d_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \d_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \d_reg[27]_i_3_n_4\ : STD_LOGIC;
  signal \d_reg[27]_i_3_n_5\ : STD_LOGIC;
  signal \d_reg[27]_i_3_n_6\ : STD_LOGIC;
  signal \d_reg[27]_i_3_n_7\ : STD_LOGIC;
  signal \d_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \d_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \d_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \d_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \d_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \d_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \d_reg[31]_i_4_n_4\ : STD_LOGIC;
  signal \d_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \d_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \d_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \d_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \d_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \d_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \d_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \d_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \d_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \d_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \d_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \d_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \d_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \d_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \d_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \d_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \d_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \d_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \d_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \d_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \d_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \d_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \d_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \d_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \d_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \d_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \d_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \d_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \d_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \d_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \d_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal finish_i_1_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pixel_x0 : STD_LOGIC;
  signal \pixel_x[3]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_x[3]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_x[3]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_x[3]_i_6_n_0\ : STD_LOGIC;
  signal \pixel_x[7]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_x[7]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_x[7]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_x[7]_i_6_n_0\ : STD_LOGIC;
  signal \pixel_x[7]_i_7_n_0\ : STD_LOGIC;
  signal \pixel_x[7]_i_8_n_0\ : STD_LOGIC;
  signal \pixel_x_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_x_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_x_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_x_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_x_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \pixel_x_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \pixel_x_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \pixel_x_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \pixel_x_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \pixel_x_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \pixel_x_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \pixel_x_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \pixel_x_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \pixel_x_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \pixel_x_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \pixel_y[3]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_y[3]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_y[3]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_y[3]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_y[3]_i_6_n_0\ : STD_LOGIC;
  signal \pixel_y[7]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_y[7]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_y[7]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_y[7]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_y[7]_i_6_n_0\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \pixel_y_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_y_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_y_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_y_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \pixel_y_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \pixel_y_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \pixel_y_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \x[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \x[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \x[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \x_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_reg_n_0_[3]\ : STD_LOGIC;
  signal \x_reg_n_0_[4]\ : STD_LOGIC;
  signal \x_reg_n_0_[5]\ : STD_LOGIC;
  signal \x_reg_n_0_[6]\ : STD_LOGIC;
  signal \x_reg_n_0_[7]\ : STD_LOGIC;
  signal y : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \y[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \y[5]_i_4_n_0\ : STD_LOGIC;
  signal \y[6]_i_2_n_0\ : STD_LOGIC;
  signal \y[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \y[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \y[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \y_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_reg_n_0_[3]\ : STD_LOGIC;
  signal \y_reg_n_0_[4]\ : STD_LOGIC;
  signal \y_reg_n_0_[5]\ : STD_LOGIC;
  signal \y_reg_n_0_[6]\ : STD_LOGIC;
  signal \y_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_FSM_sequential_state_reg[1]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_sequential_state_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[1]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_reg[11]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_d_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_d_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_d_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pixel_x_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_y_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_sequential_state[3]_i_1\ : label is "soft_lutpair4";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "draw3:0011,draw4:0100,draw2:0010,compute2:1010,draw1:0001,idle:0000,draw7:0111,compute1:1001,draw8:1000,draw6:0110,draw5:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "draw3:0011,draw4:0100,draw2:0010,compute2:1010,draw1:0001,idle:0000,draw7:0111,compute1:1001,draw8:1000,draw6:0110,draw5:0101";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_state_reg[1]_i_19\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_state_reg[1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_state_reg[1]_i_28\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_state_reg[1]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_state_reg[1]_i_4\ : label is 11;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "draw3:0011,draw4:0100,draw2:0010,compute2:1010,draw1:0001,idle:0000,draw7:0111,compute1:1001,draw8:1000,draw6:0110,draw5:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[3]\ : label is "draw3:0011,draw4:0100,draw2:0010,compute2:1010,draw1:0001,idle:0000,draw7:0111,compute1:1001,draw8:1000,draw6:0110,draw5:0101";
  attribute SOFT_HLUTNM of \d[0]_i_1\ : label is "soft_lutpair6";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \d_reg[11]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[19]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[23]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[27]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[27]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[31]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[3]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg[7]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \pixel_x[7]_i_7\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pixel_x[7]_i_8\ : label is "soft_lutpair3";
  attribute ADDER_THRESHOLD of \pixel_x_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \pixel_x_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \pixel_x_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \pixel_x_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \pixel_y[7]_i_6\ : label is "soft_lutpair2";
  attribute ADDER_THRESHOLD of \pixel_y_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \pixel_y_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \pixel_y_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \pixel_y_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \x[0]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \x[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \x[2]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \x[3]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \x[7]_i_4__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \y[0]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \y[1]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \y[5]_i_2__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \y[5]_i_3__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \y[7]_i_4__0\ : label is "soft_lutpair5";
begin
  acc_finish_vec_4 <= \^acc_finish_vec_4\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3E3F3E3F3E3F3E0"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_2_n_1\,
      I1 => state(0),
      I2 => state(3),
      I3 => state(1),
      I4 => state(2),
      I5 => \FSM_sequential_state_reg[0]_0\(0),
      O => \state__0\(0)
    );
\FSM_sequential_state[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(27),
      I1 => d(26),
      O => \FSM_sequential_state[1]_i_10_n_0\
    );
\FSM_sequential_state[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \x_reg_n_0_[7]\,
      I1 => \y_reg_n_0_[7]\,
      I2 => \x_reg_n_0_[6]\,
      I3 => \y_reg_n_0_[6]\,
      O => \FSM_sequential_state[1]_i_11_n_0\
    );
\FSM_sequential_state[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \x_reg_n_0_[5]\,
      I1 => \y_reg_n_0_[5]\,
      I2 => \x_reg_n_0_[4]\,
      I3 => \y_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_12_n_0\
    );
\FSM_sequential_state[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \x_reg_n_0_[3]\,
      I1 => \y_reg_n_0_[3]\,
      I2 => \x_reg_n_0_[2]\,
      I3 => \y_reg_n_0_[2]\,
      O => \FSM_sequential_state[1]_i_13_n_0\
    );
\FSM_sequential_state[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \y_reg_n_0_[1]\,
      I1 => \y_reg_n_0_[0]\,
      I2 => \x_reg_n_0_[0]\,
      I3 => \x_reg_n_0_[1]\,
      O => \FSM_sequential_state[1]_i_14_n_0\
    );
\FSM_sequential_state[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \x_reg_n_0_[7]\,
      I1 => \y_reg_n_0_[7]\,
      I2 => \y_reg_n_0_[6]\,
      I3 => \x_reg_n_0_[6]\,
      O => \FSM_sequential_state[1]_i_15_n_0\
    );
\FSM_sequential_state[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_reg_n_0_[4]\,
      I1 => \x_reg_n_0_[4]\,
      I2 => \y_reg_n_0_[5]\,
      I3 => \x_reg_n_0_[5]\,
      O => \FSM_sequential_state[1]_i_16_n_0\
    );
\FSM_sequential_state[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_reg_n_0_[2]\,
      I1 => \x_reg_n_0_[2]\,
      I2 => \y_reg_n_0_[3]\,
      I3 => \x_reg_n_0_[3]\,
      O => \FSM_sequential_state[1]_i_17_n_0\
    );
\FSM_sequential_state[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \x_reg_n_0_[1]\,
      I1 => \x_reg_n_0_[0]\,
      I2 => \y_reg_n_0_[0]\,
      I3 => \y_reg_n_0_[1]\,
      O => \FSM_sequential_state[1]_i_18_n_0\
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300030334343434"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_2_n_1\,
      I1 => state(3),
      I2 => state(1),
      I3 => state(2),
      I4 => \FSM_sequential_state_reg[1]_i_3_n_0\,
      I5 => state(0),
      O => \state__0\(1)
    );
\FSM_sequential_state[1]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d(24),
      I1 => d(25),
      O => \FSM_sequential_state[1]_i_20_n_0\
    );
\FSM_sequential_state[1]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d(22),
      I1 => d(23),
      O => \FSM_sequential_state[1]_i_21_n_0\
    );
\FSM_sequential_state[1]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d(20),
      I1 => d(21),
      O => \FSM_sequential_state[1]_i_22_n_0\
    );
\FSM_sequential_state[1]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d(18),
      I1 => d(19),
      O => \FSM_sequential_state[1]_i_23_n_0\
    );
\FSM_sequential_state[1]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(25),
      I1 => d(24),
      O => \FSM_sequential_state[1]_i_24_n_0\
    );
\FSM_sequential_state[1]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(23),
      I1 => d(22),
      O => \FSM_sequential_state[1]_i_25_n_0\
    );
\FSM_sequential_state[1]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(21),
      I1 => d(20),
      O => \FSM_sequential_state[1]_i_26_n_0\
    );
\FSM_sequential_state[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(19),
      I1 => d(18),
      O => \FSM_sequential_state[1]_i_27_n_0\
    );
\FSM_sequential_state[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d(16),
      I1 => d(17),
      O => \FSM_sequential_state[1]_i_29_n_0\
    );
\FSM_sequential_state[1]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d(14),
      I1 => d(15),
      O => \FSM_sequential_state[1]_i_30_n_0\
    );
\FSM_sequential_state[1]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d(12),
      I1 => d(13),
      O => \FSM_sequential_state[1]_i_31_n_0\
    );
\FSM_sequential_state[1]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d(10),
      I1 => d(11),
      O => \FSM_sequential_state[1]_i_32_n_0\
    );
\FSM_sequential_state[1]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(17),
      I1 => d(16),
      O => \FSM_sequential_state[1]_i_33_n_0\
    );
\FSM_sequential_state[1]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(15),
      I1 => d(14),
      O => \FSM_sequential_state[1]_i_34_n_0\
    );
\FSM_sequential_state[1]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(13),
      I1 => d(12),
      O => \FSM_sequential_state[1]_i_35_n_0\
    );
\FSM_sequential_state[1]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(11),
      I1 => d(10),
      O => \FSM_sequential_state[1]_i_36_n_0\
    );
\FSM_sequential_state[1]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d(1),
      I1 => d(0),
      O => \FSM_sequential_state[1]_i_37_n_0\
    );
\FSM_sequential_state[1]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d(8),
      I1 => d(9),
      O => \FSM_sequential_state[1]_i_38_n_0\
    );
\FSM_sequential_state[1]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d(6),
      I1 => d(7),
      O => \FSM_sequential_state[1]_i_39_n_0\
    );
\FSM_sequential_state[1]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d(4),
      I1 => d(5),
      O => \FSM_sequential_state[1]_i_40_n_0\
    );
\FSM_sequential_state[1]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d(2),
      I1 => d(3),
      O => \FSM_sequential_state[1]_i_41_n_0\
    );
\FSM_sequential_state[1]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(9),
      I1 => d(8),
      O => \FSM_sequential_state[1]_i_42_n_0\
    );
\FSM_sequential_state[1]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(7),
      I1 => d(6),
      O => \FSM_sequential_state[1]_i_43_n_0\
    );
\FSM_sequential_state[1]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(5),
      I1 => d(4),
      O => \FSM_sequential_state[1]_i_44_n_0\
    );
\FSM_sequential_state[1]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(3),
      I1 => d(2),
      O => \FSM_sequential_state[1]_i_45_n_0\
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => d(30),
      I1 => d(31),
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d(28),
      I1 => d(29),
      O => \FSM_sequential_state[1]_i_6_n_0\
    );
\FSM_sequential_state[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => d(26),
      I1 => d(27),
      O => \FSM_sequential_state[1]_i_7_n_0\
    );
\FSM_sequential_state[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(31),
      I1 => d(30),
      O => \FSM_sequential_state[1]_i_8_n_0\
    );
\FSM_sequential_state[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(29),
      I1 => d(28),
      O => \FSM_sequential_state[1]_i_9_n_0\
    );
\FSM_sequential_state[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006C"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      I3 => state(3),
      O => \state__0\(2)
    );
\FSM_sequential_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(3),
      I3 => state(0),
      O => \state__0\(3)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \state__0\(0),
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \state__0\(1),
      Q => state(1)
    );
\FSM_sequential_state_reg[1]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[1]_i_28_n_0\,
      CO(3) => \FSM_sequential_state_reg[1]_i_19_n_0\,
      CO(2) => \FSM_sequential_state_reg[1]_i_19_n_1\,
      CO(1) => \FSM_sequential_state_reg[1]_i_19_n_2\,
      CO(0) => \FSM_sequential_state_reg[1]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_state[1]_i_29_n_0\,
      DI(2) => \FSM_sequential_state[1]_i_30_n_0\,
      DI(1) => \FSM_sequential_state[1]_i_31_n_0\,
      DI(0) => \FSM_sequential_state[1]_i_32_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[1]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[1]_i_33_n_0\,
      S(2) => \FSM_sequential_state[1]_i_34_n_0\,
      S(1) => \FSM_sequential_state[1]_i_35_n_0\,
      S(0) => \FSM_sequential_state[1]_i_36_n_0\
    );
\FSM_sequential_state_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[1]_i_4_n_0\,
      CO(3) => \NLW_FSM_sequential_state_reg[1]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \FSM_sequential_state_reg[1]_i_2_n_1\,
      CO(1) => \FSM_sequential_state_reg[1]_i_2_n_2\,
      CO(0) => \FSM_sequential_state_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \FSM_sequential_state[1]_i_5_n_0\,
      DI(1) => \FSM_sequential_state[1]_i_6_n_0\,
      DI(0) => \FSM_sequential_state[1]_i_7_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \FSM_sequential_state[1]_i_8_n_0\,
      S(1) => \FSM_sequential_state[1]_i_9_n_0\,
      S(0) => \FSM_sequential_state[1]_i_10_n_0\
    );
\FSM_sequential_state_reg[1]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_state_reg[1]_i_28_n_0\,
      CO(2) => \FSM_sequential_state_reg[1]_i_28_n_1\,
      CO(1) => \FSM_sequential_state_reg[1]_i_28_n_2\,
      CO(0) => \FSM_sequential_state_reg[1]_i_28_n_3\,
      CYINIT => \FSM_sequential_state[1]_i_37_n_0\,
      DI(3) => \FSM_sequential_state[1]_i_38_n_0\,
      DI(2) => \FSM_sequential_state[1]_i_39_n_0\,
      DI(1) => \FSM_sequential_state[1]_i_40_n_0\,
      DI(0) => \FSM_sequential_state[1]_i_41_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[1]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[1]_i_42_n_0\,
      S(2) => \FSM_sequential_state[1]_i_43_n_0\,
      S(1) => \FSM_sequential_state[1]_i_44_n_0\,
      S(0) => \FSM_sequential_state[1]_i_45_n_0\
    );
\FSM_sequential_state_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_state_reg[1]_i_3_n_0\,
      CO(2) => \FSM_sequential_state_reg[1]_i_3_n_1\,
      CO(1) => \FSM_sequential_state_reg[1]_i_3_n_2\,
      CO(0) => \FSM_sequential_state_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_state[1]_i_11_n_0\,
      DI(2) => \FSM_sequential_state[1]_i_12_n_0\,
      DI(1) => \FSM_sequential_state[1]_i_13_n_0\,
      DI(0) => \FSM_sequential_state[1]_i_14_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[1]_i_15_n_0\,
      S(2) => \FSM_sequential_state[1]_i_16_n_0\,
      S(1) => \FSM_sequential_state[1]_i_17_n_0\,
      S(0) => \FSM_sequential_state[1]_i_18_n_0\
    );
\FSM_sequential_state_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[1]_i_19_n_0\,
      CO(3) => \FSM_sequential_state_reg[1]_i_4_n_0\,
      CO(2) => \FSM_sequential_state_reg[1]_i_4_n_1\,
      CO(1) => \FSM_sequential_state_reg[1]_i_4_n_2\,
      CO(0) => \FSM_sequential_state_reg[1]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_state[1]_i_20_n_0\,
      DI(2) => \FSM_sequential_state[1]_i_21_n_0\,
      DI(1) => \FSM_sequential_state[1]_i_22_n_0\,
      DI(0) => \FSM_sequential_state[1]_i_23_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[1]_i_24_n_0\,
      S(2) => \FSM_sequential_state[1]_i_25_n_0\,
      S(1) => \FSM_sequential_state[1]_i_26_n_0\,
      S(0) => \FSM_sequential_state[1]_i_27_n_0\
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \state__0\(2),
      Q => state(2)
    );
\FSM_sequential_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \state__0\(3),
      Q => state(3)
    );
\d[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD5D"
    )
        port map (
      I0 => state(3),
      I1 => d(0),
      I2 => state(1),
      I3 => \d_reg[3]_i_2_n_7\,
      O => \d[0]_i_1_n_0\
    );
\d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(10),
      I4 => \d_reg[11]_i_3_n_5\,
      I5 => state(1),
      O => \d[10]_i_1_n_0\
    );
\d[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(11),
      I4 => \d_reg[11]_i_3_n_4\,
      I5 => state(1),
      O => \d[11]_i_1_n_0\
    );
\d[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => d2(5),
      I1 => d(7),
      I2 => d(8),
      I3 => d2(6),
      O => \d[11]_i_10_n_0\
    );
\d[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => d(8),
      I1 => \x_reg_n_0_[6]\,
      O => \d[11]_i_11_n_0\
    );
\d[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => d(7),
      I1 => \x_reg_n_0_[5]\,
      O => \d[11]_i_12_n_0\
    );
\d[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \x_reg_n_0_[7]\,
      I1 => d(9),
      I2 => d(10),
      O => \d[11]_i_13_n_0\
    );
\d[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \x_reg_n_0_[6]\,
      I1 => d(8),
      I2 => d(9),
      I3 => \x_reg_n_0_[7]\,
      O => \d[11]_i_14_n_0\
    );
\d[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \x_reg_n_0_[5]\,
      I1 => d(7),
      I2 => d(8),
      I3 => \x_reg_n_0_[6]\,
      O => \d[11]_i_15_n_0\
    );
\d[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_n_0_[7]\,
      I1 => \y_reg_n_0_[7]\,
      O => \d[11]_i_17_n_0\
    );
\d[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_n_0_[6]\,
      I1 => \y_reg_n_0_[6]\,
      O => \d[11]_i_18_n_0\
    );
\d[11]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_n_0_[5]\,
      I1 => \y_reg_n_0_[5]\,
      O => \d[11]_i_19_n_0\
    );
\d[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_n_0_[4]\,
      I1 => \y_reg_n_0_[4]\,
      O => \d[11]_i_20_n_0\
    );
\d[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => d(9),
      I1 => d2(7),
      O => \d[11]_i_4_n_0\
    );
\d[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d2(7),
      I1 => d(9),
      O => \d[11]_i_5_n_0\
    );
\d[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => d(7),
      I1 => d2(5),
      O => \d[11]_i_6_n_0\
    );
\d[11]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(10),
      I1 => d(11),
      O => \d[11]_i_7__0_n_0\
    );
\d[11]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => d2(7),
      I1 => d(9),
      I2 => d(10),
      O => \d[11]_i_8__0_n_0\
    );
\d[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => d(9),
      I1 => d2(7),
      I2 => d2(6),
      I3 => d(8),
      O => \d[11]_i_9_n_0\
    );
\d[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(12),
      I4 => \d_reg[15]_i_3_n_7\,
      I5 => state(1),
      O => \d[12]_i_1_n_0\
    );
\d[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(13),
      I4 => \d_reg[15]_i_3_n_6\,
      I5 => state(1),
      O => \d[13]_i_1_n_0\
    );
\d[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(14),
      I4 => \d_reg[15]_i_3_n_5\,
      I5 => state(1),
      O => \d[14]_i_1_n_0\
    );
\d[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(15),
      I4 => \d_reg[15]_i_3_n_4\,
      I5 => state(1),
      O => \d[15]_i_1_n_0\
    );
\d[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(14),
      I1 => d(15),
      O => \d[15]_i_4__0_n_0\
    );
\d[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(13),
      I1 => d(14),
      O => \d[15]_i_5_n_0\
    );
\d[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(12),
      I1 => d(13),
      O => \d[15]_i_6_n_0\
    );
\d[15]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(11),
      I1 => d(12),
      O => \d[15]_i_7__0_n_0\
    );
\d[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(16),
      I4 => \d_reg[19]_i_3_n_7\,
      I5 => state(1),
      O => \d[16]_i_1_n_0\
    );
\d[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(17),
      I4 => \d_reg[19]_i_3_n_6\,
      I5 => state(1),
      O => \d[17]_i_1_n_0\
    );
\d[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(18),
      I4 => \d_reg[19]_i_3_n_5\,
      I5 => state(1),
      O => \d[18]_i_1_n_0\
    );
\d[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(19),
      I4 => \d_reg[19]_i_3_n_4\,
      I5 => state(1),
      O => \d[19]_i_1_n_0\
    );
\d[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(18),
      I1 => d(19),
      O => \d[19]_i_4_n_0\
    );
\d[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(17),
      I1 => d(18),
      O => \d[19]_i_5_n_0\
    );
\d[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(16),
      I1 => d(17),
      O => \d[19]_i_6_n_0\
    );
\d[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(15),
      I1 => d(16),
      O => \d[19]_i_7_n_0\
    );
\d[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CC55"
    )
        port map (
      I0 => x2_wire(0),
      I1 => d0(1),
      I2 => \d_reg[3]_i_3_n_6\,
      I3 => state(3),
      I4 => state(1),
      O => \d[1]_i_1_n_0\
    );
\d[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(20),
      I4 => \d_reg[23]_i_3_n_7\,
      I5 => state(1),
      O => \d[20]_i_1_n_0\
    );
\d[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(21),
      I4 => \d_reg[23]_i_3_n_6\,
      I5 => state(1),
      O => \d[21]_i_1_n_0\
    );
\d[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(22),
      I4 => \d_reg[23]_i_3_n_5\,
      I5 => state(1),
      O => \d[22]_i_1_n_0\
    );
\d[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(23),
      I4 => \d_reg[23]_i_3_n_4\,
      I5 => state(1),
      O => \d[23]_i_1_n_0\
    );
\d[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(22),
      I1 => d(23),
      O => \d[23]_i_4_n_0\
    );
\d[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(21),
      I1 => d(22),
      O => \d[23]_i_5_n_0\
    );
\d[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(20),
      I1 => d(21),
      O => \d[23]_i_6_n_0\
    );
\d[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(19),
      I1 => d(20),
      O => \d[23]_i_7_n_0\
    );
\d[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(24),
      I4 => \d_reg[27]_i_3_n_7\,
      I5 => state(1),
      O => \d[24]_i_1_n_0\
    );
\d[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(25),
      I4 => \d_reg[27]_i_3_n_6\,
      I5 => state(1),
      O => \d[25]_i_1_n_0\
    );
\d[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(26),
      I4 => \d_reg[27]_i_3_n_5\,
      I5 => state(1),
      O => \d[26]_i_1_n_0\
    );
\d[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(27),
      I4 => \d_reg[27]_i_3_n_4\,
      I5 => state(1),
      O => \d[27]_i_1_n_0\
    );
\d[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(26),
      I1 => d(27),
      O => \d[27]_i_4_n_0\
    );
\d[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(25),
      I1 => d(26),
      O => \d[27]_i_5_n_0\
    );
\d[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(24),
      I1 => d(25),
      O => \d[27]_i_6_n_0\
    );
\d[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(23),
      I1 => d(24),
      O => \d[27]_i_7_n_0\
    );
\d[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(28),
      I4 => \d_reg[31]_i_4_n_7\,
      I5 => state(1),
      O => \d[28]_i_1_n_0\
    );
\d[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(29),
      I4 => \d_reg[31]_i_4_n_6\,
      I5 => state(1),
      O => \d[29]_i_1_n_0\
    );
\d[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => x2_wire(1),
      I1 => d0(2),
      I2 => \d_reg[3]_i_3_n_5\,
      I3 => state(3),
      I4 => state(1),
      O => \d[2]_i_1_n_0\
    );
\d[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(30),
      I4 => \d_reg[31]_i_4_n_5\,
      I5 => state(1),
      O => \d[30]_i_1_n_0\
    );
\d[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(31),
      I4 => \d_reg[31]_i_4_n_4\,
      I5 => state(1),
      O => \d[31]_i_1_n_0\
    );
\d[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(30),
      I1 => d(31),
      O => \d[31]_i_5_n_0\
    );
\d[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(29),
      I1 => d(30),
      O => \d[31]_i_6_n_0\
    );
\d[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(28),
      I1 => d(29),
      O => \d[31]_i_7_n_0\
    );
\d[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(27),
      I1 => d(28),
      O => \d[31]_i_8_n_0\
    );
\d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E4FFE4FFE400"
    )
        port map (
      I0 => state(1),
      I1 => d0(3),
      I2 => \d_reg[3]_i_3_n_4\,
      I3 => state(3),
      I4 => x2_wire(2),
      I5 => x2_wire(1),
      O => \d[3]_i_1_n_0\
    );
\d[3]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(1),
      O => \d[3]_i_10_n_0\
    );
\d[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_n_0_[3]\,
      I1 => \y_reg_n_0_[3]\,
      O => \d[3]_i_11_n_0\
    );
\d[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_n_0_[2]\,
      I1 => \y_reg_n_0_[2]\,
      O => \d[3]_i_12_n_0\
    );
\d[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_n_0_[1]\,
      I1 => \y_reg_n_0_[1]\,
      O => \d[3]_i_13_n_0\
    );
\d[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_n_0_[0]\,
      I1 => \y_reg_n_0_[0]\,
      O => \d[3]_i_14_n_0\
    );
\d[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(3),
      I1 => d2(1),
      O => \d[3]_i_5__0_n_0\
    );
\d[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d2(0),
      I1 => d(2),
      O => \d[3]_i_6_n_0\
    );
\d[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(1),
      O => \d[3]_i_7_n_0\
    );
\d[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => d(2),
      I1 => d(3),
      I2 => \x_reg_n_0_[1]\,
      O => \d[3]_i_8_n_0\
    );
\d[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d(2),
      I1 => \x_reg_n_0_[0]\,
      O => \d[3]_i_9_n_0\
    );
\d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E4FFE4FFE400"
    )
        port map (
      I0 => state(1),
      I1 => d0(4),
      I2 => \d_reg[7]_i_3_n_7\,
      I3 => state(3),
      I4 => x2_wire(3),
      I5 => \d_reg[4]_0\,
      O => \d[4]_i_1_n_0\
    );
\d[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FFE400E400E4FF"
    )
        port map (
      I0 => state(1),
      I1 => d0(5),
      I2 => \d_reg[7]_i_3_n_6\,
      I3 => state(3),
      I4 => x2_wire(4),
      I5 => \d_reg[5]_0\,
      O => \d[5]_i_1_n_0\
    );
\d[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E4FFE4FFE400"
    )
        port map (
      I0 => state(1),
      I1 => d0(6),
      I2 => \d_reg[7]_i_3_n_5\,
      I3 => state(3),
      I4 => x2_wire(5),
      I5 => \d_reg[6]_0\,
      O => \d[6]_i_1_n_0\
    );
\d[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FFE400E400E4FF"
    )
        port map (
      I0 => state(1),
      I1 => d0(7),
      I2 => \d_reg[7]_i_3_n_4\,
      I3 => state(3),
      I4 => x2_wire(6),
      I5 => \d_reg[7]_0\,
      O => \d[7]_i_1_n_0\
    );
\d[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => d2(2),
      I1 => d(4),
      I2 => d(5),
      I3 => d2(3),
      O => \d[7]_i_10_n_0\
    );
\d[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => d(3),
      I1 => d(4),
      I2 => d2(2),
      O => \d[7]_i_11_n_0\
    );
\d[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => d(6),
      I1 => \x_reg_n_0_[4]\,
      O => \d[7]_i_12_n_0\
    );
\d[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => d(5),
      I1 => \x_reg_n_0_[3]\,
      O => \d[7]_i_13_n_0\
    );
\d[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => d(4),
      I1 => \x_reg_n_0_[2]\,
      O => \d[7]_i_14_n_0\
    );
\d[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => d(3),
      I1 => \x_reg_n_0_[1]\,
      O => \d[7]_i_15_n_0\
    );
\d[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \x_reg_n_0_[4]\,
      I1 => d(6),
      I2 => d(7),
      I3 => \x_reg_n_0_[5]\,
      O => \d[7]_i_16_n_0\
    );
\d[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \x_reg_n_0_[3]\,
      I1 => d(5),
      I2 => d(6),
      I3 => \x_reg_n_0_[4]\,
      O => \d[7]_i_17_n_0\
    );
\d[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \x_reg_n_0_[2]\,
      I1 => d(4),
      I2 => d(5),
      I3 => \x_reg_n_0_[3]\,
      O => \d[7]_i_18_n_0\
    );
\d[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \x_reg_n_0_[1]\,
      I1 => d(3),
      I2 => d(4),
      I3 => \x_reg_n_0_[2]\,
      O => \d[7]_i_19_n_0\
    );
\d[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => d(6),
      I1 => d2(4),
      O => \d[7]_i_5_n_0\
    );
\d[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => d(5),
      I1 => d2(3),
      O => \d[7]_i_6_n_0\
    );
\d[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => d(4),
      I1 => d2(2),
      O => \d[7]_i_7_n_0\
    );
\d[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => d2(4),
      I1 => d(6),
      I2 => d(7),
      I3 => d2(5),
      O => \d[7]_i_8_n_0\
    );
\d[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => d2(3),
      I1 => d(5),
      I2 => d(6),
      I3 => d2(4),
      O => \d[7]_i_9_n_0\
    );
\d[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E4FFE4FFE400"
    )
        port map (
      I0 => state(1),
      I1 => d0(8),
      I2 => \d_reg[11]_i_3_n_7\,
      I3 => state(3),
      I4 => x2_wire(7),
      I5 => \d_reg[9]_0\,
      O => \d[8]_i_1_n_0\
    );
\d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0E0EFE0EFE0E"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \d_reg[9]_0\,
      I2 => state(3),
      I3 => d0(9),
      I4 => \d_reg[11]_i_3_n_6\,
      I5 => state(1),
      O => \d[9]_i_1_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[0]_i_1_n_0\,
      Q => d(0)
    );
\d_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[10]_i_1_n_0\,
      Q => d(10)
    );
\d_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[11]_i_1_n_0\,
      Q => d(11)
    );
\d_reg[11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[3]_i_4_n_0\,
      CO(3) => \NLW_d_reg[11]_i_16_CO_UNCONNECTED\(3),
      CO(2) => \d_reg[11]_i_16_n_1\,
      CO(1) => \d_reg[11]_i_16_n_2\,
      CO(0) => \d_reg[11]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \x_reg_n_0_[6]\,
      DI(1) => \x_reg_n_0_[5]\,
      DI(0) => \x_reg_n_0_[4]\,
      O(3 downto 0) => d2(7 downto 4),
      S(3) => \d[11]_i_17_n_0\,
      S(2) => \d[11]_i_18_n_0\,
      S(1) => \d[11]_i_19_n_0\,
      S(0) => \d[11]_i_20_n_0\
    );
\d_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[7]_i_2_n_0\,
      CO(3) => \d_reg[11]_i_2_n_0\,
      CO(2) => \d_reg[11]_i_2_n_1\,
      CO(1) => \d_reg[11]_i_2_n_2\,
      CO(0) => \d_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => d(10),
      DI(2) => \d[11]_i_4_n_0\,
      DI(1) => \d[11]_i_5_n_0\,
      DI(0) => \d[11]_i_6_n_0\,
      O(3 downto 0) => d0(11 downto 8),
      S(3) => \d[11]_i_7__0_n_0\,
      S(2) => \d[11]_i_8__0_n_0\,
      S(1) => \d[11]_i_9_n_0\,
      S(0) => \d[11]_i_10_n_0\
    );
\d_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[7]_i_3_n_0\,
      CO(3) => \d_reg[11]_i_3_n_0\,
      CO(2) => \d_reg[11]_i_3_n_1\,
      CO(1) => \d_reg[11]_i_3_n_2\,
      CO(0) => \d_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => d(10),
      DI(1) => \d[11]_i_11_n_0\,
      DI(0) => \d[11]_i_12_n_0\,
      O(3) => \d_reg[11]_i_3_n_4\,
      O(2) => \d_reg[11]_i_3_n_5\,
      O(1) => \d_reg[11]_i_3_n_6\,
      O(0) => \d_reg[11]_i_3_n_7\,
      S(3) => d(11),
      S(2) => \d[11]_i_13_n_0\,
      S(1) => \d[11]_i_14_n_0\,
      S(0) => \d[11]_i_15_n_0\
    );
\d_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[12]_i_1_n_0\,
      Q => d(12)
    );
\d_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[13]_i_1_n_0\,
      Q => d(13)
    );
\d_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[14]_i_1_n_0\,
      Q => d(14)
    );
\d_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[15]_i_1_n_0\,
      Q => d(15)
    );
\d_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[11]_i_2_n_0\,
      CO(3) => \d_reg[15]_i_2_n_0\,
      CO(2) => \d_reg[15]_i_2_n_1\,
      CO(1) => \d_reg[15]_i_2_n_2\,
      CO(0) => \d_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => d(14 downto 11),
      O(3 downto 0) => d0(15 downto 12),
      S(3) => \d[15]_i_4__0_n_0\,
      S(2) => \d[15]_i_5_n_0\,
      S(1) => \d[15]_i_6_n_0\,
      S(0) => \d[15]_i_7__0_n_0\
    );
\d_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[11]_i_3_n_0\,
      CO(3) => \d_reg[15]_i_3_n_0\,
      CO(2) => \d_reg[15]_i_3_n_1\,
      CO(1) => \d_reg[15]_i_3_n_2\,
      CO(0) => \d_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_reg[15]_i_3_n_4\,
      O(2) => \d_reg[15]_i_3_n_5\,
      O(1) => \d_reg[15]_i_3_n_6\,
      O(0) => \d_reg[15]_i_3_n_7\,
      S(3 downto 0) => d(15 downto 12)
    );
\d_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[16]_i_1_n_0\,
      Q => d(16)
    );
\d_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[17]_i_1_n_0\,
      Q => d(17)
    );
\d_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[18]_i_1_n_0\,
      Q => d(18)
    );
\d_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[19]_i_1_n_0\,
      Q => d(19)
    );
\d_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[15]_i_2_n_0\,
      CO(3) => \d_reg[19]_i_2_n_0\,
      CO(2) => \d_reg[19]_i_2_n_1\,
      CO(1) => \d_reg[19]_i_2_n_2\,
      CO(0) => \d_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => d(18 downto 15),
      O(3 downto 0) => d0(19 downto 16),
      S(3) => \d[19]_i_4_n_0\,
      S(2) => \d[19]_i_5_n_0\,
      S(1) => \d[19]_i_6_n_0\,
      S(0) => \d[19]_i_7_n_0\
    );
\d_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[15]_i_3_n_0\,
      CO(3) => \d_reg[19]_i_3_n_0\,
      CO(2) => \d_reg[19]_i_3_n_1\,
      CO(1) => \d_reg[19]_i_3_n_2\,
      CO(0) => \d_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_reg[19]_i_3_n_4\,
      O(2) => \d_reg[19]_i_3_n_5\,
      O(1) => \d_reg[19]_i_3_n_6\,
      O(0) => \d_reg[19]_i_3_n_7\,
      S(3 downto 0) => d(19 downto 16)
    );
\d_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[1]_i_1_n_0\,
      Q => d(1)
    );
\d_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[20]_i_1_n_0\,
      Q => d(20)
    );
\d_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[21]_i_1_n_0\,
      Q => d(21)
    );
\d_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[22]_i_1_n_0\,
      Q => d(22)
    );
\d_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[23]_i_1_n_0\,
      Q => d(23)
    );
\d_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[19]_i_2_n_0\,
      CO(3) => \d_reg[23]_i_2_n_0\,
      CO(2) => \d_reg[23]_i_2_n_1\,
      CO(1) => \d_reg[23]_i_2_n_2\,
      CO(0) => \d_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => d(22 downto 19),
      O(3 downto 0) => d0(23 downto 20),
      S(3) => \d[23]_i_4_n_0\,
      S(2) => \d[23]_i_5_n_0\,
      S(1) => \d[23]_i_6_n_0\,
      S(0) => \d[23]_i_7_n_0\
    );
\d_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[19]_i_3_n_0\,
      CO(3) => \d_reg[23]_i_3_n_0\,
      CO(2) => \d_reg[23]_i_3_n_1\,
      CO(1) => \d_reg[23]_i_3_n_2\,
      CO(0) => \d_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_reg[23]_i_3_n_4\,
      O(2) => \d_reg[23]_i_3_n_5\,
      O(1) => \d_reg[23]_i_3_n_6\,
      O(0) => \d_reg[23]_i_3_n_7\,
      S(3 downto 0) => d(23 downto 20)
    );
\d_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[24]_i_1_n_0\,
      Q => d(24)
    );
\d_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[25]_i_1_n_0\,
      Q => d(25)
    );
\d_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[26]_i_1_n_0\,
      Q => d(26)
    );
\d_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[27]_i_1_n_0\,
      Q => d(27)
    );
\d_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[23]_i_2_n_0\,
      CO(3) => \d_reg[27]_i_2_n_0\,
      CO(2) => \d_reg[27]_i_2_n_1\,
      CO(1) => \d_reg[27]_i_2_n_2\,
      CO(0) => \d_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => d(26 downto 23),
      O(3 downto 0) => d0(27 downto 24),
      S(3) => \d[27]_i_4_n_0\,
      S(2) => \d[27]_i_5_n_0\,
      S(1) => \d[27]_i_6_n_0\,
      S(0) => \d[27]_i_7_n_0\
    );
\d_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[23]_i_3_n_0\,
      CO(3) => \d_reg[27]_i_3_n_0\,
      CO(2) => \d_reg[27]_i_3_n_1\,
      CO(1) => \d_reg[27]_i_3_n_2\,
      CO(0) => \d_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_reg[27]_i_3_n_4\,
      O(2) => \d_reg[27]_i_3_n_5\,
      O(1) => \d_reg[27]_i_3_n_6\,
      O(0) => \d_reg[27]_i_3_n_7\,
      S(3 downto 0) => d(27 downto 24)
    );
\d_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[28]_i_1_n_0\,
      Q => d(28)
    );
\d_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[29]_i_1_n_0\,
      Q => d(29)
    );
\d_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[2]_i_1_n_0\,
      Q => d(2)
    );
\d_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[30]_i_1_n_0\,
      Q => d(30)
    );
\d_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[31]_i_1_n_0\,
      Q => d(31)
    );
\d_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[27]_i_2_n_0\,
      CO(3) => \NLW_d_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \d_reg[31]_i_3_n_1\,
      CO(1) => \d_reg[31]_i_3_n_2\,
      CO(0) => \d_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => d(29 downto 27),
      O(3 downto 0) => d0(31 downto 28),
      S(3) => \d[31]_i_5_n_0\,
      S(2) => \d[31]_i_6_n_0\,
      S(1) => \d[31]_i_7_n_0\,
      S(0) => \d[31]_i_8_n_0\
    );
\d_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[27]_i_3_n_0\,
      CO(3) => \NLW_d_reg[31]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \d_reg[31]_i_4_n_1\,
      CO(1) => \d_reg[31]_i_4_n_2\,
      CO(0) => \d_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_reg[31]_i_4_n_4\,
      O(2) => \d_reg[31]_i_4_n_5\,
      O(1) => \d_reg[31]_i_4_n_6\,
      O(0) => \d_reg[31]_i_4_n_7\,
      S(3 downto 0) => d(31 downto 28)
    );
\d_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[3]_i_1_n_0\,
      Q => d(3)
    );
\d_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_reg[3]_i_2_n_0\,
      CO(2) => \d_reg[3]_i_2_n_1\,
      CO(1) => \d_reg[3]_i_2_n_2\,
      CO(0) => \d_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => d2(1 downto 0),
      DI(1) => d(1),
      DI(0) => '0',
      O(3 downto 1) => d0(3 downto 1),
      O(0) => \d_reg[3]_i_2_n_7\,
      S(3) => \d[3]_i_5__0_n_0\,
      S(2) => \d[3]_i_6_n_0\,
      S(1) => \d[3]_i_7_n_0\,
      S(0) => d(0)
    );
\d_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_reg[3]_i_3_n_0\,
      CO(2) => \d_reg[3]_i_3_n_1\,
      CO(1) => \d_reg[3]_i_3_n_2\,
      CO(0) => \d_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => d(2),
      DI(2) => \x_reg_n_0_[0]\,
      DI(1) => d(1),
      DI(0) => '0',
      O(3) => \d_reg[3]_i_3_n_4\,
      O(2) => \d_reg[3]_i_3_n_5\,
      O(1) => \d_reg[3]_i_3_n_6\,
      O(0) => \NLW_d_reg[3]_i_3_O_UNCONNECTED\(0),
      S(3) => \d[3]_i_8_n_0\,
      S(2) => \d[3]_i_9_n_0\,
      S(1) => \d[3]_i_10_n_0\,
      S(0) => d(0)
    );
\d_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_reg[3]_i_4_n_0\,
      CO(2) => \d_reg[3]_i_4_n_1\,
      CO(1) => \d_reg[3]_i_4_n_2\,
      CO(0) => \d_reg[3]_i_4_n_3\,
      CYINIT => '1',
      DI(3) => \x_reg_n_0_[3]\,
      DI(2) => \x_reg_n_0_[2]\,
      DI(1) => \x_reg_n_0_[1]\,
      DI(0) => \x_reg_n_0_[0]\,
      O(3 downto 0) => d2(3 downto 0),
      S(3) => \d[3]_i_11_n_0\,
      S(2) => \d[3]_i_12_n_0\,
      S(1) => \d[3]_i_13_n_0\,
      S(0) => \d[3]_i_14_n_0\
    );
\d_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[4]_i_1_n_0\,
      Q => d(4)
    );
\d_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[5]_i_1_n_0\,
      Q => d(5)
    );
\d_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[6]_i_1_n_0\,
      Q => d(6)
    );
\d_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[7]_i_1_n_0\,
      Q => d(7)
    );
\d_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[3]_i_2_n_0\,
      CO(3) => \d_reg[7]_i_2_n_0\,
      CO(2) => \d_reg[7]_i_2_n_1\,
      CO(1) => \d_reg[7]_i_2_n_2\,
      CO(0) => \d_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \d[7]_i_5_n_0\,
      DI(2) => \d[7]_i_6_n_0\,
      DI(1) => \d[7]_i_7_n_0\,
      DI(0) => d(3),
      O(3 downto 0) => d0(7 downto 4),
      S(3) => \d[7]_i_8_n_0\,
      S(2) => \d[7]_i_9_n_0\,
      S(1) => \d[7]_i_10_n_0\,
      S(0) => \d[7]_i_11_n_0\
    );
\d_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[3]_i_3_n_0\,
      CO(3) => \d_reg[7]_i_3_n_0\,
      CO(2) => \d_reg[7]_i_3_n_1\,
      CO(1) => \d_reg[7]_i_3_n_2\,
      CO(0) => \d_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \d[7]_i_12_n_0\,
      DI(2) => \d[7]_i_13_n_0\,
      DI(1) => \d[7]_i_14_n_0\,
      DI(0) => \d[7]_i_15_n_0\,
      O(3) => \d_reg[7]_i_3_n_4\,
      O(2) => \d_reg[7]_i_3_n_5\,
      O(1) => \d_reg[7]_i_3_n_6\,
      O(0) => \d_reg[7]_i_3_n_7\,
      S(3) => \d[7]_i_16_n_0\,
      S(2) => \d[7]_i_17_n_0\,
      S(1) => \d[7]_i_18_n_0\,
      S(0) => \d[7]_i_19_n_0\
    );
\d_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[8]_i_1_n_0\,
      Q => d(8)
    );
\d_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => \d[9]_i_1_n_0\,
      Q => d(9)
    );
finish_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_3_n_0\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => state(3),
      I5 => \^acc_finish_vec_4\,
      O => finish_i_1_n_0
    );
finish_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => finish_i_1_n_0,
      Q => \^acc_finish_vec_4\
    );
\pixel_x[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => state(3),
      I1 => state(0),
      I2 => state(2),
      O => p_1_in
    );
\pixel_x[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => \y_reg_n_0_[3]\,
      I1 => \x_reg_n_0_[3]\,
      I2 => \pixel_x[7]_i_7_n_0\,
      I3 => \pixel_x[7]_i_8_n_0\,
      I4 => x1_wire(3),
      O => \pixel_x[3]_i_3_n_0\
    );
\pixel_x[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => \y_reg_n_0_[2]\,
      I1 => \x_reg_n_0_[2]\,
      I2 => \pixel_x[7]_i_7_n_0\,
      I3 => \pixel_x[7]_i_8_n_0\,
      I4 => x1_wire(2),
      O => \pixel_x[3]_i_4_n_0\
    );
\pixel_x[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => \y_reg_n_0_[1]\,
      I1 => \x_reg_n_0_[1]\,
      I2 => \pixel_x[7]_i_7_n_0\,
      I3 => \pixel_x[7]_i_8_n_0\,
      I4 => x1_wire(1),
      O => \pixel_x[3]_i_5_n_0\
    );
\pixel_x[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACCCCCACC3CAC"
    )
        port map (
      I0 => \y_reg_n_0_[0]\,
      I1 => \x_reg_n_0_[0]\,
      I2 => state(3),
      I3 => state(0),
      I4 => state(2),
      I5 => state(1),
      O => \pixel_x[3]_i_6_n_0\
    );
\pixel_x[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000003FFDC"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_3_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => state(3),
      I5 => rst,
      O => pixel_x0
    );
\pixel_x[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => \y_reg_n_0_[7]\,
      I1 => \x_reg_n_0_[7]\,
      I2 => \pixel_x[7]_i_7_n_0\,
      I3 => \pixel_x[7]_i_8_n_0\,
      I4 => x1_wire(7),
      O => \pixel_x[7]_i_3_n_0\
    );
\pixel_x[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => \y_reg_n_0_[6]\,
      I1 => \x_reg_n_0_[6]\,
      I2 => \pixel_x[7]_i_7_n_0\,
      I3 => \pixel_x[7]_i_8_n_0\,
      I4 => x1_wire(6),
      O => \pixel_x[7]_i_4_n_0\
    );
\pixel_x[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => \y_reg_n_0_[5]\,
      I1 => \x_reg_n_0_[5]\,
      I2 => \pixel_x[7]_i_7_n_0\,
      I3 => \pixel_x[7]_i_8_n_0\,
      I4 => x1_wire(5),
      O => \pixel_x[7]_i_5_n_0\
    );
\pixel_x[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => \y_reg_n_0_[4]\,
      I1 => \x_reg_n_0_[4]\,
      I2 => \pixel_x[7]_i_7_n_0\,
      I3 => \pixel_x[7]_i_8_n_0\,
      I4 => x1_wire(4),
      O => \pixel_x[7]_i_6_n_0\
    );
\pixel_x[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5042"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      O => \pixel_x[7]_i_7_n_0\
    );
\pixel_x[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"130F"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      I3 => state(3),
      O => \pixel_x[7]_i_8_n_0\
    );
\pixel_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_x_reg[3]_i_1_n_7\,
      Q => Q(0),
      R => '0'
    );
\pixel_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_x_reg[3]_i_1_n_6\,
      Q => Q(1),
      R => '0'
    );
\pixel_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_x_reg[3]_i_1_n_5\,
      Q => Q(2),
      R => '0'
    );
\pixel_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_x_reg[3]_i_1_n_4\,
      Q => Q(3),
      R => '0'
    );
\pixel_x_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_x_reg[3]_i_1_n_0\,
      CO(2) => \pixel_x_reg[3]_i_1_n_1\,
      CO(1) => \pixel_x_reg[3]_i_1_n_2\,
      CO(0) => \pixel_x_reg[3]_i_1_n_3\,
      CYINIT => x1_wire(0),
      DI(3 downto 1) => x1_wire(3 downto 1),
      DI(0) => p_1_in,
      O(3) => \pixel_x_reg[3]_i_1_n_4\,
      O(2) => \pixel_x_reg[3]_i_1_n_5\,
      O(1) => \pixel_x_reg[3]_i_1_n_6\,
      O(0) => \pixel_x_reg[3]_i_1_n_7\,
      S(3) => \pixel_x[3]_i_3_n_0\,
      S(2) => \pixel_x[3]_i_4_n_0\,
      S(1) => \pixel_x[3]_i_5_n_0\,
      S(0) => \pixel_x[3]_i_6_n_0\
    );
\pixel_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_x_reg[7]_i_2_n_7\,
      Q => Q(4),
      R => '0'
    );
\pixel_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_x_reg[7]_i_2_n_6\,
      Q => Q(5),
      R => '0'
    );
\pixel_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_x_reg[7]_i_2_n_5\,
      Q => Q(6),
      R => '0'
    );
\pixel_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_x_reg[7]_i_2_n_4\,
      Q => Q(7),
      R => '0'
    );
\pixel_x_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_x_reg[3]_i_1_n_0\,
      CO(3) => \NLW_pixel_x_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \pixel_x_reg[7]_i_2_n_1\,
      CO(1) => \pixel_x_reg[7]_i_2_n_2\,
      CO(0) => \pixel_x_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => x1_wire(6 downto 4),
      O(3) => \pixel_x_reg[7]_i_2_n_4\,
      O(2) => \pixel_x_reg[7]_i_2_n_5\,
      O(1) => \pixel_x_reg[7]_i_2_n_6\,
      O(0) => \pixel_x_reg[7]_i_2_n_7\,
      S(3) => \pixel_x[7]_i_3_n_0\,
      S(2) => \pixel_x[7]_i_4_n_0\,
      S(1) => \pixel_x[7]_i_5_n_0\,
      S(0) => \pixel_x[7]_i_6_n_0\
    );
\pixel_y[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3007"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      O => \pixel_y[3]_i_2_n_0\
    );
\pixel_y[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5C35A3C"
    )
        port map (
      I0 => \x_reg_n_0_[3]\,
      I1 => \y_reg_n_0_[3]\,
      I2 => \pixel_y[7]_i_6_n_0\,
      I3 => \pixel_x[7]_i_7_n_0\,
      I4 => y1_wire(3),
      O => \pixel_y[3]_i_3_n_0\
    );
\pixel_y[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5C35A3C"
    )
        port map (
      I0 => \x_reg_n_0_[2]\,
      I1 => \y_reg_n_0_[2]\,
      I2 => \pixel_y[7]_i_6_n_0\,
      I3 => \pixel_x[7]_i_7_n_0\,
      I4 => y1_wire(2),
      O => \pixel_y[3]_i_4_n_0\
    );
\pixel_y[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5C35A3C"
    )
        port map (
      I0 => \x_reg_n_0_[1]\,
      I1 => \y_reg_n_0_[1]\,
      I2 => \pixel_y[7]_i_6_n_0\,
      I3 => \pixel_x[7]_i_7_n_0\,
      I4 => y1_wire(1),
      O => \pixel_y[3]_i_5_n_0\
    );
\pixel_y[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC3CC3AAACCACCC"
    )
        port map (
      I0 => \x_reg_n_0_[0]\,
      I1 => \y_reg_n_0_[0]\,
      I2 => state(0),
      I3 => state(2),
      I4 => state(1),
      I5 => state(3),
      O => \pixel_y[3]_i_6_n_0\
    );
\pixel_y[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5C35A3C"
    )
        port map (
      I0 => \x_reg_n_0_[7]\,
      I1 => \y_reg_n_0_[7]\,
      I2 => \pixel_y[7]_i_6_n_0\,
      I3 => \pixel_x[7]_i_7_n_0\,
      I4 => y1_wire(7),
      O => \pixel_y[7]_i_2_n_0\
    );
\pixel_y[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5C35A3C"
    )
        port map (
      I0 => \x_reg_n_0_[6]\,
      I1 => \y_reg_n_0_[6]\,
      I2 => \pixel_y[7]_i_6_n_0\,
      I3 => \pixel_x[7]_i_7_n_0\,
      I4 => y1_wire(6),
      O => \pixel_y[7]_i_3_n_0\
    );
\pixel_y[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5C35A3C"
    )
        port map (
      I0 => \x_reg_n_0_[5]\,
      I1 => \y_reg_n_0_[5]\,
      I2 => \pixel_y[7]_i_6_n_0\,
      I3 => \pixel_x[7]_i_7_n_0\,
      I4 => y1_wire(5),
      O => \pixel_y[7]_i_4_n_0\
    );
\pixel_y[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5C35A3C"
    )
        port map (
      I0 => \x_reg_n_0_[4]\,
      I1 => \y_reg_n_0_[4]\,
      I2 => \pixel_y[7]_i_6_n_0\,
      I3 => \pixel_x[7]_i_7_n_0\,
      I4 => y1_wire(4),
      O => \pixel_y[7]_i_5_n_0\
    );
\pixel_y[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15C3"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      I3 => state(3),
      O => \pixel_y[7]_i_6_n_0\
    );
\pixel_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_y_reg[3]_i_1_n_7\,
      Q => \pixel_y_reg[7]_0\(0),
      R => '0'
    );
\pixel_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_y_reg[3]_i_1_n_6\,
      Q => \pixel_y_reg[7]_0\(1),
      R => '0'
    );
\pixel_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_y_reg[3]_i_1_n_5\,
      Q => \pixel_y_reg[7]_0\(2),
      R => '0'
    );
\pixel_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_y_reg[3]_i_1_n_4\,
      Q => \pixel_y_reg[7]_0\(3),
      R => '0'
    );
\pixel_y_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_y_reg[3]_i_1_n_0\,
      CO(2) => \pixel_y_reg[3]_i_1_n_1\,
      CO(1) => \pixel_y_reg[3]_i_1_n_2\,
      CO(0) => \pixel_y_reg[3]_i_1_n_3\,
      CYINIT => y1_wire(0),
      DI(3 downto 1) => y1_wire(3 downto 1),
      DI(0) => \pixel_y[3]_i_2_n_0\,
      O(3) => \pixel_y_reg[3]_i_1_n_4\,
      O(2) => \pixel_y_reg[3]_i_1_n_5\,
      O(1) => \pixel_y_reg[3]_i_1_n_6\,
      O(0) => \pixel_y_reg[3]_i_1_n_7\,
      S(3) => \pixel_y[3]_i_3_n_0\,
      S(2) => \pixel_y[3]_i_4_n_0\,
      S(1) => \pixel_y[3]_i_5_n_0\,
      S(0) => \pixel_y[3]_i_6_n_0\
    );
\pixel_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_y_reg[7]_i_1_n_7\,
      Q => \pixel_y_reg[7]_0\(4),
      R => '0'
    );
\pixel_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_y_reg[7]_i_1_n_6\,
      Q => \pixel_y_reg[7]_0\(5),
      R => '0'
    );
\pixel_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_y_reg[7]_i_1_n_5\,
      Q => \pixel_y_reg[7]_0\(6),
      R => '0'
    );
\pixel_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pixel_x0,
      D => \pixel_y_reg[7]_i_1_n_4\,
      Q => \pixel_y_reg[7]_0\(7),
      R => '0'
    );
\pixel_y_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_y_reg[3]_i_1_n_0\,
      CO(3) => \NLW_pixel_y_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \pixel_y_reg[7]_i_1_n_1\,
      CO(1) => \pixel_y_reg[7]_i_1_n_2\,
      CO(0) => \pixel_y_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => y1_wire(6 downto 4),
      O(3) => \pixel_y_reg[7]_i_1_n_4\,
      O(2) => \pixel_y_reg[7]_i_1_n_5\,
      O(1) => \pixel_y_reg[7]_i_1_n_6\,
      O(0) => \pixel_y_reg[7]_i_1_n_7\,
      S(3) => \pixel_y[7]_i_2_n_0\,
      S(2) => \pixel_y[7]_i_3_n_0\,
      S(1) => \pixel_y[7]_i_4_n_0\,
      S(0) => \pixel_y[7]_i_5_n_0\
    );
\x[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => state(3),
      I1 => state(0),
      I2 => state(1),
      I3 => \x_reg_n_0_[0]\,
      O => x(0)
    );
\x[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00707000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(3),
      I3 => \x_reg_n_0_[0]\,
      I4 => \x_reg_n_0_[1]\,
      O => x(1)
    );
\x[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \x[7]_i_4__0_n_0\,
      I1 => \x_reg_n_0_[1]\,
      I2 => \x_reg_n_0_[0]\,
      I3 => \x_reg_n_0_[2]\,
      O => x(2)
    );
\x[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \x[7]_i_4__0_n_0\,
      I1 => \x_reg_n_0_[0]\,
      I2 => \x_reg_n_0_[1]\,
      I3 => \x_reg_n_0_[2]\,
      I4 => \x_reg_n_0_[3]\,
      O => x(3)
    );
\x[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \x_reg_n_0_[0]\,
      I1 => \x_reg_n_0_[1]\,
      I2 => \x_reg_n_0_[2]\,
      I3 => \x_reg_n_0_[3]\,
      I4 => \x[7]_i_4__0_n_0\,
      I5 => \x_reg_n_0_[4]\,
      O => x(4)
    );
\x[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000800000"
    )
        port map (
      I0 => \x_reg_n_0_[4]\,
      I1 => \x_reg_n_0_[3]\,
      I2 => \x_reg_n_0_[2]\,
      I3 => \x[5]_i_2__0_n_0\,
      I4 => \x[7]_i_4__0_n_0\,
      I5 => \x_reg_n_0_[5]\,
      O => x(5)
    );
\x[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \x_reg_n_0_[0]\,
      I1 => \x_reg_n_0_[1]\,
      O => \x[5]_i_2__0_n_0\
    );
\x[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880444"
    )
        port map (
      I0 => \x[7]_i_3__0_n_0\,
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      I4 => \x_reg_n_0_[6]\,
      O => x(6)
    );
\x[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0209"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      O => \x[7]_i_1__0_n_0\
    );
\x[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \x[7]_i_3__0_n_0\,
      I1 => \x_reg_n_0_[6]\,
      I2 => \x[7]_i_4__0_n_0\,
      I3 => \x_reg_n_0_[7]\,
      O => x(7)
    );
\x[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \x_reg_n_0_[0]\,
      I1 => \x_reg_n_0_[1]\,
      I2 => \x_reg_n_0_[2]\,
      I3 => \x_reg_n_0_[3]\,
      I4 => \x_reg_n_0_[4]\,
      I5 => \x_reg_n_0_[5]\,
      O => \x[7]_i_3__0_n_0\
    );
\x[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      I3 => state(3),
      O => \x[7]_i_4__0_n_0\
    );
\x_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => x(0),
      Q => \x_reg_n_0_[0]\
    );
\x_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => x(1),
      Q => \x_reg_n_0_[1]\
    );
\x_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => x(2),
      Q => \x_reg_n_0_[2]\
    );
\x_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => x(3),
      Q => \x_reg_n_0_[3]\
    );
\x_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => x(4),
      Q => \x_reg_n_0_[4]\
    );
\x_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => x(5),
      Q => \x_reg_n_0_[5]\
    );
\x_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => x(6),
      Q => \x_reg_n_0_[6]\
    );
\x_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__0_n_0\,
      CLR => rst,
      D => x(7),
      Q => \x_reg_n_0_[7]\
    );
\y[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \y_reg_n_0_[0]\,
      I1 => x2_wire(0),
      I2 => state(3),
      O => y(0)
    );
\y[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E22E"
    )
        port map (
      I0 => x2_wire(1),
      I1 => state(3),
      I2 => \y_reg_n_0_[0]\,
      I3 => \y_reg_n_0_[1]\,
      O => y(1)
    );
\y[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F888888888F8"
    )
        port map (
      I0 => \y[5]_i_2__0_n_0\,
      I1 => x2_wire(2),
      I2 => \y[5]_i_4_n_0\,
      I3 => \y_reg_n_0_[0]\,
      I4 => \y_reg_n_0_[1]\,
      I5 => \y_reg_n_0_[2]\,
      O => y(2)
    );
\y[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFF000101FF00"
    )
        port map (
      I0 => \y_reg_n_0_[0]\,
      I1 => \y_reg_n_0_[1]\,
      I2 => \y_reg_n_0_[2]\,
      I3 => x2_wire(3),
      I4 => state(3),
      I5 => \y_reg_n_0_[3]\,
      O => y(3)
    );
\y[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA3A"
    )
        port map (
      I0 => x2_wire(4),
      I1 => \y[5]_i_3__0_n_0\,
      I2 => state(3),
      I3 => \y_reg_n_0_[4]\,
      O => y(4)
    );
\y[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8888F88888888"
    )
        port map (
      I0 => \y[5]_i_2__0_n_0\,
      I1 => x2_wire(5),
      I2 => \y_reg_n_0_[4]\,
      I3 => \y[5]_i_3__0_n_0\,
      I4 => \y_reg_n_0_[5]\,
      I5 => \y[5]_i_4_n_0\,
      O => y(5)
    );
\y[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(3),
      O => \y[5]_i_2__0_n_0\
    );
\y[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \y_reg_n_0_[2]\,
      I1 => \y_reg_n_0_[1]\,
      I2 => \y_reg_n_0_[0]\,
      I3 => \y_reg_n_0_[3]\,
      O => \y[5]_i_3__0_n_0\
    );
\y[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => state(2),
      O => \y[5]_i_4_n_0\
    );
\y[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => x2_wire(6),
      I1 => \y[6]_i_2_n_0\,
      I2 => \y_reg_n_0_[6]\,
      I3 => state(3),
      O => y(6)
    );
\y[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_reg_n_0_[4]\,
      I1 => \y_reg_n_0_[2]\,
      I2 => \y_reg_n_0_[1]\,
      I3 => \y_reg_n_0_[0]\,
      I4 => \y_reg_n_0_[3]\,
      I5 => \y_reg_n_0_[5]\,
      O => \y[6]_i_2_n_0\
    );
\y[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010001"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      I3 => state(3),
      I4 => \FSM_sequential_state_reg[1]_i_2_n_1\,
      O => \y[7]_i_1__0_n_0\
    );
\y[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA3A"
    )
        port map (
      I0 => x2_wire(7),
      I1 => \y[7]_i_3__0_n_0\,
      I2 => state(3),
      I3 => \y_reg_n_0_[7]\,
      O => y(7)
    );
\y[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_reg_n_0_[5]\,
      I1 => \y_reg_n_0_[3]\,
      I2 => \y[7]_i_4__0_n_0\,
      I3 => \y_reg_n_0_[2]\,
      I4 => \y_reg_n_0_[4]\,
      I5 => \y_reg_n_0_[6]\,
      O => \y[7]_i_3__0_n_0\
    );
\y[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_reg_n_0_[1]\,
      I1 => \y_reg_n_0_[0]\,
      O => \y[7]_i_4__0_n_0\
    );
\y_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1__0_n_0\,
      CLR => rst,
      D => y(0),
      Q => \y_reg_n_0_[0]\
    );
\y_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1__0_n_0\,
      CLR => rst,
      D => y(1),
      Q => \y_reg_n_0_[1]\
    );
\y_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1__0_n_0\,
      CLR => rst,
      D => y(2),
      Q => \y_reg_n_0_[2]\
    );
\y_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1__0_n_0\,
      CLR => rst,
      D => y(3),
      Q => \y_reg_n_0_[3]\
    );
\y_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1__0_n_0\,
      CLR => rst,
      D => y(4),
      Q => \y_reg_n_0_[4]\
    );
\y_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1__0_n_0\,
      CLR => rst,
      D => y(5),
      Q => \y_reg_n_0_[5]\
    );
\y_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1__0_n_0\,
      CLR => rst,
      D => y(6),
      Q => \y_reg_n_0_[6]\
    );
\y_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1__0_n_0\,
      CLR => rst,
      D => y(7),
      Q => \y_reg_n_0_[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_spCORE_0_0_edge_fill_v2 is
  port (
    area : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x2_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y2_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y2_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y3_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y3_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_6__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__33_carry__1_i_6__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__0_i_8__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_i_6__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__66_carry__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__2_i_3__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x3_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x3_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x3_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_6__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___33_carry__1_i_6__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__0_i_8__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__1_i_6__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1_inferred__0/i___66_carry__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry__2_i_1__2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \area0_carry__2_i_4__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__3_i_1__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x2_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y2_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y2_reg[3]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y2_reg[3]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y2_reg[3]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[3]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x2_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y2_reg[3]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y2_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[3]_0\ : out STD_LOGIC;
    \x3_reg[3]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    x2_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area1__0_carry_i_7__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_1__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    y2_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i___0_carry_i_7__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_1__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    y3_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area1__66_carry_i_2__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__0_i_10__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_7__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry_i_7__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__0_i_3__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_3__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__1_i_7__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__1_i_7__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_4__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_4__2_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__0_i_5__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_5__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__2_i_1__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__2_i_1__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area0_carry__1_i_2__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__2_i_2__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__2_i_2__2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x3_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i___66_carry_i_2__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___66_carry__0_i_10__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_8__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0__32_carry_i_1__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry__0_i_4__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__0_i_4__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__1_i_8__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__1_i_8__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry_i_1__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry_i_1__2_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__0_i_6__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_6__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__1_i_1__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__1_i_1__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area0__32_carry__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0__32_carry__2_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area_reg[17]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0__32_carry__2_i_3__2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area0__32_carry__3_i_1__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__0_carry__0_1\ : in STD_LOGIC;
    \area1__0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__0_carry__0_2\ : in STD_LOGIC;
    \area1__0_carry__0_3\ : in STD_LOGIC;
    \area1__0_carry__0_4\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1_inferred__0/i___0_carry__0_1\ : in STD_LOGIC;
    \area1_inferred__0/i___0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1_inferred__0/i___0_carry__0_2\ : in STD_LOGIC;
    \area1_inferred__0/i___0_carry__0_3\ : in STD_LOGIC;
    \area1_inferred__0/i___0_carry__0_4\ : in STD_LOGIC;
    \area1_inferred__0/i___0_carry__1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__0_carry__0_5\ : in STD_LOGIC;
    \area1__0_carry__0_6\ : in STD_LOGIC;
    \area1__0_carry__1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___0_carry__0_5\ : in STD_LOGIC;
    \area1_inferred__0/i___0_carry__0_6\ : in STD_LOGIC;
    \area1_inferred__0/i___0_carry__1_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    \area1__0_carry__1_2\ : in STD_LOGIC;
    \area1_inferred__0/i___0_carry__1_3\ : in STD_LOGIC;
    \area1__0_carry__1_3\ : in STD_LOGIC;
    \area1__66_carry_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___0_carry__1_4\ : in STD_LOGIC;
    \area1_inferred__0/i___66_carry_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_spCORE_0_0_edge_fill_v2 : entity is "edge_fill_v2";
end design_1_spCORE_0_0_edge_fill_v2;

architecture STRUCTURE of design_1_spCORE_0_0_edge_fill_v2 is
  signal C : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \FSM_onehot_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal area00_out : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \area0__32_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_n_1\ : STD_LOGIC;
  signal \area0__32_carry__0_n_2\ : STD_LOGIC;
  signal \area0__32_carry__0_n_3\ : STD_LOGIC;
  signal \area0__32_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_n_1\ : STD_LOGIC;
  signal \area0__32_carry__1_n_2\ : STD_LOGIC;
  signal \area0__32_carry__1_n_3\ : STD_LOGIC;
  signal \area0__32_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_n_1\ : STD_LOGIC;
  signal \area0__32_carry__2_n_2\ : STD_LOGIC;
  signal \area0__32_carry__2_n_3\ : STD_LOGIC;
  signal \area0__32_carry__3_n_3\ : STD_LOGIC;
  signal \area0__32_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry_n_0\ : STD_LOGIC;
  signal \area0__32_carry_n_1\ : STD_LOGIC;
  signal \area0__32_carry_n_2\ : STD_LOGIC;
  signal \area0__32_carry_n_3\ : STD_LOGIC;
  signal \area0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \area0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \area0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \area0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \area0_carry__0_n_0\ : STD_LOGIC;
  signal \area0_carry__0_n_1\ : STD_LOGIC;
  signal \area0_carry__0_n_2\ : STD_LOGIC;
  signal \area0_carry__0_n_3\ : STD_LOGIC;
  signal \area0_carry__0_n_4\ : STD_LOGIC;
  signal \area0_carry__0_n_5\ : STD_LOGIC;
  signal \area0_carry__0_n_6\ : STD_LOGIC;
  signal \area0_carry__0_n_7\ : STD_LOGIC;
  signal \area0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \area0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \area0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \area0_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \area0_carry__1_n_0\ : STD_LOGIC;
  signal \area0_carry__1_n_1\ : STD_LOGIC;
  signal \area0_carry__1_n_2\ : STD_LOGIC;
  signal \area0_carry__1_n_3\ : STD_LOGIC;
  signal \area0_carry__1_n_4\ : STD_LOGIC;
  signal \area0_carry__1_n_5\ : STD_LOGIC;
  signal \area0_carry__1_n_6\ : STD_LOGIC;
  signal \area0_carry__1_n_7\ : STD_LOGIC;
  signal \area0_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \area0_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \area0_carry__2_n_0\ : STD_LOGIC;
  signal \area0_carry__2_n_1\ : STD_LOGIC;
  signal \area0_carry__2_n_2\ : STD_LOGIC;
  signal \area0_carry__2_n_3\ : STD_LOGIC;
  signal \area0_carry__2_n_5\ : STD_LOGIC;
  signal \area0_carry__2_n_6\ : STD_LOGIC;
  signal \area0_carry__2_n_7\ : STD_LOGIC;
  signal \area0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \area0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \area0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \area0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \area0_carry_i_5__2_n_0\ : STD_LOGIC;
  signal area0_carry_n_0 : STD_LOGIC;
  signal area0_carry_n_1 : STD_LOGIC;
  signal area0_carry_n_2 : STD_LOGIC;
  signal area0_carry_n_3 : STD_LOGIC;
  signal area0_carry_n_4 : STD_LOGIC;
  signal area0_carry_n_5 : STD_LOGIC;
  signal area0_carry_n_6 : STD_LOGIC;
  signal area0_carry_n_7 : STD_LOGIC;
  signal area1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \area1__0_carry__0_i_11__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_12__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_n_1\ : STD_LOGIC;
  signal \area1__0_carry__0_n_2\ : STD_LOGIC;
  signal \area1__0_carry__0_n_3\ : STD_LOGIC;
  signal \area1__0_carry__0_n_4\ : STD_LOGIC;
  signal \area1__0_carry__0_n_5\ : STD_LOGIC;
  signal \area1__0_carry__0_n_6\ : STD_LOGIC;
  signal \area1__0_carry__0_n_7\ : STD_LOGIC;
  signal \area1__0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_n_2\ : STD_LOGIC;
  signal \area1__0_carry__1_n_3\ : STD_LOGIC;
  signal \area1__0_carry__1_n_5\ : STD_LOGIC;
  signal \area1__0_carry__1_n_6\ : STD_LOGIC;
  signal \area1__0_carry__1_n_7\ : STD_LOGIC;
  signal \area1__0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_8__2_n_0\ : STD_LOGIC;
  signal \area1__0_carry_n_0\ : STD_LOGIC;
  signal \area1__0_carry_n_1\ : STD_LOGIC;
  signal \area1__0_carry_n_2\ : STD_LOGIC;
  signal \area1__0_carry_n_3\ : STD_LOGIC;
  signal \area1__0_carry_n_4\ : STD_LOGIC;
  signal \area1__100_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_n_1\ : STD_LOGIC;
  signal \area1__100_carry__0_n_2\ : STD_LOGIC;
  signal \area1__100_carry__0_n_3\ : STD_LOGIC;
  signal \area1__100_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_8__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_9__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_n_1\ : STD_LOGIC;
  signal \area1__100_carry__1_n_2\ : STD_LOGIC;
  signal \area1__100_carry__1_n_3\ : STD_LOGIC;
  signal \area1__100_carry__2_n_2\ : STD_LOGIC;
  signal \area1__100_carry__2_n_3\ : STD_LOGIC;
  signal \area1__100_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \area1__100_carry_n_0\ : STD_LOGIC;
  signal \area1__100_carry_n_1\ : STD_LOGIC;
  signal \area1__100_carry_n_2\ : STD_LOGIC;
  signal \area1__100_carry_n_3\ : STD_LOGIC;
  signal \area1__33_carry__0_i_12__2_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_n_1\ : STD_LOGIC;
  signal \area1__33_carry__0_n_2\ : STD_LOGIC;
  signal \area1__33_carry__0_n_3\ : STD_LOGIC;
  signal \area1__33_carry__0_n_4\ : STD_LOGIC;
  signal \area1__33_carry__0_n_5\ : STD_LOGIC;
  signal \area1__33_carry__0_n_6\ : STD_LOGIC;
  signal \area1__33_carry__0_n_7\ : STD_LOGIC;
  signal \^area1__33_carry__1_i_6__2_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \area1__33_carry__1_n_2\ : STD_LOGIC;
  signal \area1__33_carry__1_n_3\ : STD_LOGIC;
  signal \area1__33_carry__1_n_6\ : STD_LOGIC;
  signal \area1__33_carry__1_n_7\ : STD_LOGIC;
  signal \area1__33_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_8__2_n_0\ : STD_LOGIC;
  signal \area1__33_carry_n_0\ : STD_LOGIC;
  signal \area1__33_carry_n_1\ : STD_LOGIC;
  signal \area1__33_carry_n_2\ : STD_LOGIC;
  signal \area1__33_carry_n_3\ : STD_LOGIC;
  signal \area1__33_carry_n_4\ : STD_LOGIC;
  signal \area1__33_carry_n_5\ : STD_LOGIC;
  signal \area1__33_carry_n_6\ : STD_LOGIC;
  signal \area1__33_carry_n_7\ : STD_LOGIC;
  signal \^area1__66_carry__0_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^area1__66_carry__0_i_8__2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \area1__66_carry__0_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_n_1\ : STD_LOGIC;
  signal \area1__66_carry__0_n_2\ : STD_LOGIC;
  signal \area1__66_carry__0_n_3\ : STD_LOGIC;
  signal \area1__66_carry__0_n_5\ : STD_LOGIC;
  signal \area1__66_carry__0_n_6\ : STD_LOGIC;
  signal \area1__66_carry__0_n_7\ : STD_LOGIC;
  signal \^area1__66_carry__1_i_6__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \area1__66_carry__1_n_1\ : STD_LOGIC;
  signal \area1__66_carry__1_n_2\ : STD_LOGIC;
  signal \area1__66_carry__1_n_3\ : STD_LOGIC;
  signal \area1__66_carry__1_n_4\ : STD_LOGIC;
  signal \area1__66_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \area1__66_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \area1__66_carry_i_8_n_0\ : STD_LOGIC;
  signal \area1__66_carry_n_0\ : STD_LOGIC;
  signal \area1__66_carry_n_1\ : STD_LOGIC;
  signal \area1__66_carry_n_2\ : STD_LOGIC;
  signal \area1__66_carry_n_3\ : STD_LOGIC;
  signal \area1__66_carry_n_4\ : STD_LOGIC;
  signal \area1__66_carry_n_5\ : STD_LOGIC;
  signal \area1__66_carry_n_6\ : STD_LOGIC;
  signal \area1__66_carry_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__2_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_7\ : STD_LOGIC;
  signal \^area1_inferred__0/i___66_carry__0_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \area1_inferred__0/i___66_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_7\ : STD_LOGIC;
  signal \area2_carry__0_n_1\ : STD_LOGIC;
  signal \area2_carry__0_n_2\ : STD_LOGIC;
  signal \area2_carry__0_n_3\ : STD_LOGIC;
  signal area2_carry_n_0 : STD_LOGIC;
  signal area2_carry_n_1 : STD_LOGIC;
  signal area2_carry_n_2 : STD_LOGIC;
  signal area2_carry_n_3 : STD_LOGIC;
  signal \area2_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal done : STD_LOGIC;
  signal \i___0_carry__0_i_11__2_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_12__2_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_8__2_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_9__2_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_8__2_n_0\ : STD_LOGIC;
  signal \^i___100_carry__2_i_1__2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i___100_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_8__2_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_12__2_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \^i___33_carry__1_i_6__2_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i___33_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_8__2_n_0\ : STD_LOGIC;
  signal \^i___66_carry__0_i_8__2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i___66_carry__1_i_6__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i___66_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i___66_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \i___66_carry_i_8_n_0\ : STD_LOGIC;
  signal \^x2_reg[3]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^x2_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x3_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x3_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y2_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y2_reg[3]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y2_reg[3]_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^y2_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y3_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y3_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_area0__32_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_area0__32_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_area0__32_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_area0__32_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_area0__32_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area0__32_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_area0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_area0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area1__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1__100_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_area1__100_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1__33_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1__33_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1__66_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1_inferred__0/i___0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1_inferred__0/i___0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1_inferred__0/i___100_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area1_inferred__0/i___100_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_area1_inferred__0/i___33_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1_inferred__0/i___33_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1_inferred__0/i___66_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__0\ : label is "soft_lutpair41";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "finish:100,idle:001,calc1:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "finish:100,idle:001,calc1:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "finish:100,idle:001,calc1:010";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__0\ : label is "soft_lutpair40";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \area0__32_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of area0_carry : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__3\ : label is 35;
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_11__2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_12__2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \area1__0_carry_i_8__2\ : label is "soft_lutpair42";
  attribute ADDER_THRESHOLD of \area1__100_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \area1__100_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area1__100_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area1__100_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_11__2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_12__2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \area1__33_carry_i_8__2\ : label is "soft_lutpair44";
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \i___0_carry__0_i_11__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \i___0_carry__0_i_12__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \i___0_carry_i_8__2\ : label is "soft_lutpair45";
  attribute HLUTNM : string;
  attribute HLUTNM of \i___100_carry__0_i_4__2\ : label is "lutpair11";
  attribute HLUTNM of \i___100_carry__1_i_2__2\ : label is "lutpair12";
  attribute HLUTNM of \i___100_carry__1_i_7__2\ : label is "lutpair12";
  attribute HLUTNM of \i___100_carry_i_1__2\ : label is "lutpair10";
  attribute HLUTNM of \i___100_carry_i_2__2\ : label is "lutpair16";
  attribute HLUTNM of \i___100_carry_i_5__2\ : label is "lutpair11";
  attribute HLUTNM of \i___100_carry_i_6__2\ : label is "lutpair10";
  attribute HLUTNM of \i___100_carry_i_7__2\ : label is "lutpair16";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_11__2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_12__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \i___33_carry_i_8__2\ : label is "soft_lutpair47";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \FSM_onehot_state_reg[2]_0\(0) <= \^fsm_onehot_state_reg[2]_0\(0);
  O(3 downto 0) <= \^o\(3 downto 0);
  \area1__33_carry__1_i_6__2_0\(0) <= \^area1__33_carry__1_i_6__2_0\(0);
  \area1__66_carry__0_0\(0) <= \^area1__66_carry__0_0\(0);
  \area1__66_carry__0_i_8__2\(0) <= \^area1__66_carry__0_i_8__2\(0);
  \area1__66_carry__1_i_6__2\(2 downto 0) <= \^area1__66_carry__1_i_6__2\(2 downto 0);
  \area1_inferred__0/i___66_carry__0_0\(0) <= \^area1_inferred__0/i___66_carry__0_0\(0);
  \i___100_carry__2_i_1__2\(1 downto 0) <= \^i___100_carry__2_i_1__2\(1 downto 0);
  \i___33_carry__1_i_6__2_0\(0) <= \^i___33_carry__1_i_6__2_0\(0);
  \i___66_carry__0_i_8__2\(0) <= \^i___66_carry__0_i_8__2\(0);
  \i___66_carry__1_i_6__2\(2 downto 0) <= \^i___66_carry__1_i_6__2\(2 downto 0);
  \x2_reg[3]_1\(2 downto 0) <= \^x2_reg[3]_1\(2 downto 0);
  \x2_reg[7]_0\(3 downto 0) <= \^x2_reg[7]_0\(3 downto 0);
  \x3_reg[3]\(3 downto 0) <= \^x3_reg[3]\(3 downto 0);
  \x3_reg[7]_0\(3 downto 0) <= \^x3_reg[7]_0\(3 downto 0);
  \y2_reg[3]\(3 downto 0) <= \^y2_reg[3]\(3 downto 0);
  \y2_reg[3]_2\(3 downto 0) <= \^y2_reg[3]_2\(3 downto 0);
  \y2_reg[3]_4\(2 downto 0) <= \^y2_reg[3]_4\(2 downto 0);
  \y2_reg[7]_0\(3 downto 0) <= \^y2_reg[7]_0\(3 downto 0);
  \y3_reg[3]\(3 downto 0) <= \^y3_reg[3]\(3 downto 0);
  \y3_reg[7]_0\(3 downto 0) <= \^y3_reg[7]_0\(3 downto 0);
\FSM_onehot_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => rst,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg[0]_0\,
      O => \FSM_onehot_state[0]_i_1__0_n_0\
    );
\FSM_onehot_state[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rst,
      I1 => \FSM_onehot_state_reg[0]_0\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[1]_i_1__0_n_0\
    );
\FSM_onehot_state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => rst,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[2]_i_1__0_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1__0_n_0\,
      PRE => rst,
      Q => \FSM_onehot_state_reg_n_0_[0]\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_onehot_state[1]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_onehot_state[2]_i_1__0_n_0\,
      Q => \^fsm_onehot_state_reg[2]_0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFC0A0A0CFC0"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]\(0),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => done,
      O => D(0)
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => rst,
      O => done
    );
\area0__32_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area0__32_carry_n_0\,
      CO(2) => \area0__32_carry_n_1\,
      CO(1) => \area0__32_carry_n_2\,
      CO(0) => \area0__32_carry_n_3\,
      CYINIT => '0',
      DI(3) => area0_carry_n_5,
      DI(2 downto 0) => C(2 downto 0),
      O(3 downto 0) => \NLW_area0__32_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \area0__32_carry_i_1__2_n_0\,
      S(2) => \area0__32_carry_i_2__2_n_0\,
      S(1) => \area0__32_carry_i_3__2_n_0\,
      S(0) => \area0__32_carry_i_4__2_n_0\
    );
\area0__32_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry_n_0\,
      CO(3) => \area0__32_carry__0_n_0\,
      CO(2) => \area0__32_carry__0_n_1\,
      CO(1) => \area0__32_carry__0_n_2\,
      CO(0) => \area0__32_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => C(7 downto 4),
      O(3 downto 0) => \NLW_area0__32_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \area0__32_carry__0_i_1__2_n_0\,
      S(2) => \area0__32_carry__0_i_2__2_n_0\,
      S(1) => \area0__32_carry__0_i_3__2_n_0\,
      S(0) => \area0__32_carry__0_i_4__2_n_0\
    );
\area0__32_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(7),
      I1 => \area0_carry__0_n_5\,
      O => \area0__32_carry__0_i_1__2_n_0\
    );
\area0__32_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(6),
      I1 => \area0_carry__0_n_6\,
      O => \area0__32_carry__0_i_2__2_n_0\
    );
\area0__32_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(5),
      I1 => \area0_carry__0_n_7\,
      O => \area0__32_carry__0_i_3__2_n_0\
    );
\area0__32_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(4),
      I1 => area0_carry_n_4,
      O => \area0__32_carry__0_i_4__2_n_0\
    );
\area0__32_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry__0_n_0\,
      CO(3) => \area0__32_carry__1_n_0\,
      CO(2) => \area0__32_carry__1_n_1\,
      CO(1) => \area0__32_carry__1_n_2\,
      CO(0) => \area0__32_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => C(11 downto 8),
      O(3 downto 0) => \NLW_area0__32_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \area0__32_carry__1_i_1__2_n_0\,
      S(2) => \area0__32_carry__1_i_2__2_n_0\,
      S(1) => \area0__32_carry__1_i_3__2_n_0\,
      S(0) => \area0__32_carry__1_i_4__2_n_0\
    );
\area0__32_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(11),
      I1 => \area0_carry__1_n_5\,
      O => \area0__32_carry__1_i_1__2_n_0\
    );
\area0__32_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(10),
      I1 => \area0_carry__1_n_6\,
      O => \area0__32_carry__1_i_2__2_n_0\
    );
\area0__32_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(9),
      I1 => \area0_carry__1_n_7\,
      O => \area0__32_carry__1_i_3__2_n_0\
    );
\area0__32_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(8),
      I1 => \area0_carry__0_n_4\,
      O => \area0__32_carry__1_i_4__2_n_0\
    );
\area0__32_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry__1_n_0\,
      CO(3) => \area0__32_carry__2_n_0\,
      CO(2) => \area0__32_carry__2_n_1\,
      CO(1) => \area0__32_carry__2_n_2\,
      CO(0) => \area0__32_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => C(15 downto 12),
      O(3 downto 0) => \NLW_area0__32_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \area0__32_carry__2_i_1__2_n_0\,
      S(2) => \area0__32_carry__2_i_2__2_n_0\,
      S(1) => \area0__32_carry__2_i_3__2_n_0\,
      S(0) => \area0__32_carry__2_i_4__2_n_0\
    );
\area0__32_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(15),
      I1 => \area0_carry__2_n_5\,
      O => \area0__32_carry__2_i_1__2_n_0\
    );
\area0__32_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(14),
      I1 => \area0_carry__2_n_6\,
      O => \area0__32_carry__2_i_2__2_n_0\
    );
\area0__32_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(13),
      I1 => \area0_carry__2_n_7\,
      O => \area0__32_carry__2_i_3__2_n_0\
    );
\area0__32_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(12),
      I1 => \area0_carry__1_n_4\,
      O => \area0__32_carry__2_i_4__2_n_0\
    );
\area0__32_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry__2_n_0\,
      CO(3 downto 1) => \NLW_area0__32_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \area0__32_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^i___100_carry__2_i_1__2\(0),
      O(3 downto 2) => \NLW_area0__32_carry__3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => area00_out(17 downto 16),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \area_reg[17]_1\(1 downto 0)
    );
\area0__32_carry_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry_n_7\,
      I1 => \area1_inferred__0/i___0_carry_n_4\,
      I2 => area0_carry_n_5,
      O => \area0__32_carry_i_1__2_n_0\
    );
\area0__32_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(2),
      I1 => area0_carry_n_6,
      O => \area0__32_carry_i_2__2_n_0\
    );
\area0__32_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(1),
      I1 => area0_carry_n_7,
      O => \area0__32_carry_i_3__2_n_0\
    );
\area0__32_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(0),
      I1 => area1(0),
      O => \area0__32_carry_i_4__2_n_0\
    );
area0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => area0_carry_n_0,
      CO(2) => area0_carry_n_1,
      CO(1) => area0_carry_n_2,
      CO(0) => area0_carry_n_3,
      CYINIT => \area0_carry_i_1__2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => area0_carry_n_4,
      O(2) => area0_carry_n_5,
      O(1) => area0_carry_n_6,
      O(0) => area0_carry_n_7,
      S(3) => \area0_carry_i_2__2_n_0\,
      S(2) => \area0_carry_i_3__2_n_0\,
      S(1) => \area0_carry_i_4__2_n_0\,
      S(0) => \area0_carry_i_5__2_n_0\
    );
\area0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => area0_carry_n_0,
      CO(3) => \area0_carry__0_n_0\,
      CO(2) => \area0_carry__0_n_1\,
      CO(1) => \area0_carry__0_n_2\,
      CO(0) => \area0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \area0_carry__0_n_4\,
      O(2) => \area0_carry__0_n_5\,
      O(1) => \area0_carry__0_n_6\,
      O(0) => \area0_carry__0_n_7\,
      S(3) => \area0_carry__0_i_1__2_n_0\,
      S(2) => \area0_carry__0_i_2__2_n_0\,
      S(1) => \area0_carry__0_i_3__2_n_0\,
      S(0) => \area0_carry__0_i_4__2_n_0\
    );
\area0_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => area1(8),
      O => \area0_carry__0_i_1__2_n_0\
    );
\area0_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => area1(7),
      O => \area0_carry__0_i_2__2_n_0\
    );
\area0_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => area1(6),
      O => \area0_carry__0_i_3__2_n_0\
    );
\area0_carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => area1(5),
      O => \area0_carry__0_i_4__2_n_0\
    );
\area0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0_carry__0_n_0\,
      CO(3) => \area0_carry__1_n_0\,
      CO(2) => \area0_carry__1_n_1\,
      CO(1) => \area0_carry__1_n_2\,
      CO(0) => \area0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \area0_carry__1_n_4\,
      O(2) => \area0_carry__1_n_5\,
      O(1) => \area0_carry__1_n_6\,
      O(0) => \area0_carry__1_n_7\,
      S(3) => \area0_carry__1_i_1__2_n_0\,
      S(2) => \area0_carry__1_i_2__2_n_0\,
      S(1) => \area0_carry__1_i_3__2_n_0\,
      S(0) => \area0_carry__1_i_4__2_n_0\
    );
\area0_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => area1(12),
      O => \area0_carry__1_i_1__2_n_0\
    );
\area0_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => area1(11),
      O => \area0_carry__1_i_2__2_n_0\
    );
\area0_carry__1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => area1(10),
      O => \area0_carry__1_i_3__2_n_0\
    );
\area0_carry__1_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => area1(9),
      O => \area0_carry__1_i_4__2_n_0\
    );
\area0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0_carry__1_n_0\,
      CO(3) => \area0_carry__2_n_0\,
      CO(2) => \area0_carry__2_n_1\,
      CO(1) => \area0_carry__2_n_2\,
      CO(0) => \area0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \area0_carry__2_i_4__2_0\(0),
      O(2) => \area0_carry__2_n_5\,
      O(1) => \area0_carry__2_n_6\,
      O(0) => \area0_carry__2_n_7\,
      S(3 downto 2) => \area0__32_carry__2_i_3__2_0\(1 downto 0),
      S(1) => \area0_carry__2_i_3__2_n_0\,
      S(0) => \area0_carry__2_i_4__2_n_0\
    );
\area0_carry__2_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => area1(14),
      O => \area0_carry__2_i_3__2_n_0\
    );
\area0_carry__2_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => area1(13),
      O => \area0_carry__2_i_4__2_n_0\
    );
\area0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_area0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_area0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \area0_carry__3_i_1__2\(0),
      S(3 downto 1) => B"000",
      S(0) => \area0__32_carry__3_i_1__2\(0)
    );
\area0_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => area1(0),
      O => \area0_carry_i_1__2_n_0\
    );
\area0_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => area1(4),
      O => \area0_carry_i_2__2_n_0\
    );
\area0_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => area1(3),
      O => \area0_carry_i_3__2_n_0\
    );
\area0_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => area1(2),
      O => \area0_carry_i_4__2_n_0\
    );
\area0_carry_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => area1(1),
      O => \area0_carry_i_5__2_n_0\
    );
\area1__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__0_carry_n_0\,
      CO(2) => \area1__0_carry_n_1\,
      CO(1) => \area1__0_carry_n_2\,
      CO(0) => \area1__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \area1__0_carry_i_1__2_n_0\,
      DI(2) => \area1__0_carry_i_2__2_n_0\,
      DI(1) => \area1__0_carry_i_3__2_n_0\,
      DI(0) => '0',
      O(3) => \area1__0_carry_n_4\,
      O(2 downto 0) => area1(2 downto 0),
      S(3) => \area1__0_carry_i_4__2_n_0\,
      S(2) => \area1__0_carry_i_5__2_n_0\,
      S(1) => \area1__0_carry_i_6__2_n_0\,
      S(0) => \area1__0_carry_i_7__2_n_0\
    );
\area1__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__0_carry_n_0\,
      CO(3) => \area1__0_carry__0_n_0\,
      CO(2) => \area1__0_carry__0_n_1\,
      CO(1) => \area1__0_carry__0_n_2\,
      CO(0) => \area1__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \area1__0_carry__0_i_1__2_n_0\,
      DI(2) => \area1__0_carry__0_i_2__2_n_0\,
      DI(1) => \area1__0_carry__0_i_3__2_n_0\,
      DI(0) => \area1__0_carry__0_i_4__2_n_0\,
      O(3) => \area1__0_carry__0_n_4\,
      O(2) => \area1__0_carry__0_n_5\,
      O(1) => \area1__0_carry__0_n_6\,
      O(0) => \area1__0_carry__0_n_7\,
      S(3) => \area1__0_carry__0_i_5__2_n_0\,
      S(2) => \area1__0_carry__0_i_6__2_n_0\,
      S(1) => \area1__0_carry__0_i_7__2_n_0\,
      S(0) => \area1__0_carry__0_i_8__2_n_0\
    );
\area1__0_carry__0_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y3_reg[3]\(3),
      I1 => \^o\(2),
      O => \area1__0_carry__0_i_11__2_n_0\
    );
\area1__0_carry__0_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y3_reg[3]\(2),
      I1 => \^o\(2),
      O => \area1__0_carry__0_i_12__2_n_0\
    );
\area1__0_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^o\(2),
      I1 => \area1__0_carry__1_0\(0),
      I2 => \^o\(1),
      I3 => \area1__0_carry__1_0\(1),
      I4 => \^o\(0),
      I5 => \area1__0_carry__1_0\(2),
      O => \^di\(3)
    );
\area1__0_carry__0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^y3_reg[7]_0\(0),
      I2 => \^o\(1),
      I3 => \^y3_reg[7]_0\(1),
      I4 => \^o\(0),
      I5 => \^y3_reg[7]_0\(2),
      O => \area1__0_carry__0_i_1__2_n_0\
    );
\area1__0_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^o\(2),
      I1 => \area1__0_carry__0_0\(3),
      I2 => \^o\(1),
      I3 => \area1__0_carry__1_0\(0),
      I4 => \^o\(0),
      I5 => \area1__0_carry__1_0\(1),
      O => \^di\(2)
    );
\area1__0_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^y3_reg[3]\(3),
      I2 => \^o\(1),
      I3 => \^y3_reg[7]_0\(0),
      I4 => \^o\(0),
      I5 => \^y3_reg[7]_0\(1),
      O => \area1__0_carry__0_i_2__2_n_0\
    );
\area1__0_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^o\(2),
      I1 => \area1__0_carry__0_0\(2),
      I2 => \^o\(1),
      I3 => \area1__0_carry__0_0\(3),
      I4 => \^o\(0),
      I5 => \area1__0_carry__1_0\(0),
      O => \^di\(1)
    );
\area1__0_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^y3_reg[3]\(2),
      I2 => \^o\(1),
      I3 => \^y3_reg[3]\(3),
      I4 => \^o\(0),
      I5 => \^y3_reg[7]_0\(0),
      O => \area1__0_carry__0_i_3__2_n_0\
    );
\area1__0_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^o\(2),
      I1 => \area1__0_carry__0_0\(1),
      I2 => \^o\(1),
      I3 => \area1__0_carry__0_0\(2),
      I4 => \^o\(0),
      I5 => \area1__0_carry__0_0\(3),
      O => \^di\(0)
    );
\area1__0_carry__0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^y3_reg[3]\(1),
      I2 => \^o\(1),
      I3 => \^y3_reg[3]\(2),
      I4 => \^o\(0),
      I5 => \^y3_reg[3]\(3),
      O => \area1__0_carry__0_i_4__2_n_0\
    );
\area1__0_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^o\(1),
      I2 => \area1__0_carry__1_0\(2),
      I3 => \area1__0_carry__0_4\,
      I4 => \area1__0_carry__1_0\(3),
      I5 => \^o\(0),
      O => \x2_reg[3]\(3)
    );
\area1__0_carry__0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__0_carry__0_i_1__2_n_0\,
      I1 => \^o\(1),
      I2 => \^y3_reg[7]_0\(2),
      I3 => \area1__0_carry__0_6\,
      I4 => \^y3_reg[7]_0\(3),
      I5 => \^o\(0),
      O => \area1__0_carry__0_i_5__2_n_0\
    );
\area1__0_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^o\(1),
      I2 => \area1__0_carry__1_0\(1),
      I3 => \area1__0_carry__0_3\,
      I4 => \area1__0_carry__1_0\(2),
      I5 => \^o\(0),
      O => \x2_reg[3]\(2)
    );
\area1__0_carry__0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__0_carry__0_i_2__2_n_0\,
      I1 => \^o\(1),
      I2 => \^y3_reg[7]_0\(1),
      I3 => \area1__0_carry__0_5\,
      I4 => \^y3_reg[7]_0\(2),
      I5 => \^o\(0),
      O => \area1__0_carry__0_i_6__2_n_0\
    );
\area1__0_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^o\(1),
      I2 => \area1__0_carry__1_0\(0),
      I3 => \area1__0_carry__0_2\,
      I4 => \area1__0_carry__1_0\(1),
      I5 => \^o\(0),
      O => \x2_reg[3]\(1)
    );
\area1__0_carry__0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__0_carry__0_i_3__2_n_0\,
      I1 => \^o\(1),
      I2 => \^y3_reg[7]_0\(0),
      I3 => \area1__0_carry__0_i_11__2_n_0\,
      I4 => \^y3_reg[7]_0\(1),
      I5 => \^o\(0),
      O => \area1__0_carry__0_i_7__2_n_0\
    );
\area1__0_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^o\(1),
      I2 => \area1__0_carry__0_0\(3),
      I3 => \area1__0_carry__0_1\,
      I4 => \area1__0_carry__1_0\(0),
      I5 => \^o\(0),
      O => \x2_reg[3]\(0)
    );
\area1__0_carry__0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__0_carry__0_i_4__2_n_0\,
      I1 => \^o\(1),
      I2 => \^y3_reg[3]\(3),
      I3 => \area1__0_carry__0_i_12__2_n_0\,
      I4 => \^y3_reg[7]_0\(0),
      I5 => \^o\(0),
      O => \area1__0_carry__0_i_8__2_n_0\
    );
\area1__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__0_carry__0_n_0\,
      CO(3) => \area1__0_carry__1_n_0\,
      CO(2) => \NLW_area1__0_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1__0_carry__1_n_2\,
      CO(0) => \area1__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \area1__0_carry__1_i_1__2_n_0\,
      DI(1) => \area1__0_carry__1_i_2__2_n_0\,
      DI(0) => \area1__0_carry__1_i_3__2_n_0\,
      O(3) => \NLW_area1__0_carry__1_O_UNCONNECTED\(3),
      O(2) => \area1__0_carry__1_n_5\,
      O(1) => \area1__0_carry__1_n_6\,
      O(0) => \area1__0_carry__1_n_7\,
      S(3) => '1',
      S(2) => \area1__100_carry__0_i_7__2_0\(0),
      S(1) => \area1__0_carry__1_i_5__2_n_0\,
      S(0) => \area1__0_carry__1_i_6__2_n_0\
    );
\area1__0_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \^o\(1),
      I1 => CO(0),
      I2 => \^o\(2),
      I3 => \area1__0_carry__1_0\(3),
      O => \^x2_reg[3]_1\(2)
    );
\area1__0_carry__1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \^o\(1),
      I1 => \area1__0_carry__1_1\(0),
      I2 => \^o\(2),
      I3 => \^y3_reg[7]_0\(3),
      O => \area1__0_carry__1_i_1__2_n_0\
    );
\area1__0_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => \^o\(2),
      I1 => \area1__0_carry__1_0\(2),
      I2 => \^o\(1),
      I3 => \area1__0_carry__1_0\(3),
      I4 => \^o\(0),
      I5 => CO(0),
      O => \^x2_reg[3]_1\(1)
    );
\area1__0_carry__1_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^y3_reg[7]_0\(2),
      I2 => \^o\(1),
      I3 => \^y3_reg[7]_0\(3),
      I4 => \^o\(0),
      I5 => \area1__0_carry__1_1\(0),
      O => \area1__0_carry__1_i_2__2_n_0\
    );
\area1__0_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^o\(2),
      I1 => \area1__0_carry__1_0\(1),
      I2 => \^o\(1),
      I3 => \area1__0_carry__1_0\(2),
      I4 => \^o\(0),
      I5 => \area1__0_carry__1_0\(3),
      O => \^x2_reg[3]_1\(0)
    );
\area1__0_carry__1_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^y3_reg[7]_0\(1),
      I2 => \^o\(1),
      I3 => \^y3_reg[7]_0\(2),
      I4 => \^o\(0),
      I5 => \^y3_reg[7]_0\(3),
      O => \area1__0_carry__1_i_3__2_n_0\
    );
\area1__0_carry__1_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => \^o\(0),
      I1 => \area1__0_carry__1_0\(2),
      I2 => \area1__0_carry__1_0\(3),
      I3 => \^o\(2),
      I4 => CO(0),
      I5 => \^o\(1),
      O => \x2_reg[3]_0\(1)
    );
\area1__0_carry__1_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^y3_reg[7]_0\(2),
      I2 => \^y3_reg[7]_0\(3),
      I3 => \^o\(2),
      I4 => \area1__0_carry__1_1\(0),
      I5 => \^o\(1),
      O => \area1__0_carry__1_i_5__2_n_0\
    );
\area1__0_carry__1_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \^x2_reg[3]_1\(0),
      I1 => \^o\(1),
      I2 => \area1__0_carry__1_0\(3),
      I3 => \area1__0_carry__1_2\,
      I4 => CO(0),
      I5 => \^o\(0),
      O => \x2_reg[3]_0\(0)
    );
\area1__0_carry__1_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \area1__0_carry__1_i_3__2_n_0\,
      I1 => \^o\(1),
      I2 => \^y3_reg[7]_0\(3),
      I3 => \area1__0_carry__1_3\,
      I4 => \area1__0_carry__1_1\(0),
      I5 => \^o\(0),
      O => \area1__0_carry__1_i_6__2_n_0\
    );
\area1__0_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^o\(1),
      I1 => \area1__0_carry__0_0\(2),
      I2 => \^o\(2),
      I3 => \area1__0_carry__0_0\(1),
      I4 => \area1__0_carry__0_0\(3),
      I5 => \^o\(0),
      O => \x2_reg[3]_2\(2)
    );
\area1__0_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^o\(1),
      I1 => \^y3_reg[3]\(2),
      I2 => \^o\(2),
      I3 => \^y3_reg[3]\(1),
      I4 => \^y3_reg[3]\(3),
      I5 => \^o\(0),
      O => \area1__0_carry_i_1__2_n_0\
    );
\area1__0_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^o\(1),
      I1 => \area1__0_carry__0_0\(1),
      I2 => \^o\(2),
      I3 => \area1__0_carry__0_0\(0),
      O => \x2_reg[3]_2\(1)
    );
\area1__0_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^o\(1),
      I1 => \^y3_reg[3]\(1),
      I2 => \^o\(2),
      I3 => \^y3_reg[3]\(0),
      O => \area1__0_carry_i_2__2_n_0\
    );
\area1__0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(0),
      I1 => \area1__0_carry__0_0\(1),
      O => \x2_reg[3]_2\(0)
    );
\area1__0_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^y3_reg[3]\(1),
      O => \area1__0_carry_i_3__2_n_0\
    );
\area1__0_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^y3_reg[3]\(2),
      I1 => \area1__0_carry_i_8__2_n_0\,
      I2 => \^y3_reg[3]\(1),
      I3 => \^o\(1),
      I4 => \^y3_reg[3]\(0),
      I5 => \^o\(2),
      O => \area1__0_carry_i_4__2_n_0\
    );
\area1__0_carry_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^y3_reg[3]\(0),
      I1 => \^o\(2),
      I2 => \^y3_reg[3]\(1),
      I3 => \^o\(1),
      I4 => \^o\(0),
      I5 => \^y3_reg[3]\(2),
      O => \area1__0_carry_i_5__2_n_0\
    );
\area1__0_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^o\(0),
      I1 => \area1__0_carry__0_0\(1),
      I2 => \^o\(1),
      I3 => \area1__0_carry__0_0\(0),
      O => S(0)
    );
\area1__0_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^y3_reg[3]\(1),
      I2 => \^o\(1),
      I3 => \^y3_reg[3]\(0),
      O => \area1__0_carry_i_6__2_n_0\
    );
\area1__0_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y3_reg[3]\(0),
      I1 => \^o\(0),
      O => \area1__0_carry_i_7__2_n_0\
    );
\area1__0_carry_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y3_reg[3]\(3),
      I1 => \^o\(0),
      O => \area1__0_carry_i_8__2_n_0\
    );
\area1__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__100_carry_n_0\,
      CO(2) => \area1__100_carry_n_1\,
      CO(1) => \area1__100_carry_n_2\,
      CO(0) => \area1__100_carry_n_3\,
      CYINIT => '0',
      DI(3) => \area1__100_carry_i_1__2_n_0\,
      DI(2) => \area1__100_carry_i_2__2_n_0\,
      DI(1) => \area1__100_carry_i_3__2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => area1(6 downto 3),
      S(3) => \area1__100_carry_i_4__2_n_0\,
      S(2) => \area1__100_carry_i_5__2_n_0\,
      S(1) => \area1__100_carry_i_6__2_n_0\,
      S(0) => \area1__100_carry_i_7__2_n_0\
    );
\area1__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__100_carry_n_0\,
      CO(3) => \area1__100_carry__0_n_0\,
      CO(2) => \area1__100_carry__0_n_1\,
      CO(1) => \area1__100_carry__0_n_2\,
      CO(0) => \area1__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \area1__100_carry__0_i_1__2_n_0\,
      DI(2) => \area1__100_carry__0_i_2__2_n_0\,
      DI(1) => \area1__100_carry__0_i_3__2_n_0\,
      DI(0) => \area1__100_carry__0_i_4__2_n_0\,
      O(3 downto 0) => area1(10 downto 7),
      S(3) => \area1__100_carry__0_i_5__2_n_0\,
      S(2) => \area1__100_carry__0_i_6__2_n_0\,
      S(1) => \area1__100_carry__0_i_7__2_n_0\,
      S(0) => \area1__100_carry__0_i_8__2_n_0\
    );
\area1__100_carry__0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \area1__0_carry__1_n_6\,
      I1 => \area1__66_carry_n_4\,
      I2 => \area1__33_carry__0_n_5\,
      O => \area1__100_carry__0_i_1__2_n_0\
    );
\area1__100_carry__0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \area1__66_carry_n_4\,
      I1 => \area1__33_carry__0_n_5\,
      I2 => \area1__0_carry__1_n_6\,
      O => \area1__100_carry__0_i_2__2_n_0\
    );
\area1__100_carry__0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1__66_carry_n_6\,
      I1 => \area1__33_carry__0_n_7\,
      I2 => \area1__0_carry__0_n_4\,
      O => \area1__100_carry__0_i_3__2_n_0\
    );
\area1__100_carry__0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1__66_carry_n_7\,
      I1 => \area1__33_carry_n_4\,
      I2 => \area1__0_carry__0_n_5\,
      O => \area1__100_carry__0_i_4__2_n_0\
    );
\area1__100_carry__0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \area1__100_carry__0_i_1__2_n_0\,
      I1 => \area1__0_carry__1_n_5\,
      I2 => \area1__66_carry__0_n_7\,
      I3 => \area1__33_carry__0_n_4\,
      I4 => \area1__33_carry__0_n_5\,
      I5 => \area1__66_carry_n_4\,
      O => \area1__100_carry__0_i_5__2_n_0\
    );
\area1__100_carry__0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \area1__0_carry__1_n_6\,
      I1 => \area1__33_carry__0_n_5\,
      I2 => \area1__66_carry_n_4\,
      I3 => \area1__0_carry__1_n_7\,
      I4 => \area1__33_carry__0_n_6\,
      I5 => \area1__66_carry_n_5\,
      O => \area1__100_carry__0_i_6__2_n_0\
    );
\area1__100_carry__0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1__100_carry__0_i_3__2_n_0\,
      I1 => \area1__33_carry__0_n_6\,
      I2 => \area1__66_carry_n_5\,
      I3 => \area1__0_carry__1_n_7\,
      O => \area1__100_carry__0_i_7__2_n_0\
    );
\area1__100_carry__0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1__66_carry_n_6\,
      I1 => \area1__33_carry__0_n_7\,
      I2 => \area1__0_carry__0_n_4\,
      I3 => \area1__100_carry__0_i_4__2_n_0\,
      O => \area1__100_carry__0_i_8__2_n_0\
    );
\area1__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__100_carry__0_n_0\,
      CO(3) => \area1__100_carry__1_n_0\,
      CO(2) => \area1__100_carry__1_n_1\,
      CO(1) => \area1__100_carry__1_n_2\,
      CO(0) => \area1__100_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \^area1__66_carry__0_0\(0),
      DI(2) => \area1__100_carry__1_i_2__2_n_0\,
      DI(1) => \area1__100_carry__1_i_3__2_n_0\,
      DI(0) => \area1__100_carry__1_i_4__2_n_0\,
      O(3 downto 0) => area1(14 downto 11),
      S(3) => \area0_carry__1_i_2__2_0\(0),
      S(2) => \area1__100_carry__1_i_6__2_n_0\,
      S(1) => \area1__100_carry__1_i_7__2_n_0\,
      S(0) => \area1__100_carry__1_i_8__2_n_0\
    );
\area1__100_carry__1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^area1__66_carry__0_i_8__2\(0),
      I1 => \^area1__33_carry__1_i_6__2_0\(0),
      I2 => \area1__33_carry__1_n_6\,
      I3 => \area1__66_carry__0_n_5\,
      O => \^area1__66_carry__0_0\(0)
    );
\area1__100_carry__1_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \area1__66_carry__0_n_5\,
      I1 => \area1__33_carry__1_n_6\,
      I2 => \area1__0_carry__1_n_0\,
      I3 => \area1__33_carry__1_n_7\,
      I4 => \area1__66_carry__0_n_6\,
      O => \area1__100_carry__1_i_2__2_n_0\
    );
\area1__100_carry__1_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \area1__33_carry__1_n_7\,
      I1 => \area1__66_carry__0_n_6\,
      I2 => \area1__0_carry__1_n_0\,
      I3 => \area1__0_carry__1_n_5\,
      I4 => \area1__33_carry__0_n_4\,
      I5 => \area1__66_carry__0_n_7\,
      O => \area1__100_carry__1_i_3__2_n_0\
    );
\area1__100_carry__1_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \area1__33_carry__0_n_4\,
      I1 => \area1__66_carry__0_n_7\,
      I2 => \area1__0_carry__1_n_5\,
      I3 => \area1__66_carry_n_4\,
      I4 => \area1__33_carry__0_n_5\,
      O => \area1__100_carry__1_i_4__2_n_0\
    );
\area1__100_carry__1_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^area1__66_carry__0_i_8__2\(0),
      I1 => \^area1__33_carry__1_i_6__2_0\(0),
      I2 => \area1__33_carry__1_n_6\,
      I3 => \area1__66_carry__0_n_5\,
      I4 => \area1__100_carry__1_i_2__2_n_0\,
      O => \area1__100_carry__1_i_6__2_n_0\
    );
\area1__100_carry__1_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \area1__100_carry__1_i_3__2_n_0\,
      I1 => \area1__33_carry__1_n_6\,
      I2 => \area1__66_carry__0_n_5\,
      I3 => \area1__66_carry__0_n_6\,
      I4 => \area1__33_carry__1_n_7\,
      I5 => \area1__0_carry__1_n_0\,
      O => \area1__100_carry__1_i_7__2_n_0\
    );
\area1__100_carry__1_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \area1__100_carry__1_i_4__2_n_0\,
      I1 => \area1__100_carry__1_i_9__2_n_0\,
      I2 => \area1__66_carry__0_n_7\,
      I3 => \area1__33_carry__0_n_4\,
      I4 => \area1__0_carry__1_n_5\,
      O => \area1__100_carry__1_i_8__2_n_0\
    );
\area1__100_carry__1_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \area1__0_carry__1_n_0\,
      I1 => \area1__66_carry__0_n_6\,
      I2 => \area1__33_carry__1_n_7\,
      O => \area1__100_carry__1_i_9__2_n_0\
    );
\area1__100_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__100_carry__1_n_0\,
      CO(3 downto 2) => \NLW_area1__100_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \area1__100_carry__2_n_2\,
      CO(0) => \area1__100_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^area1__66_carry__1_i_6__2\(2),
      DI(0) => \area0_carry__2_i_2__2\(0),
      O(3) => \NLW_area1__100_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \area1__100_carry__2_i_3__2\(2 downto 0),
      S(3) => '0',
      S(2) => \area1__66_carry__1_n_4\,
      S(1 downto 0) => \area0_carry__2_i_2__2_0\(1 downto 0)
    );
\area1__100_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__33_carry_n_5\,
      I1 => \area1__0_carry__0_n_6\,
      O => \area1__100_carry_i_1__2_n_0\
    );
\area1__100_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__0_carry__0_n_7\,
      I1 => \area1__33_carry_n_6\,
      O => \area1__100_carry_i_2__2_n_0\
    );
\area1__100_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__0_carry_n_4\,
      I1 => \area1__33_carry_n_7\,
      O => \area1__100_carry_i_3__2_n_0\
    );
\area1__100_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1__66_carry_n_7\,
      I1 => \area1__33_carry_n_4\,
      I2 => \area1__0_carry__0_n_5\,
      I3 => \area1__100_carry_i_1__2_n_0\,
      O => \area1__100_carry_i_4__2_n_0\
    );
\area1__100_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \area1__33_carry_n_5\,
      I1 => \area1__0_carry__0_n_6\,
      I2 => \area1__0_carry__0_n_7\,
      I3 => \area1__33_carry_n_6\,
      O => \area1__100_carry_i_5__2_n_0\
    );
\area1__100_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \area1__0_carry_n_4\,
      I1 => \area1__33_carry_n_7\,
      I2 => \area1__33_carry_n_6\,
      I3 => \area1__0_carry__0_n_7\,
      O => \area1__100_carry_i_6__2_n_0\
    );
\area1__100_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1__0_carry_n_4\,
      I1 => \area1__33_carry_n_7\,
      O => \area1__100_carry_i_7__2_n_0\
    );
\area1__33_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__33_carry_n_0\,
      CO(2) => \area1__33_carry_n_1\,
      CO(1) => \area1__33_carry_n_2\,
      CO(0) => \area1__33_carry_n_3\,
      CYINIT => '0',
      DI(3) => \area1__33_carry_i_1__2_n_0\,
      DI(2) => \area1__100_carry_i_7__2_0\(0),
      DI(1) => \area1__33_carry_i_3__2_n_0\,
      DI(0) => '0',
      O(3) => \area1__33_carry_n_4\,
      O(2) => \area1__33_carry_n_5\,
      O(1) => \area1__33_carry_n_6\,
      O(0) => \area1__33_carry_n_7\,
      S(3) => \area1__33_carry_i_4__2_n_0\,
      S(2) => \area1__33_carry_i_5__2_n_0\,
      S(1) => \area1__33_carry_i_6__2_n_0\,
      S(0) => \area1__33_carry_i_7__2_n_0\
    );
\area1__33_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__33_carry_n_0\,
      CO(3) => \area1__33_carry__0_n_0\,
      CO(2) => \area1__33_carry__0_n_1\,
      CO(1) => \area1__33_carry__0_n_2\,
      CO(0) => \area1__33_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \area1__100_carry__0_i_3__2_0\(2 downto 0),
      DI(0) => \area1__33_carry__0_i_4__2_n_0\,
      O(3) => \area1__33_carry__0_n_4\,
      O(2) => \area1__33_carry__0_n_5\,
      O(1) => \area1__33_carry__0_n_6\,
      O(0) => \area1__33_carry__0_n_7\,
      S(3 downto 1) => \area1__100_carry__0_i_3__2_1\(2 downto 0),
      S(0) => \area1__33_carry__0_i_8__2_n_0\
    );
\area1__33_carry__0_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y3_reg[3]\(3),
      I1 => \^x2_reg[7]_0\(1),
      O => \y3_reg[3]_0\
    );
\area1__33_carry__0_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y3_reg[3]\(2),
      I1 => \^x2_reg[7]_0\(1),
      O => \area1__33_carry__0_i_12__2_n_0\
    );
\area1__33_carry__0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^x2_reg[7]_0\(1),
      I1 => \^y3_reg[3]\(1),
      I2 => \^x2_reg[7]_0\(0),
      I3 => \^y3_reg[3]\(2),
      I4 => \^o\(3),
      I5 => \^y3_reg[3]\(3),
      O => \area1__33_carry__0_i_4__2_n_0\
    );
\area1__33_carry__0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__33_carry__0_i_4__2_n_0\,
      I1 => \^x2_reg[7]_0\(0),
      I2 => \^y3_reg[3]\(3),
      I3 => \area1__33_carry__0_i_12__2_n_0\,
      I4 => \^y3_reg[7]_0\(0),
      I5 => \^o\(3),
      O => \area1__33_carry__0_i_8__2_n_0\
    );
\area1__33_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__33_carry__0_n_0\,
      CO(3) => \area1__33_carry__1_i_6__2\(0),
      CO(2) => \NLW_area1__33_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1__33_carry__1_n_2\,
      CO(0) => \area1__33_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \area1__100_carry__1_i_7__2_0\(2 downto 0),
      O(3) => \NLW_area1__33_carry__1_O_UNCONNECTED\(3),
      O(2) => \^area1__33_carry__1_i_6__2_0\(0),
      O(1) => \area1__33_carry__1_n_6\,
      O(0) => \area1__33_carry__1_n_7\,
      S(3) => '1',
      S(2 downto 0) => \area1__100_carry__1_i_7__2_1\(2 downto 0)
    );
\area1__33_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^x2_reg[7]_0\(0),
      I1 => \^y3_reg[3]\(2),
      I2 => \^x2_reg[7]_0\(1),
      I3 => \^y3_reg[3]\(1),
      I4 => \^y3_reg[3]\(3),
      I5 => \^o\(3),
      O => \area1__33_carry_i_1__2_n_0\
    );
\area1__33_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(3),
      I1 => \area1__0_carry__0_0\(1),
      O => \x2_reg[3]_3\(0)
    );
\area1__33_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(3),
      I1 => \^y3_reg[3]\(1),
      O => \area1__33_carry_i_3__2_n_0\
    );
\area1__33_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^y3_reg[3]\(2),
      I1 => \area1__33_carry_i_8__2_n_0\,
      I2 => \^y3_reg[3]\(1),
      I3 => \^x2_reg[7]_0\(0),
      I4 => \^y3_reg[3]\(0),
      I5 => \^x2_reg[7]_0\(1),
      O => \area1__33_carry_i_4__2_n_0\
    );
\area1__33_carry_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^y3_reg[3]\(0),
      I1 => \^x2_reg[7]_0\(1),
      I2 => \^y3_reg[3]\(1),
      I3 => \^x2_reg[7]_0\(0),
      I4 => \^o\(3),
      I5 => \^y3_reg[3]\(2),
      O => \area1__33_carry_i_5__2_n_0\
    );
\area1__33_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^o\(3),
      I1 => \^y3_reg[3]\(1),
      I2 => \^x2_reg[7]_0\(0),
      I3 => \^y3_reg[3]\(0),
      O => \area1__33_carry_i_6__2_n_0\
    );
\area1__33_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y3_reg[3]\(0),
      I1 => \^o\(3),
      O => \area1__33_carry_i_7__2_n_0\
    );
\area1__33_carry_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y3_reg[3]\(3),
      I1 => \^o\(3),
      O => \area1__33_carry_i_8__2_n_0\
    );
\area1__66_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__66_carry_n_0\,
      CO(2) => \area1__66_carry_n_1\,
      CO(1) => \area1__66_carry_n_2\,
      CO(0) => \area1__66_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \area1__100_carry__0_i_4__2_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \area1__66_carry_n_4\,
      O(2) => \area1__66_carry_n_5\,
      O(1) => \area1__66_carry_n_6\,
      O(0) => \area1__66_carry_n_7\,
      S(3) => \area1__66_carry_i_4__2_n_0\,
      S(2 downto 1) => \area1__100_carry__0_i_4__2_1\(1 downto 0),
      S(0) => \area1__66_carry_i_7__2_n_0\
    );
\area1__66_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__66_carry_n_0\,
      CO(3) => \area1__66_carry__0_n_0\,
      CO(2) => \area1__66_carry__0_n_1\,
      CO(1) => \area1__66_carry__0_n_2\,
      CO(0) => \area1__66_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \area1__100_carry__0_i_5__2_0\(3 downto 0),
      O(3) => \^area1__66_carry__0_i_8__2\(0),
      O(2) => \area1__66_carry__0_n_5\,
      O(1) => \area1__66_carry__0_n_6\,
      O(0) => \area1__66_carry__0_n_7\,
      S(3 downto 0) => \area1__100_carry__0_i_5__2_1\(3 downto 0)
    );
\area1__66_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__66_carry__0_n_0\,
      CO(3) => \NLW_area1__66_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \area1__66_carry__1_n_1\,
      CO(1) => \area1__66_carry__1_n_2\,
      CO(0) => \area1__66_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \area1__100_carry__2_i_1__2\(2 downto 0),
      O(3) => \area1__66_carry__1_n_4\,
      O(2 downto 0) => \^area1__66_carry__1_i_6__2\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \area1__100_carry__2_i_1__2_0\(2 downto 0)
    );
\area1__66_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96CC963C96CC663C"
    )
        port map (
      I0 => \^y3_reg[3]\(2),
      I1 => \area1__66_carry_i_8_n_0\,
      I2 => \^y3_reg[3]\(1),
      I3 => \^x2_reg[7]_0\(3),
      I4 => \area1__66_carry_0\(0),
      I5 => \^y3_reg[3]\(0),
      O => \area1__66_carry_i_4__2_n_0\
    );
\area1__66_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y3_reg[3]\(0),
      I1 => \^x2_reg[7]_0\(2),
      O => \area1__66_carry_i_7__2_n_0\
    );
\area1__66_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y3_reg[3]\(3),
      I1 => \^x2_reg[7]_0\(2),
      O => \area1__66_carry_i_8_n_0\
    );
\area1_inferred__0/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___0_carry_n_0\,
      CO(2) => \area1_inferred__0/i___0_carry_n_1\,
      CO(1) => \area1_inferred__0/i___0_carry_n_2\,
      CO(0) => \area1_inferred__0/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry_i_1__2_n_0\,
      DI(2) => \i___0_carry_i_2__2_n_0\,
      DI(1) => \i___0_carry_i_3__2_n_0\,
      DI(0) => '0',
      O(3) => \area1_inferred__0/i___0_carry_n_4\,
      O(2 downto 0) => C(2 downto 0),
      S(3) => \i___0_carry_i_4__2_n_0\,
      S(2) => \i___0_carry_i_5__2_n_0\,
      S(1) => \i___0_carry_i_6__2_n_0\,
      S(0) => \i___0_carry_i_7__2_n_0\
    );
\area1_inferred__0/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___0_carry_n_0\,
      CO(3) => \area1_inferred__0/i___0_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___0_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___0_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry__0_i_1__2_n_0\,
      DI(2) => \i___0_carry__0_i_2__2_n_0\,
      DI(1) => \i___0_carry__0_i_3__2_n_0\,
      DI(0) => \i___0_carry__0_i_4__2_n_0\,
      O(3) => \area1_inferred__0/i___0_carry__0_n_4\,
      O(2) => \area1_inferred__0/i___0_carry__0_n_5\,
      O(1) => \area1_inferred__0/i___0_carry__0_n_6\,
      O(0) => \area1_inferred__0/i___0_carry__0_n_7\,
      S(3) => \i___0_carry__0_i_5__2_n_0\,
      S(2) => \i___0_carry__0_i_6__2_n_0\,
      S(1) => \i___0_carry__0_i_7__2_n_0\,
      S(0) => \i___0_carry__0_i_8__2_n_0\
    );
\area1_inferred__0/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___0_carry__0_n_0\,
      CO(3) => \area1_inferred__0/i___0_carry__1_n_0\,
      CO(2) => \NLW_area1_inferred__0/i___0_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1_inferred__0/i___0_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i___0_carry__1_i_1__2_n_0\,
      DI(1) => \i___0_carry__1_i_2__2_n_0\,
      DI(0) => \i___0_carry__1_i_3__2_n_0\,
      O(3) => \NLW_area1_inferred__0/i___0_carry__1_O_UNCONNECTED\(3),
      O(2) => \area1_inferred__0/i___0_carry__1_n_5\,
      O(1) => \area1_inferred__0/i___0_carry__1_n_6\,
      O(0) => \area1_inferred__0/i___0_carry__1_n_7\,
      S(3) => '1',
      S(2) => \i___100_carry__0_i_8__2_0\(0),
      S(1) => \i___0_carry__1_i_5__2_n_0\,
      S(0) => \i___0_carry__1_i_6__2_n_0\
    );
\area1_inferred__0/i___100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___100_carry_n_0\,
      CO(2) => \area1_inferred__0/i___100_carry_n_1\,
      CO(1) => \area1_inferred__0/i___100_carry_n_2\,
      CO(0) => \area1_inferred__0/i___100_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___100_carry_i_1__2_n_0\,
      DI(2) => \i___100_carry_i_2__2_n_0\,
      DI(1) => \i___100_carry_i_3__2_n_0\,
      DI(0) => \i___100_carry_i_4__2_n_0\,
      O(3 downto 0) => C(7 downto 4),
      S(3) => \i___100_carry_i_5__2_n_0\,
      S(2) => \i___100_carry_i_6__2_n_0\,
      S(1) => \i___100_carry_i_7__2_n_0\,
      S(0) => \i___100_carry_i_8__2_n_0\
    );
\area1_inferred__0/i___100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___100_carry_n_0\,
      CO(3) => \area1_inferred__0/i___100_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___100_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___100_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___100_carry__0_i_1__2_n_0\,
      DI(2) => \i___100_carry__0_i_2__2_n_0\,
      DI(1) => \i___100_carry__0_i_3__2_n_0\,
      DI(0) => \i___100_carry__0_i_4__2_n_0\,
      O(3 downto 0) => C(11 downto 8),
      S(3) => \i___100_carry__0_i_5__2_n_0\,
      S(2) => \i___100_carry__0_i_6__2_n_0\,
      S(1) => \i___100_carry__0_i_7__2_n_0\,
      S(0) => \i___100_carry__0_i_8__2_n_0\
    );
\area1_inferred__0/i___100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___100_carry__0_n_0\,
      CO(3) => \area1_inferred__0/i___100_carry__1_n_0\,
      CO(2) => \area1_inferred__0/i___100_carry__1_n_1\,
      CO(1) => \area1_inferred__0/i___100_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___100_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \area0__32_carry__2_0\(0),
      DI(2) => \^area1_inferred__0/i___66_carry__0_0\(0),
      DI(1) => \i___100_carry__1_i_3__2_n_0\,
      DI(0) => \i___100_carry__1_i_4__2_n_0\,
      O(3 downto 0) => C(15 downto 12),
      S(3 downto 2) => \area0__32_carry__2_1\(1 downto 0),
      S(1) => \i___100_carry__1_i_7__2_n_0\,
      S(0) => \i___100_carry__1_i_8__2_n_0\
    );
\area1_inferred__0/i___100_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___100_carry__1_n_0\,
      CO(3 downto 1) => \NLW_area1_inferred__0/i___100_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \area1_inferred__0/i___100_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^i___66_carry__1_i_6__2\(2),
      O(3 downto 2) => \NLW_area1_inferred__0/i___100_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^i___100_carry__2_i_1__2\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \area1_inferred__0/i___66_carry__1_n_4\,
      S(0) => \area_reg[17]_0\(0)
    );
\area1_inferred__0/i___33_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___33_carry_n_0\,
      CO(2) => \area1_inferred__0/i___33_carry_n_1\,
      CO(1) => \area1_inferred__0/i___33_carry_n_2\,
      CO(0) => \area1_inferred__0/i___33_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___33_carry_i_1__2_n_0\,
      DI(2) => \area0__32_carry_i_1__2_0\(0),
      DI(1) => \i___33_carry_i_3__2_n_0\,
      DI(0) => '0',
      O(3) => \area1_inferred__0/i___33_carry_n_4\,
      O(2) => \area1_inferred__0/i___33_carry_n_5\,
      O(1) => \area1_inferred__0/i___33_carry_n_6\,
      O(0) => \area1_inferred__0/i___33_carry_n_7\,
      S(3) => \i___33_carry_i_4__2_n_0\,
      S(2) => \i___33_carry_i_5__2_n_0\,
      S(1) => \i___33_carry_i_6__2_n_0\,
      S(0) => \i___33_carry_i_7__2_n_0\
    );
\area1_inferred__0/i___33_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___33_carry_n_0\,
      CO(3) => \area1_inferred__0/i___33_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___33_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___33_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___33_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \i___100_carry__0_i_4__2_0\(2 downto 0),
      DI(0) => \i___33_carry__0_i_4__2_n_0\,
      O(3) => \area1_inferred__0/i___33_carry__0_n_4\,
      O(2) => \area1_inferred__0/i___33_carry__0_n_5\,
      O(1) => \area1_inferred__0/i___33_carry__0_n_6\,
      O(0) => \area1_inferred__0/i___33_carry__0_n_7\,
      S(3 downto 1) => \i___100_carry__0_i_4__2_1\(2 downto 0),
      S(0) => \i___33_carry__0_i_8__2_n_0\
    );
\area1_inferred__0/i___33_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___33_carry__0_n_0\,
      CO(3) => \i___33_carry__1_i_6__2\(0),
      CO(2) => \NLW_area1_inferred__0/i___33_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1_inferred__0/i___33_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___33_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \i___100_carry__1_i_8__2_0\(2 downto 0),
      O(3) => \NLW_area1_inferred__0/i___33_carry__1_O_UNCONNECTED\(3),
      O(2) => \^i___33_carry__1_i_6__2_0\(0),
      O(1) => \area1_inferred__0/i___33_carry__1_n_6\,
      O(0) => \area1_inferred__0/i___33_carry__1_n_7\,
      S(3) => '1',
      S(2 downto 0) => \i___100_carry__1_i_8__2_1\(2 downto 0)
    );
\area1_inferred__0/i___66_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___66_carry_n_0\,
      CO(2) => \area1_inferred__0/i___66_carry_n_1\,
      CO(1) => \area1_inferred__0/i___66_carry_n_2\,
      CO(0) => \area1_inferred__0/i___66_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \i___100_carry_i_1__2_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \area1_inferred__0/i___66_carry_n_4\,
      O(2) => \area1_inferred__0/i___66_carry_n_5\,
      O(1) => \area1_inferred__0/i___66_carry_n_6\,
      O(0) => \area1_inferred__0/i___66_carry_n_7\,
      S(3) => \i___66_carry_i_4__2_n_0\,
      S(2 downto 1) => \i___100_carry_i_1__2_1\(1 downto 0),
      S(0) => \i___66_carry_i_7__2_n_0\
    );
\area1_inferred__0/i___66_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___66_carry_n_0\,
      CO(3) => \area1_inferred__0/i___66_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___66_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___66_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___66_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \i___100_carry__0_i_6__2_0\(3 downto 0),
      O(3) => \^i___66_carry__0_i_8__2\(0),
      O(2) => \area1_inferred__0/i___66_carry__0_n_5\,
      O(1) => \area1_inferred__0/i___66_carry__0_n_6\,
      O(0) => \area1_inferred__0/i___66_carry__0_n_7\,
      S(3 downto 0) => \i___100_carry__0_i_6__2_1\(3 downto 0)
    );
\area1_inferred__0/i___66_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___66_carry__0_n_0\,
      CO(3) => \NLW_area1_inferred__0/i___66_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \area1_inferred__0/i___66_carry__1_n_1\,
      CO(1) => \area1_inferred__0/i___66_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___66_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \i___100_carry__1_i_1__2\(2 downto 0),
      O(3) => \area1_inferred__0/i___66_carry__1_n_4\,
      O(2 downto 0) => \^i___66_carry__1_i_6__2\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \i___100_carry__1_i_1__2_0\(2 downto 0)
    );
area2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => area2_carry_n_0,
      CO(2) => area2_carry_n_1,
      CO(1) => area2_carry_n_2,
      CO(0) => area2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => x2_wire(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3 downto 0) => \area1__0_carry_i_7__1\(3 downto 0)
    );
\area2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => area2_carry_n_0,
      CO(3) => \x2_reg[7]\(0),
      CO(2) => \area2_carry__0_n_1\,
      CO(1) => \area2_carry__0_n_2\,
      CO(0) => \area2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x2_wire(7 downto 4),
      O(3 downto 0) => \^x2_reg[7]_0\(3 downto 0),
      S(3 downto 0) => \area1__33_carry__1_i_1__2\(3 downto 0)
    );
\area2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area2_inferred__0/i__carry_n_0\,
      CO(2) => \area2_inferred__0/i__carry_n_1\,
      CO(1) => \area2_inferred__0/i__carry_n_2\,
      CO(0) => \area2_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => y2_wire(3 downto 0),
      O(3 downto 0) => \^y2_reg[3]\(3 downto 0),
      S(3 downto 0) => \i___0_carry_i_7__1\(3 downto 0)
    );
\area2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_inferred__0/i__carry_n_0\,
      CO(3) => \y2_reg[7]\(0),
      CO(2) => \area2_inferred__0/i__carry__0_n_1\,
      CO(1) => \area2_inferred__0/i__carry__0_n_2\,
      CO(0) => \area2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_wire(7 downto 4),
      O(3 downto 0) => \^y2_reg[7]_0\(3 downto 0),
      S(3 downto 0) => \i___33_carry__1_i_1__2\(3 downto 0)
    );
\area2_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area2_inferred__1/i__carry_n_0\,
      CO(2) => \area2_inferred__1/i__carry_n_1\,
      CO(1) => \area2_inferred__1/i__carry_n_2\,
      CO(0) => \area2_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => y3_wire(3 downto 0),
      O(3 downto 0) => \^y3_reg[3]\(3 downto 0),
      S(3 downto 0) => \area1__66_carry_i_2__2\(3 downto 0)
    );
\area2_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_inferred__1/i__carry_n_0\,
      CO(3) => \y3_reg[7]\(0),
      CO(2) => \area2_inferred__1/i__carry__0_n_1\,
      CO(1) => \area2_inferred__1/i__carry__0_n_2\,
      CO(0) => \area2_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_wire(7 downto 4),
      O(3 downto 0) => \^y3_reg[7]_0\(3 downto 0),
      S(3 downto 0) => \area1__66_carry__0_i_10__2\(3 downto 0)
    );
\area2_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area2_inferred__2/i__carry_n_0\,
      CO(2) => \area2_inferred__2/i__carry_n_1\,
      CO(1) => \area2_inferred__2/i__carry_n_2\,
      CO(0) => \area2_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => x3_wire(3 downto 0),
      O(3 downto 0) => \^x3_reg[3]\(3 downto 0),
      S(3 downto 0) => \i___66_carry_i_2__2\(3 downto 0)
    );
\area2_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_inferred__2/i__carry_n_0\,
      CO(3) => \x3_reg[7]\(0),
      CO(2) => \area2_inferred__2/i__carry__0_n_1\,
      CO(1) => \area2_inferred__2/i__carry__0_n_2\,
      CO(0) => \area2_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_wire(7 downto 4),
      O(3 downto 0) => \^x3_reg[7]_0\(3 downto 0),
      S(3 downto 0) => \i___66_carry__0_i_10__1\(3 downto 0)
    );
\area_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => area00_out(17),
      Q => area(0)
    );
\i___0_carry__0_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x3_reg[3]\(3),
      I1 => \^y2_reg[3]\(2),
      O => \i___0_carry__0_i_11__2_n_0\
    );
\i___0_carry__0_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x3_reg[3]\(2),
      I1 => \^y2_reg[3]\(2),
      O => \i___0_carry__0_i_12__2_n_0\
    );
\i___0_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y2_reg[3]\(2),
      I1 => \area1_inferred__0/i___0_carry__1_0\(0),
      I2 => \^y2_reg[3]\(1),
      I3 => \area1_inferred__0/i___0_carry__1_0\(1),
      I4 => \^y2_reg[3]\(0),
      I5 => \area1_inferred__0/i___0_carry__1_0\(2),
      O => \^y2_reg[3]_2\(3)
    );
\i___0_carry__0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y2_reg[3]\(2),
      I1 => \^x3_reg[7]_0\(0),
      I2 => \^y2_reg[3]\(1),
      I3 => \^x3_reg[7]_0\(1),
      I4 => \^y2_reg[3]\(0),
      I5 => \^x3_reg[7]_0\(2),
      O => \i___0_carry__0_i_1__2_n_0\
    );
\i___0_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y2_reg[3]\(2),
      I1 => \area1_inferred__0/i___0_carry__0_0\(3),
      I2 => \^y2_reg[3]\(1),
      I3 => \area1_inferred__0/i___0_carry__1_0\(0),
      I4 => \^y2_reg[3]\(0),
      I5 => \area1_inferred__0/i___0_carry__1_0\(1),
      O => \^y2_reg[3]_2\(2)
    );
\i___0_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y2_reg[3]\(2),
      I1 => \^x3_reg[3]\(3),
      I2 => \^y2_reg[3]\(1),
      I3 => \^x3_reg[7]_0\(0),
      I4 => \^y2_reg[3]\(0),
      I5 => \^x3_reg[7]_0\(1),
      O => \i___0_carry__0_i_2__2_n_0\
    );
\i___0_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y2_reg[3]\(2),
      I1 => \area1_inferred__0/i___0_carry__0_0\(2),
      I2 => \^y2_reg[3]\(1),
      I3 => \area1_inferred__0/i___0_carry__0_0\(3),
      I4 => \^y2_reg[3]\(0),
      I5 => \area1_inferred__0/i___0_carry__1_0\(0),
      O => \^y2_reg[3]_2\(1)
    );
\i___0_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y2_reg[3]\(2),
      I1 => \^x3_reg[3]\(2),
      I2 => \^y2_reg[3]\(1),
      I3 => \^x3_reg[3]\(3),
      I4 => \^y2_reg[3]\(0),
      I5 => \^x3_reg[7]_0\(0),
      O => \i___0_carry__0_i_3__2_n_0\
    );
\i___0_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y2_reg[3]\(2),
      I1 => \area1_inferred__0/i___0_carry__0_0\(1),
      I2 => \^y2_reg[3]\(1),
      I3 => \area1_inferred__0/i___0_carry__0_0\(2),
      I4 => \^y2_reg[3]\(0),
      I5 => \area1_inferred__0/i___0_carry__0_0\(3),
      O => \^y2_reg[3]_2\(0)
    );
\i___0_carry__0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y2_reg[3]\(2),
      I1 => \^x3_reg[3]\(1),
      I2 => \^y2_reg[3]\(1),
      I3 => \^x3_reg[3]\(2),
      I4 => \^y2_reg[3]\(0),
      I5 => \^x3_reg[3]\(3),
      O => \i___0_carry__0_i_4__2_n_0\
    );
\i___0_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^y2_reg[3]_2\(3),
      I1 => \^y2_reg[3]\(1),
      I2 => \area1_inferred__0/i___0_carry__1_0\(2),
      I3 => \area1_inferred__0/i___0_carry__0_4\,
      I4 => \area1_inferred__0/i___0_carry__1_0\(3),
      I5 => \^y2_reg[3]\(0),
      O => \y2_reg[3]_1\(3)
    );
\i___0_carry__0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___0_carry__0_i_1__2_n_0\,
      I1 => \^y2_reg[3]\(1),
      I2 => \^x3_reg[7]_0\(2),
      I3 => \area1_inferred__0/i___0_carry__0_6\,
      I4 => \^x3_reg[7]_0\(3),
      I5 => \^y2_reg[3]\(0),
      O => \i___0_carry__0_i_5__2_n_0\
    );
\i___0_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^y2_reg[3]_2\(2),
      I1 => \^y2_reg[3]\(1),
      I2 => \area1_inferred__0/i___0_carry__1_0\(1),
      I3 => \area1_inferred__0/i___0_carry__0_3\,
      I4 => \area1_inferred__0/i___0_carry__1_0\(2),
      I5 => \^y2_reg[3]\(0),
      O => \y2_reg[3]_1\(2)
    );
\i___0_carry__0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___0_carry__0_i_2__2_n_0\,
      I1 => \^y2_reg[3]\(1),
      I2 => \^x3_reg[7]_0\(1),
      I3 => \area1_inferred__0/i___0_carry__0_5\,
      I4 => \^x3_reg[7]_0\(2),
      I5 => \^y2_reg[3]\(0),
      O => \i___0_carry__0_i_6__2_n_0\
    );
\i___0_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^y2_reg[3]_2\(1),
      I1 => \^y2_reg[3]\(1),
      I2 => \area1_inferred__0/i___0_carry__1_0\(0),
      I3 => \area1_inferred__0/i___0_carry__0_2\,
      I4 => \area1_inferred__0/i___0_carry__1_0\(1),
      I5 => \^y2_reg[3]\(0),
      O => \y2_reg[3]_1\(1)
    );
\i___0_carry__0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___0_carry__0_i_3__2_n_0\,
      I1 => \^y2_reg[3]\(1),
      I2 => \^x3_reg[7]_0\(0),
      I3 => \i___0_carry__0_i_11__2_n_0\,
      I4 => \^x3_reg[7]_0\(1),
      I5 => \^y2_reg[3]\(0),
      O => \i___0_carry__0_i_7__2_n_0\
    );
\i___0_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^y2_reg[3]_2\(0),
      I1 => \^y2_reg[3]\(1),
      I2 => \area1_inferred__0/i___0_carry__0_0\(3),
      I3 => \area1_inferred__0/i___0_carry__0_1\,
      I4 => \area1_inferred__0/i___0_carry__1_0\(0),
      I5 => \^y2_reg[3]\(0),
      O => \y2_reg[3]_1\(0)
    );
\i___0_carry__0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___0_carry__0_i_4__2_n_0\,
      I1 => \^y2_reg[3]\(1),
      I2 => \^x3_reg[3]\(3),
      I3 => \i___0_carry__0_i_12__2_n_0\,
      I4 => \^x3_reg[7]_0\(0),
      I5 => \^y2_reg[3]\(0),
      O => \i___0_carry__0_i_8__2_n_0\
    );
\i___0_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \^y2_reg[3]\(1),
      I1 => \area1_inferred__0/i___0_carry__1_1\(0),
      I2 => \^y2_reg[3]\(2),
      I3 => \area1_inferred__0/i___0_carry__1_0\(3),
      O => \^y2_reg[3]_4\(2)
    );
\i___0_carry__1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \^y2_reg[3]\(1),
      I1 => \area1_inferred__0/i___0_carry__1_2\(0),
      I2 => \^y2_reg[3]\(2),
      I3 => \^x3_reg[7]_0\(3),
      O => \i___0_carry__1_i_1__2_n_0\
    );
\i___0_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => \^y2_reg[3]\(2),
      I1 => \area1_inferred__0/i___0_carry__1_0\(2),
      I2 => \^y2_reg[3]\(1),
      I3 => \area1_inferred__0/i___0_carry__1_0\(3),
      I4 => \^y2_reg[3]\(0),
      I5 => \area1_inferred__0/i___0_carry__1_1\(0),
      O => \^y2_reg[3]_4\(1)
    );
\i___0_carry__1_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => \^y2_reg[3]\(2),
      I1 => \^x3_reg[7]_0\(2),
      I2 => \^y2_reg[3]\(1),
      I3 => \^x3_reg[7]_0\(3),
      I4 => \^y2_reg[3]\(0),
      I5 => \area1_inferred__0/i___0_carry__1_2\(0),
      O => \i___0_carry__1_i_2__2_n_0\
    );
\i___0_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y2_reg[3]\(2),
      I1 => \area1_inferred__0/i___0_carry__1_0\(1),
      I2 => \^y2_reg[3]\(1),
      I3 => \area1_inferred__0/i___0_carry__1_0\(2),
      I4 => \^y2_reg[3]\(0),
      I5 => \area1_inferred__0/i___0_carry__1_0\(3),
      O => \^y2_reg[3]_4\(0)
    );
\i___0_carry__1_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y2_reg[3]\(2),
      I1 => \^x3_reg[7]_0\(1),
      I2 => \^y2_reg[3]\(1),
      I3 => \^x3_reg[7]_0\(2),
      I4 => \^y2_reg[3]\(0),
      I5 => \^x3_reg[7]_0\(3),
      O => \i___0_carry__1_i_3__2_n_0\
    );
\i___0_carry__1_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => \^y2_reg[3]\(0),
      I1 => \area1_inferred__0/i___0_carry__1_0\(2),
      I2 => \area1_inferred__0/i___0_carry__1_0\(3),
      I3 => \^y2_reg[3]\(2),
      I4 => \area1_inferred__0/i___0_carry__1_1\(0),
      I5 => \^y2_reg[3]\(1),
      O => \y2_reg[3]_3\(1)
    );
\i___0_carry__1_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => \^y2_reg[3]\(0),
      I1 => \^x3_reg[7]_0\(2),
      I2 => \^x3_reg[7]_0\(3),
      I3 => \^y2_reg[3]\(2),
      I4 => \area1_inferred__0/i___0_carry__1_2\(0),
      I5 => \^y2_reg[3]\(1),
      O => \i___0_carry__1_i_5__2_n_0\
    );
\i___0_carry__1_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \^y2_reg[3]_4\(0),
      I1 => \^y2_reg[3]\(1),
      I2 => \area1_inferred__0/i___0_carry__1_0\(3),
      I3 => \area1_inferred__0/i___0_carry__1_3\,
      I4 => \area1_inferred__0/i___0_carry__1_1\(0),
      I5 => \^y2_reg[3]\(0),
      O => \y2_reg[3]_3\(0)
    );
\i___0_carry__1_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \i___0_carry__1_i_3__2_n_0\,
      I1 => \^y2_reg[3]\(1),
      I2 => \^x3_reg[7]_0\(3),
      I3 => \area1_inferred__0/i___0_carry__1_4\,
      I4 => \area1_inferred__0/i___0_carry__1_2\(0),
      I5 => \^y2_reg[3]\(0),
      O => \i___0_carry__1_i_6__2_n_0\
    );
\i___0_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^y2_reg[3]\(1),
      I1 => \area1_inferred__0/i___0_carry__0_0\(2),
      I2 => \^y2_reg[3]\(2),
      I3 => \area1_inferred__0/i___0_carry__0_0\(1),
      I4 => \area1_inferred__0/i___0_carry__0_0\(3),
      I5 => \^y2_reg[3]\(0),
      O => \y2_reg[3]_5\(2)
    );
\i___0_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^y2_reg[3]\(1),
      I1 => \^x3_reg[3]\(2),
      I2 => \^y2_reg[3]\(2),
      I3 => \^x3_reg[3]\(1),
      I4 => \^x3_reg[3]\(3),
      I5 => \^y2_reg[3]\(0),
      O => \i___0_carry_i_1__2_n_0\
    );
\i___0_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^y2_reg[3]\(1),
      I1 => \area1_inferred__0/i___0_carry__0_0\(1),
      I2 => \^y2_reg[3]\(2),
      I3 => \area1_inferred__0/i___0_carry__0_0\(0),
      O => \y2_reg[3]_5\(1)
    );
\i___0_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^y2_reg[3]\(1),
      I1 => \^x3_reg[3]\(1),
      I2 => \^y2_reg[3]\(2),
      I3 => \^x3_reg[3]\(0),
      O => \i___0_carry_i_2__2_n_0\
    );
\i___0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y2_reg[3]\(0),
      I1 => \area1_inferred__0/i___0_carry__0_0\(1),
      O => \y2_reg[3]_5\(0)
    );
\i___0_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y2_reg[3]\(0),
      I1 => \^x3_reg[3]\(1),
      O => \i___0_carry_i_3__2_n_0\
    );
\i___0_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^x3_reg[3]\(2),
      I1 => \i___0_carry_i_8__2_n_0\,
      I2 => \^x3_reg[3]\(1),
      I3 => \^y2_reg[3]\(1),
      I4 => \^x3_reg[3]\(0),
      I5 => \^y2_reg[3]\(2),
      O => \i___0_carry_i_4__2_n_0\
    );
\i___0_carry_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^x3_reg[3]\(0),
      I1 => \^y2_reg[3]\(2),
      I2 => \^x3_reg[3]\(1),
      I3 => \^y2_reg[3]\(1),
      I4 => \^y2_reg[3]\(0),
      I5 => \^x3_reg[3]\(2),
      O => \i___0_carry_i_5__2_n_0\
    );
\i___0_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^y2_reg[3]\(0),
      I1 => \area1_inferred__0/i___0_carry__0_0\(1),
      I2 => \^y2_reg[3]\(1),
      I3 => \area1_inferred__0/i___0_carry__0_0\(0),
      O => \y2_reg[3]_0\(0)
    );
\i___0_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^y2_reg[3]\(0),
      I1 => \^x3_reg[3]\(1),
      I2 => \^y2_reg[3]\(1),
      I3 => \^x3_reg[3]\(0),
      O => \i___0_carry_i_6__2_n_0\
    );
\i___0_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^x3_reg[3]\(0),
      I1 => \^y2_reg[3]\(0),
      O => \i___0_carry_i_7__2_n_0\
    );
\i___0_carry_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x3_reg[3]\(3),
      I1 => \^y2_reg[3]\(0),
      O => \i___0_carry_i_8__2_n_0\
    );
\i___100_carry__0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry__0_n_4\,
      I1 => \area1_inferred__0/i___66_carry__0_n_7\,
      I2 => \area1_inferred__0/i___0_carry__1_n_5\,
      I3 => \area1_inferred__0/i___66_carry_n_4\,
      I4 => \area1_inferred__0/i___33_carry__0_n_5\,
      O => \i___100_carry__0_i_1__2_n_0\
    );
\i___100_carry__0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__1_n_6\,
      I1 => \area1_inferred__0/i___66_carry_n_4\,
      I2 => \area1_inferred__0/i___33_carry__0_n_5\,
      O => \i___100_carry__0_i_2__2_n_0\
    );
\i___100_carry__0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_4\,
      I1 => \area1_inferred__0/i___33_carry__0_n_5\,
      I2 => \area1_inferred__0/i___0_carry__1_n_6\,
      O => \i___100_carry__0_i_3__2_n_0\
    );
\i___100_carry__0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_6\,
      I1 => \area1_inferred__0/i___33_carry__0_n_7\,
      I2 => \area1_inferred__0/i___0_carry__0_n_4\,
      O => \i___100_carry__0_i_4__2_n_0\
    );
\i___100_carry__0_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \i___100_carry__0_i_1__2_n_0\,
      I1 => \i___100_carry__0_i_9__2_n_0\,
      I2 => \area1_inferred__0/i___66_carry__0_n_7\,
      I3 => \area1_inferred__0/i___33_carry__0_n_4\,
      I4 => \area1_inferred__0/i___0_carry__1_n_5\,
      O => \i___100_carry__0_i_5__2_n_0\
    );
\i___100_carry__0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \i___100_carry__0_i_2__2_n_0\,
      I1 => \area1_inferred__0/i___0_carry__1_n_5\,
      I2 => \area1_inferred__0/i___66_carry__0_n_7\,
      I3 => \area1_inferred__0/i___33_carry__0_n_4\,
      I4 => \area1_inferred__0/i___33_carry__0_n_5\,
      I5 => \area1_inferred__0/i___66_carry_n_4\,
      O => \i___100_carry__0_i_6__2_n_0\
    );
\i___100_carry__0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__1_n_6\,
      I1 => \area1_inferred__0/i___33_carry__0_n_5\,
      I2 => \area1_inferred__0/i___66_carry_n_4\,
      I3 => \area1_inferred__0/i___0_carry__1_n_7\,
      I4 => \area1_inferred__0/i___33_carry__0_n_6\,
      I5 => \area1_inferred__0/i___66_carry_n_5\,
      O => \i___100_carry__0_i_7__2_n_0\
    );
\i___100_carry__0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___100_carry__0_i_4__2_n_0\,
      I1 => \area1_inferred__0/i___33_carry__0_n_6\,
      I2 => \area1_inferred__0/i___66_carry_n_5\,
      I3 => \area1_inferred__0/i___0_carry__1_n_7\,
      O => \i___100_carry__0_i_8__2_n_0\
    );
\i___100_carry__0_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__1_n_0\,
      I1 => \area1_inferred__0/i___66_carry__0_n_6\,
      I2 => \area1_inferred__0/i___33_carry__1_n_7\,
      O => \i___100_carry__0_i_9__2_n_0\
    );
\i___100_carry__1_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^i___66_carry__0_i_8__2\(0),
      I1 => \^i___33_carry__1_i_6__2_0\(0),
      I2 => \area1_inferred__0/i___33_carry__1_n_6\,
      I3 => \area1_inferred__0/i___66_carry__0_n_5\,
      O => \^area1_inferred__0/i___66_carry__0_0\(0)
    );
\i___100_carry__1_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__0_n_5\,
      I1 => \area1_inferred__0/i___33_carry__1_n_6\,
      I2 => \area1_inferred__0/i___0_carry__1_n_0\,
      I3 => \area1_inferred__0/i___33_carry__1_n_7\,
      I4 => \area1_inferred__0/i___66_carry__0_n_6\,
      O => \i___100_carry__1_i_3__2_n_0\
    );
\i___100_carry__1_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry__1_n_7\,
      I1 => \area1_inferred__0/i___66_carry__0_n_6\,
      I2 => \area1_inferred__0/i___0_carry__1_n_0\,
      I3 => \area1_inferred__0/i___0_carry__1_n_5\,
      I4 => \area1_inferred__0/i___33_carry__0_n_4\,
      I5 => \area1_inferred__0/i___66_carry__0_n_7\,
      O => \i___100_carry__1_i_4__2_n_0\
    );
\i___100_carry__1_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^i___66_carry__0_i_8__2\(0),
      I1 => \^i___33_carry__1_i_6__2_0\(0),
      I2 => \area1_inferred__0/i___33_carry__1_n_6\,
      I3 => \area1_inferred__0/i___66_carry__0_n_5\,
      I4 => \i___100_carry__1_i_3__2_n_0\,
      O => \i___100_carry__1_i_7__2_n_0\
    );
\i___100_carry__1_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \i___100_carry__1_i_4__2_n_0\,
      I1 => \area1_inferred__0/i___33_carry__1_n_6\,
      I2 => \area1_inferred__0/i___66_carry__0_n_5\,
      I3 => \area1_inferred__0/i___66_carry__0_n_6\,
      I4 => \area1_inferred__0/i___33_carry__1_n_7\,
      I5 => \area1_inferred__0/i___0_carry__1_n_0\,
      O => \i___100_carry__1_i_8__2_n_0\
    );
\i___100_carry_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_7\,
      I1 => \area1_inferred__0/i___33_carry_n_4\,
      I2 => \area1_inferred__0/i___0_carry__0_n_5\,
      O => \i___100_carry_i_1__2_n_0\
    );
\i___100_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry_n_5\,
      I1 => \area1_inferred__0/i___0_carry__0_n_6\,
      O => \i___100_carry_i_2__2_n_0\
    );
\i___100_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__0_n_7\,
      I1 => \area1_inferred__0/i___33_carry_n_6\,
      O => \i___100_carry_i_3__2_n_0\
    );
\i___100_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_4\,
      I1 => \area1_inferred__0/i___33_carry_n_7\,
      O => \i___100_carry_i_4__2_n_0\
    );
\i___100_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_6\,
      I1 => \area1_inferred__0/i___33_carry__0_n_7\,
      I2 => \area1_inferred__0/i___0_carry__0_n_4\,
      I3 => \i___100_carry_i_1__2_n_0\,
      O => \i___100_carry_i_5__2_n_0\
    );
\i___100_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_7\,
      I1 => \area1_inferred__0/i___33_carry_n_4\,
      I2 => \area1_inferred__0/i___0_carry__0_n_5\,
      I3 => \i___100_carry_i_2__2_n_0\,
      O => \i___100_carry_i_6__2_n_0\
    );
\i___100_carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry_n_5\,
      I1 => \area1_inferred__0/i___0_carry__0_n_6\,
      I2 => \area1_inferred__0/i___0_carry__0_n_7\,
      I3 => \area1_inferred__0/i___33_carry_n_6\,
      O => \i___100_carry_i_7__2_n_0\
    );
\i___100_carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_4\,
      I1 => \area1_inferred__0/i___33_carry_n_7\,
      I2 => \area1_inferred__0/i___33_carry_n_6\,
      I3 => \area1_inferred__0/i___0_carry__0_n_7\,
      O => \i___100_carry_i_8__2_n_0\
    );
\i___33_carry__0_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x3_reg[3]\(3),
      I1 => \^y2_reg[7]_0\(1),
      O => \x3_reg[3]_0\
    );
\i___33_carry__0_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x3_reg[3]\(2),
      I1 => \^y2_reg[7]_0\(1),
      O => \i___33_carry__0_i_12__2_n_0\
    );
\i___33_carry__0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y2_reg[7]_0\(1),
      I1 => \^x3_reg[3]\(1),
      I2 => \^y2_reg[7]_0\(0),
      I3 => \^x3_reg[3]\(2),
      I4 => \^y2_reg[3]\(3),
      I5 => \^x3_reg[3]\(3),
      O => \i___33_carry__0_i_4__2_n_0\
    );
\i___33_carry__0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___33_carry__0_i_4__2_n_0\,
      I1 => \^y2_reg[7]_0\(0),
      I2 => \^x3_reg[3]\(3),
      I3 => \i___33_carry__0_i_12__2_n_0\,
      I4 => \^x3_reg[7]_0\(0),
      I5 => \^y2_reg[3]\(3),
      O => \i___33_carry__0_i_8__2_n_0\
    );
\i___33_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^y2_reg[7]_0\(0),
      I1 => \^x3_reg[3]\(2),
      I2 => \^y2_reg[7]_0\(1),
      I3 => \^x3_reg[3]\(1),
      I4 => \^x3_reg[3]\(3),
      I5 => \^y2_reg[3]\(3),
      O => \i___33_carry_i_1__2_n_0\
    );
\i___33_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y2_reg[3]\(3),
      I1 => \area1_inferred__0/i___0_carry__0_0\(1),
      O => \y2_reg[3]_6\(0)
    );
\i___33_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y2_reg[3]\(3),
      I1 => \^x3_reg[3]\(1),
      O => \i___33_carry_i_3__2_n_0\
    );
\i___33_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^x3_reg[3]\(2),
      I1 => \i___33_carry_i_8__2_n_0\,
      I2 => \^x3_reg[3]\(1),
      I3 => \^y2_reg[7]_0\(0),
      I4 => \^x3_reg[3]\(0),
      I5 => \^y2_reg[7]_0\(1),
      O => \i___33_carry_i_4__2_n_0\
    );
\i___33_carry_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^x3_reg[3]\(0),
      I1 => \^y2_reg[7]_0\(1),
      I2 => \^x3_reg[3]\(1),
      I3 => \^y2_reg[7]_0\(0),
      I4 => \^y2_reg[3]\(3),
      I5 => \^x3_reg[3]\(2),
      O => \i___33_carry_i_5__2_n_0\
    );
\i___33_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^y2_reg[3]\(3),
      I1 => \^x3_reg[3]\(1),
      I2 => \^y2_reg[7]_0\(0),
      I3 => \^x3_reg[3]\(0),
      O => \i___33_carry_i_6__2_n_0\
    );
\i___33_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^x3_reg[3]\(0),
      I1 => \^y2_reg[3]\(3),
      O => \i___33_carry_i_7__2_n_0\
    );
\i___33_carry_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x3_reg[3]\(3),
      I1 => \^y2_reg[3]\(3),
      O => \i___33_carry_i_8__2_n_0\
    );
\i___66_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96CC963C96CC663C"
    )
        port map (
      I0 => \^x3_reg[3]\(2),
      I1 => \i___66_carry_i_8_n_0\,
      I2 => \^x3_reg[3]\(1),
      I3 => \^y2_reg[7]_0\(3),
      I4 => \area1_inferred__0/i___66_carry_0\(0),
      I5 => \^x3_reg[3]\(0),
      O => \i___66_carry_i_4__2_n_0\
    );
\i___66_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^x3_reg[3]\(0),
      I1 => \^y2_reg[7]_0\(2),
      O => \i___66_carry_i_7__2_n_0\
    );
\i___66_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x3_reg[3]\(3),
      I1 => \^y2_reg[7]_0\(2),
      O => \i___66_carry_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_spCORE_0_0_edge_fill_v2_0 is
  port (
    \x3_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x3_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_i_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y3_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_6_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__1_i_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__2_i_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \area0_carry__2_i_4_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__3_i_1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    x3_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area1__0_carry_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area1__100_carry_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__1_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__0_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_4_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__0_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_5_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__2_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__2_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area0_carry__2_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    y3_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i___0_carry_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area2_inferred__2/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area0__32_carry_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry__1_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry_i_1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry_i_1_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__0_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_6_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__2_i_1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__2_i_1_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area_reg[17]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    y2_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x2_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area1__66_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___66_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_spCORE_0_0_edge_fill_v2_0 : entity is "edge_fill_v2";
end design_1_spCORE_0_0_edge_fill_v2_0;

architecture STRUCTURE of design_1_spCORE_0_0_edge_fill_v2_0 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \area0__32_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_n_1\ : STD_LOGIC;
  signal \area0__32_carry__0_n_2\ : STD_LOGIC;
  signal \area0__32_carry__0_n_3\ : STD_LOGIC;
  signal \area0__32_carry__0_n_4\ : STD_LOGIC;
  signal \area0__32_carry__0_n_5\ : STD_LOGIC;
  signal \area0__32_carry__0_n_6\ : STD_LOGIC;
  signal \area0__32_carry__0_n_7\ : STD_LOGIC;
  signal \area0__32_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_n_1\ : STD_LOGIC;
  signal \area0__32_carry__1_n_2\ : STD_LOGIC;
  signal \area0__32_carry__1_n_3\ : STD_LOGIC;
  signal \area0__32_carry__1_n_4\ : STD_LOGIC;
  signal \area0__32_carry__1_n_5\ : STD_LOGIC;
  signal \area0__32_carry__1_n_6\ : STD_LOGIC;
  signal \area0__32_carry__1_n_7\ : STD_LOGIC;
  signal \area0__32_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_n_1\ : STD_LOGIC;
  signal \area0__32_carry__2_n_2\ : STD_LOGIC;
  signal \area0__32_carry__2_n_3\ : STD_LOGIC;
  signal \area0__32_carry__2_n_4\ : STD_LOGIC;
  signal \area0__32_carry__2_n_5\ : STD_LOGIC;
  signal \area0__32_carry__2_n_6\ : STD_LOGIC;
  signal \area0__32_carry__2_n_7\ : STD_LOGIC;
  signal \area0__32_carry__3_n_3\ : STD_LOGIC;
  signal \area0__32_carry__3_n_6\ : STD_LOGIC;
  signal \area0__32_carry__3_n_7\ : STD_LOGIC;
  signal \area0__32_carry_i_1_n_0\ : STD_LOGIC;
  signal \area0__32_carry_i_2_n_0\ : STD_LOGIC;
  signal \area0__32_carry_i_3_n_0\ : STD_LOGIC;
  signal \area0__32_carry_i_4_n_0\ : STD_LOGIC;
  signal \area0__32_carry_n_0\ : STD_LOGIC;
  signal \area0__32_carry_n_1\ : STD_LOGIC;
  signal \area0__32_carry_n_2\ : STD_LOGIC;
  signal \area0__32_carry_n_3\ : STD_LOGIC;
  signal \area0__32_carry_n_4\ : STD_LOGIC;
  signal \area0__32_carry_n_5\ : STD_LOGIC;
  signal \area0__32_carry_n_6\ : STD_LOGIC;
  signal \area0__32_carry_n_7\ : STD_LOGIC;
  signal \area0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \area0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \area0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \area0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \area0_carry__0_n_0\ : STD_LOGIC;
  signal \area0_carry__0_n_1\ : STD_LOGIC;
  signal \area0_carry__0_n_2\ : STD_LOGIC;
  signal \area0_carry__0_n_3\ : STD_LOGIC;
  signal \area0_carry__0_n_4\ : STD_LOGIC;
  signal \area0_carry__0_n_5\ : STD_LOGIC;
  signal \area0_carry__0_n_6\ : STD_LOGIC;
  signal \area0_carry__0_n_7\ : STD_LOGIC;
  signal \area0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \area0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \area0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \area0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \area0_carry__1_n_0\ : STD_LOGIC;
  signal \area0_carry__1_n_1\ : STD_LOGIC;
  signal \area0_carry__1_n_2\ : STD_LOGIC;
  signal \area0_carry__1_n_3\ : STD_LOGIC;
  signal \area0_carry__1_n_4\ : STD_LOGIC;
  signal \area0_carry__1_n_5\ : STD_LOGIC;
  signal \area0_carry__1_n_6\ : STD_LOGIC;
  signal \area0_carry__1_n_7\ : STD_LOGIC;
  signal \area0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \area0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \area0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \area0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \area0_carry__2_n_0\ : STD_LOGIC;
  signal \area0_carry__2_n_1\ : STD_LOGIC;
  signal \area0_carry__2_n_2\ : STD_LOGIC;
  signal \area0_carry__2_n_3\ : STD_LOGIC;
  signal \area0_carry__2_n_5\ : STD_LOGIC;
  signal \area0_carry__2_n_6\ : STD_LOGIC;
  signal \area0_carry__2_n_7\ : STD_LOGIC;
  signal \area0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal area0_carry_i_1_n_0 : STD_LOGIC;
  signal area0_carry_i_2_n_0 : STD_LOGIC;
  signal area0_carry_i_3_n_0 : STD_LOGIC;
  signal area0_carry_i_4_n_0 : STD_LOGIC;
  signal area0_carry_i_5_n_0 : STD_LOGIC;
  signal area0_carry_n_0 : STD_LOGIC;
  signal area0_carry_n_1 : STD_LOGIC;
  signal area0_carry_n_2 : STD_LOGIC;
  signal area0_carry_n_3 : STD_LOGIC;
  signal area0_carry_n_4 : STD_LOGIC;
  signal area0_carry_n_5 : STD_LOGIC;
  signal area0_carry_n_6 : STD_LOGIC;
  signal area0_carry_n_7 : STD_LOGIC;
  signal \area1__0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_n_1\ : STD_LOGIC;
  signal \area1__0_carry__0_n_2\ : STD_LOGIC;
  signal \area1__0_carry__0_n_3\ : STD_LOGIC;
  signal \area1__0_carry__0_n_4\ : STD_LOGIC;
  signal \area1__0_carry__0_n_5\ : STD_LOGIC;
  signal \area1__0_carry__0_n_6\ : STD_LOGIC;
  signal \area1__0_carry__0_n_7\ : STD_LOGIC;
  signal \area1__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_n_2\ : STD_LOGIC;
  signal \area1__0_carry__1_n_3\ : STD_LOGIC;
  signal \area1__0_carry__1_n_5\ : STD_LOGIC;
  signal \area1__0_carry__1_n_6\ : STD_LOGIC;
  signal \area1__0_carry__1_n_7\ : STD_LOGIC;
  signal \area1__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_8_n_0\ : STD_LOGIC;
  signal \area1__0_carry_n_0\ : STD_LOGIC;
  signal \area1__0_carry_n_1\ : STD_LOGIC;
  signal \area1__0_carry_n_2\ : STD_LOGIC;
  signal \area1__0_carry_n_3\ : STD_LOGIC;
  signal \area1__0_carry_n_4\ : STD_LOGIC;
  signal \area1__0_carry_n_5\ : STD_LOGIC;
  signal \area1__0_carry_n_6\ : STD_LOGIC;
  signal \area1__0_carry_n_7\ : STD_LOGIC;
  signal \area1__100_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_n_1\ : STD_LOGIC;
  signal \area1__100_carry__0_n_2\ : STD_LOGIC;
  signal \area1__100_carry__0_n_3\ : STD_LOGIC;
  signal \area1__100_carry__0_n_4\ : STD_LOGIC;
  signal \area1__100_carry__0_n_5\ : STD_LOGIC;
  signal \area1__100_carry__0_n_6\ : STD_LOGIC;
  signal \area1__100_carry__0_n_7\ : STD_LOGIC;
  signal \area1__100_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_n_1\ : STD_LOGIC;
  signal \area1__100_carry__1_n_2\ : STD_LOGIC;
  signal \area1__100_carry__1_n_3\ : STD_LOGIC;
  signal \area1__100_carry__1_n_4\ : STD_LOGIC;
  signal \area1__100_carry__1_n_5\ : STD_LOGIC;
  signal \area1__100_carry__1_n_6\ : STD_LOGIC;
  signal \area1__100_carry__1_n_7\ : STD_LOGIC;
  signal \area1__100_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \area1__100_carry__2_n_2\ : STD_LOGIC;
  signal \area1__100_carry__2_n_3\ : STD_LOGIC;
  signal \area1__100_carry__2_n_5\ : STD_LOGIC;
  signal \area1__100_carry__2_n_6\ : STD_LOGIC;
  signal \area1__100_carry__2_n_7\ : STD_LOGIC;
  signal \area1__100_carry_i_1_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_2_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_3_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_4_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_5_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_6_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_7_n_0\ : STD_LOGIC;
  signal \area1__100_carry_n_0\ : STD_LOGIC;
  signal \area1__100_carry_n_1\ : STD_LOGIC;
  signal \area1__100_carry_n_2\ : STD_LOGIC;
  signal \area1__100_carry_n_3\ : STD_LOGIC;
  signal \area1__100_carry_n_4\ : STD_LOGIC;
  signal \area1__100_carry_n_5\ : STD_LOGIC;
  signal \area1__100_carry_n_6\ : STD_LOGIC;
  signal \area1__100_carry_n_7\ : STD_LOGIC;
  signal \area1__33_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_n_1\ : STD_LOGIC;
  signal \area1__33_carry__0_n_2\ : STD_LOGIC;
  signal \area1__33_carry__0_n_3\ : STD_LOGIC;
  signal \area1__33_carry__0_n_4\ : STD_LOGIC;
  signal \area1__33_carry__0_n_5\ : STD_LOGIC;
  signal \area1__33_carry__0_n_6\ : STD_LOGIC;
  signal \area1__33_carry__0_n_7\ : STD_LOGIC;
  signal \area1__33_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_n_2\ : STD_LOGIC;
  signal \area1__33_carry__1_n_3\ : STD_LOGIC;
  signal \area1__33_carry__1_n_5\ : STD_LOGIC;
  signal \area1__33_carry__1_n_6\ : STD_LOGIC;
  signal \area1__33_carry__1_n_7\ : STD_LOGIC;
  signal \area1__33_carry_i_1_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_3_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_4_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_5_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_6_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_7_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_8_n_0\ : STD_LOGIC;
  signal \area1__33_carry_n_0\ : STD_LOGIC;
  signal \area1__33_carry_n_1\ : STD_LOGIC;
  signal \area1__33_carry_n_2\ : STD_LOGIC;
  signal \area1__33_carry_n_3\ : STD_LOGIC;
  signal \area1__33_carry_n_4\ : STD_LOGIC;
  signal \area1__33_carry_n_5\ : STD_LOGIC;
  signal \area1__33_carry_n_6\ : STD_LOGIC;
  signal \area1__33_carry_n_7\ : STD_LOGIC;
  signal \area1__66_carry__0_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_n_1\ : STD_LOGIC;
  signal \area1__66_carry__0_n_2\ : STD_LOGIC;
  signal \area1__66_carry__0_n_3\ : STD_LOGIC;
  signal \area1__66_carry__0_n_4\ : STD_LOGIC;
  signal \area1__66_carry__0_n_5\ : STD_LOGIC;
  signal \area1__66_carry__0_n_6\ : STD_LOGIC;
  signal \area1__66_carry__0_n_7\ : STD_LOGIC;
  signal \area1__66_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \^area1__66_carry__1_i_6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \area1__66_carry__1_n_1\ : STD_LOGIC;
  signal \area1__66_carry__1_n_2\ : STD_LOGIC;
  signal \area1__66_carry__1_n_3\ : STD_LOGIC;
  signal \area1__66_carry__1_n_4\ : STD_LOGIC;
  signal \area1__66_carry_i_4_n_0\ : STD_LOGIC;
  signal \area1__66_carry_i_7_n_0\ : STD_LOGIC;
  signal \area1__66_carry_i_9_n_0\ : STD_LOGIC;
  signal \area1__66_carry_n_0\ : STD_LOGIC;
  signal \area1__66_carry_n_1\ : STD_LOGIC;
  signal \area1__66_carry_n_2\ : STD_LOGIC;
  signal \area1__66_carry_n_3\ : STD_LOGIC;
  signal \area1__66_carry_n_4\ : STD_LOGIC;
  signal \area1__66_carry_n_5\ : STD_LOGIC;
  signal \area1__66_carry_n_6\ : STD_LOGIC;
  signal \area1__66_carry_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__2_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_7\ : STD_LOGIC;
  signal \area2_carry__0_n_1\ : STD_LOGIC;
  signal \area2_carry__0_n_2\ : STD_LOGIC;
  signal \area2_carry__0_n_3\ : STD_LOGIC;
  signal area2_carry_n_0 : STD_LOGIC;
  signal area2_carry_n_1 : STD_LOGIC;
  signal area2_carry_n_2 : STD_LOGIC;
  signal area2_carry_n_3 : STD_LOGIC;
  signal area2_carry_n_4 : STD_LOGIC;
  signal area2_carry_n_5 : STD_LOGIC;
  signal area2_carry_n_6 : STD_LOGIC;
  signal area2_carry_n_7 : STD_LOGIC;
  signal \area2_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \^area_reg[17]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \area_reg_n_0_[0]\ : STD_LOGIC;
  signal \area_reg_n_0_[10]\ : STD_LOGIC;
  signal \area_reg_n_0_[11]\ : STD_LOGIC;
  signal \area_reg_n_0_[12]\ : STD_LOGIC;
  signal \area_reg_n_0_[13]\ : STD_LOGIC;
  signal \area_reg_n_0_[14]\ : STD_LOGIC;
  signal \area_reg_n_0_[15]\ : STD_LOGIC;
  signal \area_reg_n_0_[16]\ : STD_LOGIC;
  signal \area_reg_n_0_[1]\ : STD_LOGIC;
  signal \area_reg_n_0_[2]\ : STD_LOGIC;
  signal \area_reg_n_0_[3]\ : STD_LOGIC;
  signal \area_reg_n_0_[4]\ : STD_LOGIC;
  signal \area_reg_n_0_[5]\ : STD_LOGIC;
  signal \area_reg_n_0_[6]\ : STD_LOGIC;
  signal \area_reg_n_0_[7]\ : STD_LOGIC;
  signal \area_reg_n_0_[8]\ : STD_LOGIC;
  signal \area_reg_n_0_[9]\ : STD_LOGIC;
  signal \i___0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \^i___100_carry__2_i_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i___100_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_8_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \^i___33_carry__1_i_6_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i___33_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_8_n_0\ : STD_LOGIC;
  signal \i___66_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \^i___66_carry__1_i_6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i___66_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___66_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___66_carry_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_13_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_14_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_15_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_16_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_27_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_28_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_29_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_30_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_31_n_0\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_12_n_0\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_12_n_1\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_12_n_2\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_12_n_3\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \^x3_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^y3_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_area0__32_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area0__32_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_area0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_area0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area1__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1__0_carry__1_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area1__0_carry__1_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_area1__100_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_area1__100_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1__33_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1__33_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1__66_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1_inferred__0/i___0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1_inferred__0/i___0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1_inferred__0/i___100_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area1_inferred__0/i___100_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_area1_inferred__0/i___33_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1_inferred__0/i___33_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1_inferred__0/i___66_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i___0_carry__1_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___0_carry__1_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_color_reg[23]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_color_reg[23]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__1\ : label is "soft_lutpair48";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "finish:100,idle:001,calc1:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "finish:100,idle:001,calc1:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "finish:100,idle:001,calc1:010";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \area0__32_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of area0_carry : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__3\ : label is 35;
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_10\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_11\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_12\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_9\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \area1__0_carry__1_i_8\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \area1__0_carry_i_8\ : label is "soft_lutpair49";
  attribute ADDER_THRESHOLD of \area1__100_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \area1__100_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area1__100_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area1__100_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_10\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_11\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_12\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_9\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \area1__33_carry__1_i_7\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \area1__33_carry_i_8\ : label is "soft_lutpair54";
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \i___0_carry__0_i_10\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i___0_carry__0_i_11\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \i___0_carry__0_i_12\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \i___0_carry__0_i_9\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i___0_carry__1_i_8\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i___0_carry_i_8\ : label is "soft_lutpair55";
  attribute HLUTNM : string;
  attribute HLUTNM of \i___100_carry__0_i_4\ : label is "lutpair2";
  attribute HLUTNM of \i___100_carry__1_i_2\ : label is "lutpair3";
  attribute HLUTNM of \i___100_carry__1_i_7\ : label is "lutpair3";
  attribute HLUTNM of \i___100_carry_i_1\ : label is "lutpair1";
  attribute HLUTNM of \i___100_carry_i_2\ : label is "lutpair13";
  attribute HLUTNM of \i___100_carry_i_5\ : label is "lutpair2";
  attribute HLUTNM of \i___100_carry_i_6\ : label is "lutpair1";
  attribute HLUTNM of \i___100_carry_i_7\ : label is "lutpair13";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_10\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_11\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_12\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_9\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i___33_carry__1_i_7\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i___33_carry_i_8\ : label is "soft_lutpair60";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \pixel_color_reg[23]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pixel_color_reg[23]_i_4\ : label is 11;
begin
  CO(0) <= \^co\(0);
  O(3 downto 0) <= \^o\(3 downto 0);
  \area1__66_carry__1_i_6\(2 downto 0) <= \^area1__66_carry__1_i_6\(2 downto 0);
  \area_reg[17]_0\(0) <= \^area_reg[17]_0\(0);
  \i___100_carry__2_i_1\(1 downto 0) <= \^i___100_carry__2_i_1\(1 downto 0);
  \i___33_carry__1_i_6_0\(0) <= \^i___33_carry__1_i_6_0\(0);
  \i___66_carry__1_i_6\(2 downto 0) <= \^i___66_carry__1_i_6\(2 downto 0);
  \x3_reg[7]_0\(3 downto 0) <= \^x3_reg[7]_0\(3 downto 0);
  \x_reg[3]\(3 downto 0) <= \^x_reg[3]\(3 downto 0);
  \x_reg[7]\(3 downto 0) <= \^x_reg[7]\(3 downto 0);
  \x_reg[7]_0\(0) <= \^x_reg[7]_0\(0);
  \y3_reg[7]_0\(3 downto 0) <= \^y3_reg[7]_0\(3 downto 0);
  \y_reg[7]\(3 downto 0) <= \^y_reg[7]\(3 downto 0);
  \y_reg[7]_0\(0) <= \^y_reg[7]_0\(0);
\FSM_onehot_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => rst,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg[0]_0\,
      O => \FSM_onehot_state[0]_i_1__1_n_0\
    );
\FSM_onehot_state[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rst,
      I1 => \FSM_onehot_state_reg[0]_0\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[1]_i_1__1_n_0\
    );
\FSM_onehot_state[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => rst,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[2]_i_1__1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1__1_n_0\,
      PRE => rst,
      Q => \FSM_onehot_state_reg_n_0_[0]\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_onehot_state[1]_i_1__1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_onehot_state[2]_i_1__1_n_0\,
      Q => \FSM_onehot_state_reg[2]_0\(0)
    );
\area0__32_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area0__32_carry_n_0\,
      CO(2) => \area0__32_carry_n_1\,
      CO(1) => \area0__32_carry_n_2\,
      CO(0) => \area0__32_carry_n_3\,
      CYINIT => '0',
      DI(3) => area0_carry_n_5,
      DI(2) => \area1_inferred__0/i___0_carry_n_5\,
      DI(1) => \area1_inferred__0/i___0_carry_n_6\,
      DI(0) => \area1_inferred__0/i___0_carry_n_7\,
      O(3) => \area0__32_carry_n_4\,
      O(2) => \area0__32_carry_n_5\,
      O(1) => \area0__32_carry_n_6\,
      O(0) => \area0__32_carry_n_7\,
      S(3) => \area0__32_carry_i_1_n_0\,
      S(2) => \area0__32_carry_i_2_n_0\,
      S(1) => \area0__32_carry_i_3_n_0\,
      S(0) => \area0__32_carry_i_4_n_0\
    );
\area0__32_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry_n_0\,
      CO(3) => \area0__32_carry__0_n_0\,
      CO(2) => \area0__32_carry__0_n_1\,
      CO(1) => \area0__32_carry__0_n_2\,
      CO(0) => \area0__32_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \area1_inferred__0/i___100_carry_n_4\,
      DI(2) => \area1_inferred__0/i___100_carry_n_5\,
      DI(1) => \area1_inferred__0/i___100_carry_n_6\,
      DI(0) => \area1_inferred__0/i___100_carry_n_7\,
      O(3) => \area0__32_carry__0_n_4\,
      O(2) => \area0__32_carry__0_n_5\,
      O(1) => \area0__32_carry__0_n_6\,
      O(0) => \area0__32_carry__0_n_7\,
      S(3) => \area0__32_carry__0_i_1_n_0\,
      S(2) => \area0__32_carry__0_i_2_n_0\,
      S(1) => \area0__32_carry__0_i_3_n_0\,
      S(0) => \area0__32_carry__0_i_4_n_0\
    );
\area0__32_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry_n_4\,
      I1 => \area0_carry__0_n_5\,
      O => \area0__32_carry__0_i_1_n_0\
    );
\area0__32_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry_n_5\,
      I1 => \area0_carry__0_n_6\,
      O => \area0__32_carry__0_i_2_n_0\
    );
\area0__32_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry_n_6\,
      I1 => \area0_carry__0_n_7\,
      O => \area0__32_carry__0_i_3_n_0\
    );
\area0__32_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry_n_7\,
      I1 => area0_carry_n_4,
      O => \area0__32_carry__0_i_4_n_0\
    );
\area0__32_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry__0_n_0\,
      CO(3) => \area0__32_carry__1_n_0\,
      CO(2) => \area0__32_carry__1_n_1\,
      CO(1) => \area0__32_carry__1_n_2\,
      CO(0) => \area0__32_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \area1_inferred__0/i___100_carry__0_n_4\,
      DI(2) => \area1_inferred__0/i___100_carry__0_n_5\,
      DI(1) => \area1_inferred__0/i___100_carry__0_n_6\,
      DI(0) => \area1_inferred__0/i___100_carry__0_n_7\,
      O(3) => \area0__32_carry__1_n_4\,
      O(2) => \area0__32_carry__1_n_5\,
      O(1) => \area0__32_carry__1_n_6\,
      O(0) => \area0__32_carry__1_n_7\,
      S(3) => \area0__32_carry__1_i_1_n_0\,
      S(2) => \area0__32_carry__1_i_2_n_0\,
      S(1) => \area0__32_carry__1_i_3_n_0\,
      S(0) => \area0__32_carry__1_i_4_n_0\
    );
\area0__32_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__0_n_4\,
      I1 => \area0_carry__1_n_5\,
      O => \area0__32_carry__1_i_1_n_0\
    );
\area0__32_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__0_n_5\,
      I1 => \area0_carry__1_n_6\,
      O => \area0__32_carry__1_i_2_n_0\
    );
\area0__32_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__0_n_6\,
      I1 => \area0_carry__1_n_7\,
      O => \area0__32_carry__1_i_3_n_0\
    );
\area0__32_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__0_n_7\,
      I1 => \area0_carry__0_n_4\,
      O => \area0__32_carry__1_i_4_n_0\
    );
\area0__32_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry__1_n_0\,
      CO(3) => \area0__32_carry__2_n_0\,
      CO(2) => \area0__32_carry__2_n_1\,
      CO(1) => \area0__32_carry__2_n_2\,
      CO(0) => \area0__32_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \area1_inferred__0/i___100_carry__1_n_4\,
      DI(2) => \area1_inferred__0/i___100_carry__1_n_5\,
      DI(1) => \area1_inferred__0/i___100_carry__1_n_6\,
      DI(0) => \area1_inferred__0/i___100_carry__1_n_7\,
      O(3) => \area0__32_carry__2_n_4\,
      O(2) => \area0__32_carry__2_n_5\,
      O(1) => \area0__32_carry__2_n_6\,
      O(0) => \area0__32_carry__2_n_7\,
      S(3) => \area0__32_carry__2_i_1_n_0\,
      S(2) => \area0__32_carry__2_i_2_n_0\,
      S(1) => \area0__32_carry__2_i_3_n_0\,
      S(0) => \area0__32_carry__2_i_4_n_0\
    );
\area0__32_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__1_n_4\,
      I1 => \area0_carry__2_n_5\,
      O => \area0__32_carry__2_i_1_n_0\
    );
\area0__32_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__1_n_5\,
      I1 => \area0_carry__2_n_6\,
      O => \area0__32_carry__2_i_2_n_0\
    );
\area0__32_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__1_n_6\,
      I1 => \area0_carry__2_n_7\,
      O => \area0__32_carry__2_i_3_n_0\
    );
\area0__32_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__1_n_7\,
      I1 => \area0_carry__1_n_4\,
      O => \area0__32_carry__2_i_4_n_0\
    );
\area0__32_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry__2_n_0\,
      CO(3 downto 1) => \NLW_area0__32_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \area0__32_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^i___100_carry__2_i_1\(0),
      O(3 downto 2) => \NLW_area0__32_carry__3_O_UNCONNECTED\(3 downto 2),
      O(1) => \area0__32_carry__3_n_6\,
      O(0) => \area0__32_carry__3_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \area_reg[17]_3\(1 downto 0)
    );
\area0__32_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry_n_7\,
      I1 => \area1_inferred__0/i___0_carry_n_4\,
      I2 => area0_carry_n_5,
      O => \area0__32_carry_i_1_n_0\
    );
\area0__32_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_5\,
      I1 => area0_carry_n_6,
      O => \area0__32_carry_i_2_n_0\
    );
\area0__32_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_6\,
      I1 => area0_carry_n_7,
      O => \area0__32_carry_i_3_n_0\
    );
\area0__32_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_7\,
      I1 => \area1__0_carry_n_7\,
      O => \area0__32_carry_i_4_n_0\
    );
area0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => area0_carry_n_0,
      CO(2) => area0_carry_n_1,
      CO(1) => area0_carry_n_2,
      CO(0) => area0_carry_n_3,
      CYINIT => area0_carry_i_1_n_0,
      DI(3 downto 0) => B"0000",
      O(3) => area0_carry_n_4,
      O(2) => area0_carry_n_5,
      O(1) => area0_carry_n_6,
      O(0) => area0_carry_n_7,
      S(3) => area0_carry_i_2_n_0,
      S(2) => area0_carry_i_3_n_0,
      S(1) => area0_carry_i_4_n_0,
      S(0) => area0_carry_i_5_n_0
    );
\area0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => area0_carry_n_0,
      CO(3) => \area0_carry__0_n_0\,
      CO(2) => \area0_carry__0_n_1\,
      CO(1) => \area0_carry__0_n_2\,
      CO(0) => \area0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \area0_carry__0_n_4\,
      O(2) => \area0_carry__0_n_5\,
      O(1) => \area0_carry__0_n_6\,
      O(0) => \area0_carry__0_n_7\,
      S(3) => \area0_carry__0_i_1_n_0\,
      S(2) => \area0_carry__0_i_2_n_0\,
      S(1) => \area0_carry__0_i_3_n_0\,
      S(0) => \area0_carry__0_i_4_n_0\
    );
\area0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__0_n_6\,
      O => \area0_carry__0_i_1_n_0\
    );
\area0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__0_n_7\,
      O => \area0_carry__0_i_2_n_0\
    );
\area0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry_n_4\,
      O => \area0_carry__0_i_3_n_0\
    );
\area0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry_n_5\,
      O => \area0_carry__0_i_4_n_0\
    );
\area0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0_carry__0_n_0\,
      CO(3) => \area0_carry__1_n_0\,
      CO(2) => \area0_carry__1_n_1\,
      CO(1) => \area0_carry__1_n_2\,
      CO(0) => \area0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \area0_carry__1_n_4\,
      O(2) => \area0_carry__1_n_5\,
      O(1) => \area0_carry__1_n_6\,
      O(0) => \area0_carry__1_n_7\,
      S(3) => \area0_carry__1_i_1_n_0\,
      S(2) => \area0_carry__1_i_2_n_0\,
      S(1) => \area0_carry__1_i_3_n_0\,
      S(0) => \area0_carry__1_i_4_n_0\
    );
\area0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__1_n_6\,
      O => \area0_carry__1_i_1_n_0\
    );
\area0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__1_n_7\,
      O => \area0_carry__1_i_2_n_0\
    );
\area0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__0_n_4\,
      O => \area0_carry__1_i_3_n_0\
    );
\area0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__0_n_5\,
      O => \area0_carry__1_i_4_n_0\
    );
\area0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0_carry__1_n_0\,
      CO(3) => \area0_carry__2_n_0\,
      CO(2) => \area0_carry__2_n_1\,
      CO(1) => \area0_carry__2_n_2\,
      CO(0) => \area0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \area0_carry__2_i_4_0\(0),
      O(2) => \area0_carry__2_n_5\,
      O(1) => \area0_carry__2_n_6\,
      O(0) => \area0_carry__2_n_7\,
      S(3) => \area0_carry__2_i_1_n_0\,
      S(2) => \area0_carry__2_i_2_n_0\,
      S(1) => \area0_carry__2_i_3_n_0\,
      S(0) => \area0_carry__2_i_4_n_0\
    );
\area0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__2_n_6\,
      O => \area0_carry__2_i_1_n_0\
    );
\area0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__2_n_7\,
      O => \area0_carry__2_i_2_n_0\
    );
\area0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__1_n_4\,
      O => \area0_carry__2_i_3_n_0\
    );
\area0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__1_n_5\,
      O => \area0_carry__2_i_4_n_0\
    );
\area0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_area0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_area0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \area0_carry__3_i_1_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \area0_carry__3_i_1_n_0\
    );
\area0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__2_n_5\,
      O => \area0_carry__3_i_1_n_0\
    );
area0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__0_carry_n_7\,
      O => area0_carry_i_1_n_0
    );
area0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry_n_6\,
      O => area0_carry_i_2_n_0
    );
area0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry_n_7\,
      O => area0_carry_i_3_n_0
    );
area0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__0_carry_n_5\,
      O => area0_carry_i_4_n_0
    );
area0_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__0_carry_n_6\,
      O => area0_carry_i_5_n_0
    );
\area1__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__0_carry_n_0\,
      CO(2) => \area1__0_carry_n_1\,
      CO(1) => \area1__0_carry_n_2\,
      CO(0) => \area1__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \area1__0_carry_i_1_n_0\,
      DI(2) => \area1__0_carry_i_2_n_0\,
      DI(1) => \area1__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \area1__0_carry_n_4\,
      O(2) => \area1__0_carry_n_5\,
      O(1) => \area1__0_carry_n_6\,
      O(0) => \area1__0_carry_n_7\,
      S(3) => \area1__0_carry_i_4_n_0\,
      S(2) => \area1__0_carry_i_5_n_0\,
      S(1) => \area1__0_carry_i_6_n_0\,
      S(0) => \area1__0_carry_i_7_n_0\
    );
\area1__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__0_carry_n_0\,
      CO(3) => \area1__0_carry__0_n_0\,
      CO(2) => \area1__0_carry__0_n_1\,
      CO(1) => \area1__0_carry__0_n_2\,
      CO(0) => \area1__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \area1__0_carry__0_i_1_n_0\,
      DI(2) => \area1__0_carry__0_i_2_n_0\,
      DI(1) => \area1__0_carry__0_i_3_n_0\,
      DI(0) => \area1__0_carry__0_i_4_n_0\,
      O(3) => \area1__0_carry__0_n_4\,
      O(2) => \area1__0_carry__0_n_5\,
      O(1) => \area1__0_carry__0_n_6\,
      O(0) => \area1__0_carry__0_n_7\,
      S(3) => \area1__0_carry__0_i_5_n_0\,
      S(2) => \area1__0_carry__0_i_6_n_0\,
      S(1) => \area1__0_carry__0_i_7_n_0\,
      S(0) => \area1__0_carry__0_i_8_n_0\
    );
\area1__0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => area2_carry_n_5,
      I1 => \^y_reg[7]\(0),
      I2 => area2_carry_n_6,
      I3 => \^y_reg[7]\(1),
      I4 => area2_carry_n_7,
      I5 => \^y_reg[7]\(2),
      O => \area1__0_carry__0_i_1_n_0\
    );
\area1__0_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(0),
      I1 => area2_carry_n_5,
      O => \area1__0_carry__0_i_10_n_0\
    );
\area1__0_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(3),
      I1 => area2_carry_n_5,
      O => \area1__0_carry__0_i_11_n_0\
    );
\area1__0_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(2),
      I1 => area2_carry_n_5,
      O => \area1__0_carry__0_i_12_n_0\
    );
\area1__0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => area2_carry_n_5,
      I1 => \^o\(3),
      I2 => area2_carry_n_6,
      I3 => \^y_reg[7]\(0),
      I4 => area2_carry_n_7,
      I5 => \^y_reg[7]\(1),
      O => \area1__0_carry__0_i_2_n_0\
    );
\area1__0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => area2_carry_n_5,
      I1 => \^o\(2),
      I2 => area2_carry_n_6,
      I3 => \^o\(3),
      I4 => area2_carry_n_7,
      I5 => \^y_reg[7]\(0),
      O => \area1__0_carry__0_i_3_n_0\
    );
\area1__0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => area2_carry_n_5,
      I1 => \^o\(1),
      I2 => area2_carry_n_6,
      I3 => \^o\(2),
      I4 => area2_carry_n_7,
      I5 => \^o\(3),
      O => \area1__0_carry__0_i_4_n_0\
    );
\area1__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__0_carry__0_i_1_n_0\,
      I1 => area2_carry_n_6,
      I2 => \^y_reg[7]\(2),
      I3 => \area1__0_carry__0_i_9_n_0\,
      I4 => \^y_reg[7]\(3),
      I5 => area2_carry_n_7,
      O => \area1__0_carry__0_i_5_n_0\
    );
\area1__0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__0_carry__0_i_2_n_0\,
      I1 => area2_carry_n_6,
      I2 => \^y_reg[7]\(1),
      I3 => \area1__0_carry__0_i_10_n_0\,
      I4 => \^y_reg[7]\(2),
      I5 => area2_carry_n_7,
      O => \area1__0_carry__0_i_6_n_0\
    );
\area1__0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__0_carry__0_i_3_n_0\,
      I1 => area2_carry_n_6,
      I2 => \^y_reg[7]\(0),
      I3 => \area1__0_carry__0_i_11_n_0\,
      I4 => \^y_reg[7]\(1),
      I5 => area2_carry_n_7,
      O => \area1__0_carry__0_i_7_n_0\
    );
\area1__0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__0_carry__0_i_4_n_0\,
      I1 => area2_carry_n_6,
      I2 => \^o\(3),
      I3 => \area1__0_carry__0_i_12_n_0\,
      I4 => \^y_reg[7]\(0),
      I5 => area2_carry_n_7,
      O => \area1__0_carry__0_i_8_n_0\
    );
\area1__0_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(1),
      I1 => area2_carry_n_5,
      O => \area1__0_carry__0_i_9_n_0\
    );
\area1__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__0_carry__0_n_0\,
      CO(3) => \area1__0_carry__1_n_0\,
      CO(2) => \NLW_area1__0_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1__0_carry__1_n_2\,
      CO(0) => \area1__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \area1__0_carry__1_i_1_n_0\,
      DI(1) => \area1__0_carry__1_i_2_n_0\,
      DI(0) => \area1__0_carry__1_i_3_n_0\,
      O(3) => \NLW_area1__0_carry__1_O_UNCONNECTED\(3),
      O(2) => \area1__0_carry__1_n_5\,
      O(1) => \area1__0_carry__1_n_6\,
      O(0) => \area1__0_carry__1_n_7\,
      S(3) => '1',
      S(2) => \area1__0_carry__1_i_4_n_0\,
      S(1) => \area1__0_carry__1_i_5_n_0\,
      S(0) => \area1__0_carry__1_i_6_n_0\
    );
\area1__0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => area2_carry_n_6,
      I1 => \^y_reg[7]_0\(0),
      I2 => area2_carry_n_5,
      I3 => \^y_reg[7]\(3),
      O => \area1__0_carry__1_i_1_n_0\
    );
\area1__0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => area2_carry_n_5,
      I1 => \^y_reg[7]\(2),
      I2 => area2_carry_n_6,
      I3 => \^y_reg[7]\(3),
      I4 => area2_carry_n_7,
      I5 => \^y_reg[7]_0\(0),
      O => \area1__0_carry__1_i_2_n_0\
    );
\area1__0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => area2_carry_n_5,
      I1 => \^y_reg[7]\(1),
      I2 => area2_carry_n_6,
      I3 => \^y_reg[7]\(2),
      I4 => area2_carry_n_7,
      I5 => \^y_reg[7]\(3),
      O => \area1__0_carry__1_i_3_n_0\
    );
\area1__0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => \^y_reg[7]\(3),
      I1 => area2_carry_n_6,
      I2 => area2_carry_n_5,
      I3 => \^y_reg[7]_0\(0),
      O => \area1__0_carry__1_i_4_n_0\
    );
\area1__0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => area2_carry_n_7,
      I1 => \^y_reg[7]\(2),
      I2 => \^y_reg[7]\(3),
      I3 => area2_carry_n_5,
      I4 => \^y_reg[7]_0\(0),
      I5 => area2_carry_n_6,
      O => \area1__0_carry__1_i_5_n_0\
    );
\area1__0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \area1__0_carry__1_i_3_n_0\,
      I1 => area2_carry_n_6,
      I2 => \^y_reg[7]\(3),
      I3 => \area1__0_carry__1_i_8_n_0\,
      I4 => \^y_reg[7]_0\(0),
      I5 => area2_carry_n_7,
      O => \area1__0_carry__1_i_6_n_0\
    );
\area1__0_carry__1_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_area1__0_carry__1_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^y_reg[7]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_area1__0_carry__1_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\area1__0_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(2),
      I1 => area2_carry_n_5,
      O => \area1__0_carry__1_i_8_n_0\
    );
\area1__0_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => area2_carry_n_6,
      I1 => \^o\(2),
      I2 => area2_carry_n_5,
      I3 => \^o\(1),
      I4 => \^o\(3),
      I5 => area2_carry_n_7,
      O => \area1__0_carry_i_1_n_0\
    );
\area1__0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => area2_carry_n_6,
      I1 => \^o\(1),
      I2 => area2_carry_n_5,
      I3 => \^o\(0),
      O => \area1__0_carry_i_2_n_0\
    );
\area1__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => area2_carry_n_7,
      I1 => \^o\(1),
      O => \area1__0_carry_i_3_n_0\
    );
\area1__0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^o\(2),
      I1 => \area1__0_carry_i_8_n_0\,
      I2 => \^o\(1),
      I3 => area2_carry_n_6,
      I4 => \^o\(0),
      I5 => area2_carry_n_5,
      O => \area1__0_carry_i_4_n_0\
    );
\area1__0_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^o\(0),
      I1 => area2_carry_n_5,
      I2 => \^o\(1),
      I3 => area2_carry_n_6,
      I4 => area2_carry_n_7,
      I5 => \^o\(2),
      O => \area1__0_carry_i_5_n_0\
    );
\area1__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => area2_carry_n_7,
      I1 => \^o\(1),
      I2 => area2_carry_n_6,
      I3 => \^o\(0),
      O => \area1__0_carry_i_6_n_0\
    );
\area1__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(0),
      I1 => area2_carry_n_7,
      O => \area1__0_carry_i_7_n_0\
    );
\area1__0_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(3),
      I1 => area2_carry_n_7,
      O => \area1__0_carry_i_8_n_0\
    );
\area1__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__100_carry_n_0\,
      CO(2) => \area1__100_carry_n_1\,
      CO(1) => \area1__100_carry_n_2\,
      CO(0) => \area1__100_carry_n_3\,
      CYINIT => '0',
      DI(3) => \area1__100_carry_i_1_n_0\,
      DI(2) => \area1__100_carry_i_2_n_0\,
      DI(1) => \area1__100_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \area1__100_carry_n_4\,
      O(2) => \area1__100_carry_n_5\,
      O(1) => \area1__100_carry_n_6\,
      O(0) => \area1__100_carry_n_7\,
      S(3) => \area1__100_carry_i_4_n_0\,
      S(2) => \area1__100_carry_i_5_n_0\,
      S(1) => \area1__100_carry_i_6_n_0\,
      S(0) => \area1__100_carry_i_7_n_0\
    );
\area1__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__100_carry_n_0\,
      CO(3) => \area1__100_carry__0_n_0\,
      CO(2) => \area1__100_carry__0_n_1\,
      CO(1) => \area1__100_carry__0_n_2\,
      CO(0) => \area1__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \area1__100_carry__0_i_1_n_0\,
      DI(2) => \area1__100_carry__0_i_2_n_0\,
      DI(1) => \area1__100_carry__0_i_3_n_0\,
      DI(0) => \area1__100_carry__0_i_4_n_0\,
      O(3) => \area1__100_carry__0_n_4\,
      O(2) => \area1__100_carry__0_n_5\,
      O(1) => \area1__100_carry__0_n_6\,
      O(0) => \area1__100_carry__0_n_7\,
      S(3) => \area1__100_carry__0_i_5_n_0\,
      S(2) => \area1__100_carry__0_i_6_n_0\,
      S(1) => \area1__100_carry__0_i_7_n_0\,
      S(0) => \area1__100_carry__0_i_8_n_0\
    );
\area1__100_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \area1__0_carry__1_n_6\,
      I1 => \area1__66_carry_n_4\,
      I2 => \area1__33_carry__0_n_5\,
      O => \area1__100_carry__0_i_1_n_0\
    );
\area1__100_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \area1__66_carry_n_4\,
      I1 => \area1__33_carry__0_n_5\,
      I2 => \area1__0_carry__1_n_6\,
      O => \area1__100_carry__0_i_2_n_0\
    );
\area1__100_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1__66_carry_n_6\,
      I1 => \area1__33_carry__0_n_7\,
      I2 => \area1__0_carry__0_n_4\,
      O => \area1__100_carry__0_i_3_n_0\
    );
\area1__100_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1__66_carry_n_7\,
      I1 => \area1__33_carry_n_4\,
      I2 => \area1__0_carry__0_n_5\,
      O => \area1__100_carry__0_i_4_n_0\
    );
\area1__100_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \area1__100_carry__0_i_1_n_0\,
      I1 => \area1__0_carry__1_n_5\,
      I2 => \area1__66_carry__0_n_7\,
      I3 => \area1__33_carry__0_n_4\,
      I4 => \area1__33_carry__0_n_5\,
      I5 => \area1__66_carry_n_4\,
      O => \area1__100_carry__0_i_5_n_0\
    );
\area1__100_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \area1__0_carry__1_n_6\,
      I1 => \area1__33_carry__0_n_5\,
      I2 => \area1__66_carry_n_4\,
      I3 => \area1__0_carry__1_n_7\,
      I4 => \area1__33_carry__0_n_6\,
      I5 => \area1__66_carry_n_5\,
      O => \area1__100_carry__0_i_6_n_0\
    );
\area1__100_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1__100_carry__0_i_3_n_0\,
      I1 => \area1__33_carry__0_n_6\,
      I2 => \area1__66_carry_n_5\,
      I3 => \area1__0_carry__1_n_7\,
      O => \area1__100_carry__0_i_7_n_0\
    );
\area1__100_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1__66_carry_n_6\,
      I1 => \area1__33_carry__0_n_7\,
      I2 => \area1__0_carry__0_n_4\,
      I3 => \area1__100_carry__0_i_4_n_0\,
      O => \area1__100_carry__0_i_8_n_0\
    );
\area1__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__100_carry__0_n_0\,
      CO(3) => \area1__100_carry__1_n_0\,
      CO(2) => \area1__100_carry__1_n_1\,
      CO(1) => \area1__100_carry__1_n_2\,
      CO(0) => \area1__100_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \area1__100_carry__1_i_1_n_0\,
      DI(2) => \area1__100_carry__1_i_2_n_0\,
      DI(1) => \area1__100_carry__1_i_3_n_0\,
      DI(0) => \area1__100_carry__1_i_4_n_0\,
      O(3) => \area1__100_carry__1_n_4\,
      O(2) => \area1__100_carry__1_n_5\,
      O(1) => \area1__100_carry__1_n_6\,
      O(0) => \area1__100_carry__1_n_7\,
      S(3) => \area1__100_carry__1_i_5_n_0\,
      S(2) => \area1__100_carry__1_i_6_n_0\,
      S(1) => \area1__100_carry__1_i_7_n_0\,
      S(0) => \area1__100_carry__1_i_8_n_0\
    );
\area1__100_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \area1__66_carry__0_n_4\,
      I1 => \area1__33_carry__1_n_5\,
      I2 => \area1__33_carry__1_n_6\,
      I3 => \area1__66_carry__0_n_5\,
      O => \area1__100_carry__1_i_1_n_0\
    );
\area1__100_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \area1__66_carry__0_n_5\,
      I1 => \area1__33_carry__1_n_6\,
      I2 => \area1__0_carry__1_n_0\,
      I3 => \area1__33_carry__1_n_7\,
      I4 => \area1__66_carry__0_n_6\,
      O => \area1__100_carry__1_i_2_n_0\
    );
\area1__100_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \area1__33_carry__1_n_7\,
      I1 => \area1__66_carry__0_n_6\,
      I2 => \area1__0_carry__1_n_0\,
      I3 => \area1__0_carry__1_n_5\,
      I4 => \area1__33_carry__0_n_4\,
      I5 => \area1__66_carry__0_n_7\,
      O => \area1__100_carry__1_i_3_n_0\
    );
\area1__100_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \area1__33_carry__0_n_4\,
      I1 => \area1__66_carry__0_n_7\,
      I2 => \area1__0_carry__1_n_5\,
      I3 => \area1__66_carry_n_4\,
      I4 => \area1__33_carry__0_n_5\,
      O => \area1__100_carry__1_i_4_n_0\
    );
\area1__100_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \area1__100_carry__1_i_1_n_0\,
      I1 => \^co\(0),
      I2 => \^area1__66_carry__1_i_6\(0),
      I3 => \area1__66_carry__0_n_4\,
      I4 => \area1__33_carry__1_n_5\,
      O => \area1__100_carry__1_i_5_n_0\
    );
\area1__100_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \area1__66_carry__0_n_4\,
      I1 => \area1__33_carry__1_n_5\,
      I2 => \area1__33_carry__1_n_6\,
      I3 => \area1__66_carry__0_n_5\,
      I4 => \area1__100_carry__1_i_2_n_0\,
      O => \area1__100_carry__1_i_6_n_0\
    );
\area1__100_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \area1__100_carry__1_i_3_n_0\,
      I1 => \area1__33_carry__1_n_6\,
      I2 => \area1__66_carry__0_n_5\,
      I3 => \area1__66_carry__0_n_6\,
      I4 => \area1__33_carry__1_n_7\,
      I5 => \area1__0_carry__1_n_0\,
      O => \area1__100_carry__1_i_7_n_0\
    );
\area1__100_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \area1__100_carry__1_i_4_n_0\,
      I1 => \area1__100_carry__1_i_9_n_0\,
      I2 => \area1__66_carry__0_n_7\,
      I3 => \area1__33_carry__0_n_4\,
      I4 => \area1__0_carry__1_n_5\,
      O => \area1__100_carry__1_i_8_n_0\
    );
\area1__100_carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \area1__0_carry__1_n_0\,
      I1 => \area1__66_carry__0_n_6\,
      I2 => \area1__33_carry__1_n_7\,
      O => \area1__100_carry__1_i_9_n_0\
    );
\area1__100_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__100_carry__1_n_0\,
      CO(3 downto 2) => \NLW_area1__100_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \area1__100_carry__2_n_2\,
      CO(0) => \area1__100_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^area1__66_carry__1_i_6\(2),
      DI(0) => \area1__100_carry__2_i_1_n_0\,
      O(3) => \NLW_area1__100_carry__2_O_UNCONNECTED\(3),
      O(2) => \area1__100_carry__2_n_5\,
      O(1) => \area1__100_carry__2_n_6\,
      O(0) => \area1__100_carry__2_n_7\,
      S(3) => '0',
      S(2) => \area1__66_carry__1_n_4\,
      S(1) => \area0_carry__2_i_2_0\(0),
      S(0) => \area1__100_carry__2_i_3_n_0\
    );
\area1__100_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^area1__66_carry__1_i_6\(0),
      I1 => \^co\(0),
      I2 => \area1__33_carry__1_n_5\,
      I3 => \area1__66_carry__0_n_4\,
      O => \area1__100_carry__2_i_1_n_0\
    );
\area1__100_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \area1__66_carry__0_n_4\,
      I1 => \area1__33_carry__1_n_5\,
      I2 => \^area1__66_carry__1_i_6\(1),
      I3 => \^area1__66_carry__1_i_6\(0),
      I4 => \^co\(0),
      O => \area1__100_carry__2_i_3_n_0\
    );
\area1__100_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__33_carry_n_5\,
      I1 => \area1__0_carry__0_n_6\,
      O => \area1__100_carry_i_1_n_0\
    );
\area1__100_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__0_carry__0_n_7\,
      I1 => \area1__33_carry_n_6\,
      O => \area1__100_carry_i_2_n_0\
    );
\area1__100_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__0_carry_n_4\,
      I1 => \area1__33_carry_n_7\,
      O => \area1__100_carry_i_3_n_0\
    );
\area1__100_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1__66_carry_n_7\,
      I1 => \area1__33_carry_n_4\,
      I2 => \area1__0_carry__0_n_5\,
      I3 => \area1__100_carry_i_1_n_0\,
      O => \area1__100_carry_i_4_n_0\
    );
\area1__100_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \area1__33_carry_n_5\,
      I1 => \area1__0_carry__0_n_6\,
      I2 => \area1__0_carry__0_n_7\,
      I3 => \area1__33_carry_n_6\,
      O => \area1__100_carry_i_5_n_0\
    );
\area1__100_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \area1__0_carry_n_4\,
      I1 => \area1__33_carry_n_7\,
      I2 => \area1__33_carry_n_6\,
      I3 => \area1__0_carry__0_n_7\,
      O => \area1__100_carry_i_6_n_0\
    );
\area1__100_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1__0_carry_n_4\,
      I1 => \area1__33_carry_n_7\,
      O => \area1__100_carry_i_7_n_0\
    );
\area1__33_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__33_carry_n_0\,
      CO(2) => \area1__33_carry_n_1\,
      CO(1) => \area1__33_carry_n_2\,
      CO(0) => \area1__33_carry_n_3\,
      CYINIT => '0',
      DI(3) => \area1__33_carry_i_1_n_0\,
      DI(2) => \area1__100_carry_i_7_0\(0),
      DI(1) => \area1__33_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \area1__33_carry_n_4\,
      O(2) => \area1__33_carry_n_5\,
      O(1) => \area1__33_carry_n_6\,
      O(0) => \area1__33_carry_n_7\,
      S(3) => \area1__33_carry_i_4_n_0\,
      S(2) => \area1__33_carry_i_5_n_0\,
      S(1) => \area1__33_carry_i_6_n_0\,
      S(0) => \area1__33_carry_i_7_n_0\
    );
\area1__33_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__33_carry_n_0\,
      CO(3) => \area1__33_carry__0_n_0\,
      CO(2) => \area1__33_carry__0_n_1\,
      CO(1) => \area1__33_carry__0_n_2\,
      CO(0) => \area1__33_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \area1__33_carry__0_i_1_n_0\,
      DI(2) => \area1__33_carry__0_i_2_n_0\,
      DI(1) => \area1__33_carry__0_i_3_n_0\,
      DI(0) => \area1__33_carry__0_i_4_n_0\,
      O(3) => \area1__33_carry__0_n_4\,
      O(2) => \area1__33_carry__0_n_5\,
      O(1) => \area1__33_carry__0_n_6\,
      O(0) => \area1__33_carry__0_n_7\,
      S(3) => \area1__33_carry__0_i_5_n_0\,
      S(2) => \area1__33_carry__0_i_6_n_0\,
      S(1) => \area1__33_carry__0_i_7_n_0\,
      S(0) => \area1__33_carry__0_i_8_n_0\
    );
\area1__33_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^x3_reg[7]_0\(1),
      I1 => \^y_reg[7]\(0),
      I2 => \^x3_reg[7]_0\(0),
      I3 => \^y_reg[7]\(1),
      I4 => area2_carry_n_4,
      I5 => \^y_reg[7]\(2),
      O => \area1__33_carry__0_i_1_n_0\
    );
\area1__33_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(0),
      I1 => \^x3_reg[7]_0\(1),
      O => \area1__33_carry__0_i_10_n_0\
    );
\area1__33_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(3),
      I1 => \^x3_reg[7]_0\(1),
      O => \area1__33_carry__0_i_11_n_0\
    );
\area1__33_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^x3_reg[7]_0\(1),
      O => \area1__33_carry__0_i_12_n_0\
    );
\area1__33_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^x3_reg[7]_0\(1),
      I1 => \^o\(3),
      I2 => \^x3_reg[7]_0\(0),
      I3 => \^y_reg[7]\(0),
      I4 => area2_carry_n_4,
      I5 => \^y_reg[7]\(1),
      O => \area1__33_carry__0_i_2_n_0\
    );
\area1__33_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^x3_reg[7]_0\(1),
      I1 => \^o\(2),
      I2 => \^x3_reg[7]_0\(0),
      I3 => \^o\(3),
      I4 => area2_carry_n_4,
      I5 => \^y_reg[7]\(0),
      O => \area1__33_carry__0_i_3_n_0\
    );
\area1__33_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^x3_reg[7]_0\(1),
      I1 => \^o\(1),
      I2 => \^x3_reg[7]_0\(0),
      I3 => \^o\(2),
      I4 => area2_carry_n_4,
      I5 => \^o\(3),
      O => \area1__33_carry__0_i_4_n_0\
    );
\area1__33_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__33_carry__0_i_1_n_0\,
      I1 => \^x3_reg[7]_0\(0),
      I2 => \^y_reg[7]\(2),
      I3 => \area1__33_carry__0_i_9_n_0\,
      I4 => \^y_reg[7]\(3),
      I5 => area2_carry_n_4,
      O => \area1__33_carry__0_i_5_n_0\
    );
\area1__33_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__33_carry__0_i_2_n_0\,
      I1 => \^x3_reg[7]_0\(0),
      I2 => \^y_reg[7]\(1),
      I3 => \area1__33_carry__0_i_10_n_0\,
      I4 => \^y_reg[7]\(2),
      I5 => area2_carry_n_4,
      O => \area1__33_carry__0_i_6_n_0\
    );
\area1__33_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__33_carry__0_i_3_n_0\,
      I1 => \^x3_reg[7]_0\(0),
      I2 => \^y_reg[7]\(0),
      I3 => \area1__33_carry__0_i_11_n_0\,
      I4 => \^y_reg[7]\(1),
      I5 => area2_carry_n_4,
      O => \area1__33_carry__0_i_7_n_0\
    );
\area1__33_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__33_carry__0_i_4_n_0\,
      I1 => \^x3_reg[7]_0\(0),
      I2 => \^o\(3),
      I3 => \area1__33_carry__0_i_12_n_0\,
      I4 => \^y_reg[7]\(0),
      I5 => area2_carry_n_4,
      O => \area1__33_carry__0_i_8_n_0\
    );
\area1__33_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(1),
      I1 => \^x3_reg[7]_0\(1),
      O => \area1__33_carry__0_i_9_n_0\
    );
\area1__33_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__33_carry__0_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \NLW_area1__33_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1__33_carry__1_n_2\,
      CO(0) => \area1__33_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \area1__100_carry__1_i_7_0\(0),
      DI(1) => \area1__33_carry__1_i_2_n_0\,
      DI(0) => \area1__33_carry__1_i_3_n_0\,
      O(3) => \NLW_area1__33_carry__1_O_UNCONNECTED\(3),
      O(2) => \area1__33_carry__1_n_5\,
      O(1) => \area1__33_carry__1_n_6\,
      O(0) => \area1__33_carry__1_n_7\,
      S(3) => '1',
      S(2) => \area1__33_carry__1_i_4_n_0\,
      S(1) => \area1__33_carry__1_i_5_n_0\,
      S(0) => \area1__33_carry__1_i_6_n_0\
    );
\area1__33_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => \^x3_reg[7]_0\(1),
      I1 => \^y_reg[7]\(2),
      I2 => \^x3_reg[7]_0\(0),
      I3 => \^y_reg[7]\(3),
      I4 => area2_carry_n_4,
      I5 => \^y_reg[7]_0\(0),
      O => \area1__33_carry__1_i_2_n_0\
    );
\area1__33_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^x3_reg[7]_0\(1),
      I1 => \^y_reg[7]\(1),
      I2 => \^x3_reg[7]_0\(0),
      I3 => \^y_reg[7]\(2),
      I4 => area2_carry_n_4,
      I5 => \^y_reg[7]\(3),
      O => \area1__33_carry__1_i_3_n_0\
    );
\area1__33_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => \^y_reg[7]\(3),
      I1 => \^x3_reg[7]_0\(0),
      I2 => \^x3_reg[7]_0\(1),
      I3 => \^y_reg[7]_0\(0),
      O => \area1__33_carry__1_i_4_n_0\
    );
\area1__33_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => area2_carry_n_4,
      I1 => \^y_reg[7]\(2),
      I2 => \^y_reg[7]\(3),
      I3 => \^x3_reg[7]_0\(1),
      I4 => \^y_reg[7]_0\(0),
      I5 => \^x3_reg[7]_0\(0),
      O => \area1__33_carry__1_i_5_n_0\
    );
\area1__33_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \area1__33_carry__1_i_3_n_0\,
      I1 => \^x3_reg[7]_0\(0),
      I2 => \^y_reg[7]\(3),
      I3 => \area1__33_carry__1_i_7_n_0\,
      I4 => \^y_reg[7]_0\(0),
      I5 => area2_carry_n_4,
      O => \area1__33_carry__1_i_6_n_0\
    );
\area1__33_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(2),
      I1 => \^x3_reg[7]_0\(1),
      O => \area1__33_carry__1_i_7_n_0\
    );
\area1__33_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^x3_reg[7]_0\(0),
      I1 => \^o\(2),
      I2 => \^x3_reg[7]_0\(1),
      I3 => \^o\(1),
      I4 => \^o\(3),
      I5 => area2_carry_n_4,
      O => \area1__33_carry_i_1_n_0\
    );
\area1__33_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => area2_carry_n_4,
      I1 => \^o\(1),
      O => \area1__33_carry_i_3_n_0\
    );
\area1__33_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^o\(2),
      I1 => \area1__33_carry_i_8_n_0\,
      I2 => \^o\(1),
      I3 => \^x3_reg[7]_0\(0),
      I4 => \^o\(0),
      I5 => \^x3_reg[7]_0\(1),
      O => \area1__33_carry_i_4_n_0\
    );
\area1__33_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^x3_reg[7]_0\(1),
      I2 => \^o\(1),
      I3 => \^x3_reg[7]_0\(0),
      I4 => area2_carry_n_4,
      I5 => \^o\(2),
      O => \area1__33_carry_i_5_n_0\
    );
\area1__33_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => area2_carry_n_4,
      I1 => \^o\(1),
      I2 => \^x3_reg[7]_0\(0),
      I3 => \^o\(0),
      O => \area1__33_carry_i_6_n_0\
    );
\area1__33_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(0),
      I1 => area2_carry_n_4,
      O => \area1__33_carry_i_7_n_0\
    );
\area1__33_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(3),
      I1 => area2_carry_n_4,
      O => \area1__33_carry_i_8_n_0\
    );
\area1__66_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__66_carry_n_0\,
      CO(2) => \area1__66_carry_n_1\,
      CO(1) => \area1__66_carry_n_2\,
      CO(0) => \area1__66_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \area1__100_carry__0_i_4_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \area1__66_carry_n_4\,
      O(2) => \area1__66_carry_n_5\,
      O(1) => \area1__66_carry_n_6\,
      O(0) => \area1__66_carry_n_7\,
      S(3) => \area1__66_carry_i_4_n_0\,
      S(2 downto 1) => \area1__100_carry__0_i_4_1\(1 downto 0),
      S(0) => \area1__66_carry_i_7_n_0\
    );
\area1__66_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__66_carry_n_0\,
      CO(3) => \area1__66_carry__0_n_0\,
      CO(2) => \area1__66_carry__0_n_1\,
      CO(1) => \area1__66_carry__0_n_2\,
      CO(0) => \area1__66_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \area1__100_carry__0_i_5_0\(3 downto 0),
      O(3) => \area1__66_carry__0_n_4\,
      O(2) => \area1__66_carry__0_n_5\,
      O(1) => \area1__66_carry__0_n_6\,
      O(0) => \area1__66_carry__0_n_7\,
      S(3 downto 0) => \area1__100_carry__0_i_5_1\(3 downto 0)
    );
\area1__66_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__66_carry__0_n_0\,
      CO(3) => \NLW_area1__66_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \area1__66_carry__1_n_1\,
      CO(1) => \area1__66_carry__1_n_2\,
      CO(0) => \area1__66_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \area1__66_carry__1_i_1_n_0\,
      DI(1 downto 0) => \area1__100_carry__2_i_2\(1 downto 0),
      O(3) => \area1__66_carry__1_n_4\,
      O(2 downto 0) => \^area1__66_carry__1_i_6\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \area1__100_carry__2_i_2_0\(2 downto 0)
    );
\area1__66_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => \^y_reg[7]\(3),
      I1 => \area1__66_carry__1_0\(0),
      I2 => \^x3_reg[7]_0\(3),
      I3 => \^y_reg[7]_0\(0),
      O => \area1__66_carry__1_i_1_n_0\
    );
\area1__66_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96CC963C96CC663C"
    )
        port map (
      I0 => \^o\(2),
      I1 => \area1__66_carry_i_9_n_0\,
      I2 => \^o\(1),
      I3 => \^x3_reg[7]_0\(3),
      I4 => \area1__66_carry__1_0\(0),
      I5 => \^o\(0),
      O => \area1__66_carry_i_4_n_0\
    );
\area1__66_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^x3_reg[7]_0\(2),
      O => \area1__66_carry_i_7_n_0\
    );
\area1__66_carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(3),
      I1 => \^x3_reg[7]_0\(2),
      O => \area1__66_carry_i_9_n_0\
    );
\area1_inferred__0/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___0_carry_n_0\,
      CO(2) => \area1_inferred__0/i___0_carry_n_1\,
      CO(1) => \area1_inferred__0/i___0_carry_n_2\,
      CO(0) => \area1_inferred__0/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry_i_1_n_0\,
      DI(2) => \i___0_carry_i_2_n_0\,
      DI(1) => \i___0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \area1_inferred__0/i___0_carry_n_4\,
      O(2) => \area1_inferred__0/i___0_carry_n_5\,
      O(1) => \area1_inferred__0/i___0_carry_n_6\,
      O(0) => \area1_inferred__0/i___0_carry_n_7\,
      S(3) => \i___0_carry_i_4_n_0\,
      S(2) => \i___0_carry_i_5_n_0\,
      S(1) => \i___0_carry_i_6_n_0\,
      S(0) => \i___0_carry_i_7_n_0\
    );
\area1_inferred__0/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___0_carry_n_0\,
      CO(3) => \area1_inferred__0/i___0_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___0_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___0_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry__0_i_1_n_0\,
      DI(2) => \i___0_carry__0_i_2_n_0\,
      DI(1) => \i___0_carry__0_i_3_n_0\,
      DI(0) => \i___0_carry__0_i_4_n_0\,
      O(3) => \area1_inferred__0/i___0_carry__0_n_4\,
      O(2) => \area1_inferred__0/i___0_carry__0_n_5\,
      O(1) => \area1_inferred__0/i___0_carry__0_n_6\,
      O(0) => \area1_inferred__0/i___0_carry__0_n_7\,
      S(3) => \i___0_carry__0_i_5_n_0\,
      S(2) => \i___0_carry__0_i_6_n_0\,
      S(1) => \i___0_carry__0_i_7_n_0\,
      S(0) => \i___0_carry__0_i_8_n_0\
    );
\area1_inferred__0/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___0_carry__0_n_0\,
      CO(3) => \area1_inferred__0/i___0_carry__1_n_0\,
      CO(2) => \NLW_area1_inferred__0/i___0_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1_inferred__0/i___0_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i___0_carry__1_i_1_n_0\,
      DI(1) => \i___0_carry__1_i_2_n_0\,
      DI(0) => \i___0_carry__1_i_3_n_0\,
      O(3) => \NLW_area1_inferred__0/i___0_carry__1_O_UNCONNECTED\(3),
      O(2) => \area1_inferred__0/i___0_carry__1_n_5\,
      O(1) => \area1_inferred__0/i___0_carry__1_n_6\,
      O(0) => \area1_inferred__0/i___0_carry__1_n_7\,
      S(3) => '1',
      S(2) => \i___0_carry__1_i_4_n_0\,
      S(1) => \i___0_carry__1_i_5_n_0\,
      S(0) => \i___0_carry__1_i_6_n_0\
    );
\area1_inferred__0/i___100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___100_carry_n_0\,
      CO(2) => \area1_inferred__0/i___100_carry_n_1\,
      CO(1) => \area1_inferred__0/i___100_carry_n_2\,
      CO(0) => \area1_inferred__0/i___100_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___100_carry_i_1_n_0\,
      DI(2) => \i___100_carry_i_2_n_0\,
      DI(1) => \i___100_carry_i_3_n_0\,
      DI(0) => \i___100_carry_i_4_n_0\,
      O(3) => \area1_inferred__0/i___100_carry_n_4\,
      O(2) => \area1_inferred__0/i___100_carry_n_5\,
      O(1) => \area1_inferred__0/i___100_carry_n_6\,
      O(0) => \area1_inferred__0/i___100_carry_n_7\,
      S(3) => \i___100_carry_i_5_n_0\,
      S(2) => \i___100_carry_i_6_n_0\,
      S(1) => \i___100_carry_i_7_n_0\,
      S(0) => \i___100_carry_i_8_n_0\
    );
\area1_inferred__0/i___100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___100_carry_n_0\,
      CO(3) => \area1_inferred__0/i___100_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___100_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___100_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___100_carry__0_i_1_n_0\,
      DI(2) => \i___100_carry__0_i_2_n_0\,
      DI(1) => \i___100_carry__0_i_3_n_0\,
      DI(0) => \i___100_carry__0_i_4_n_0\,
      O(3) => \area1_inferred__0/i___100_carry__0_n_4\,
      O(2) => \area1_inferred__0/i___100_carry__0_n_5\,
      O(1) => \area1_inferred__0/i___100_carry__0_n_6\,
      O(0) => \area1_inferred__0/i___100_carry__0_n_7\,
      S(3) => \i___100_carry__0_i_5_n_0\,
      S(2) => \i___100_carry__0_i_6_n_0\,
      S(1) => \i___100_carry__0_i_7_n_0\,
      S(0) => \i___100_carry__0_i_8_n_0\
    );
\area1_inferred__0/i___100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___100_carry__0_n_0\,
      CO(3) => \area1_inferred__0/i___100_carry__1_n_0\,
      CO(2) => \area1_inferred__0/i___100_carry__1_n_1\,
      CO(1) => \area1_inferred__0/i___100_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___100_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i___100_carry__1_i_1_n_0\,
      DI(2) => \i___100_carry__1_i_2_n_0\,
      DI(1) => \i___100_carry__1_i_3_n_0\,
      DI(0) => \i___100_carry__1_i_4_n_0\,
      O(3) => \area1_inferred__0/i___100_carry__1_n_4\,
      O(2) => \area1_inferred__0/i___100_carry__1_n_5\,
      O(1) => \area1_inferred__0/i___100_carry__1_n_6\,
      O(0) => \area1_inferred__0/i___100_carry__1_n_7\,
      S(3) => \i___100_carry__1_i_5_n_0\,
      S(2) => \i___100_carry__1_i_6_n_0\,
      S(1) => \i___100_carry__1_i_7_n_0\,
      S(0) => \i___100_carry__1_i_8_n_0\
    );
\area1_inferred__0/i___100_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___100_carry__1_n_0\,
      CO(3 downto 1) => \NLW_area1_inferred__0/i___100_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \area1_inferred__0/i___100_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^i___66_carry__1_i_6\(2),
      O(3 downto 2) => \NLW_area1_inferred__0/i___100_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^i___100_carry__2_i_1\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \area1_inferred__0/i___66_carry__1_n_4\,
      S(0) => \area_reg[17]_2\(0)
    );
\area1_inferred__0/i___33_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___33_carry_n_0\,
      CO(2) => \area1_inferred__0/i___33_carry_n_1\,
      CO(1) => \area1_inferred__0/i___33_carry_n_2\,
      CO(0) => \area1_inferred__0/i___33_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___33_carry_i_1_n_0\,
      DI(2) => \area0__32_carry_i_1_0\(0),
      DI(1) => \i___33_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \area1_inferred__0/i___33_carry_n_4\,
      O(2) => \area1_inferred__0/i___33_carry_n_5\,
      O(1) => \area1_inferred__0/i___33_carry_n_6\,
      O(0) => \area1_inferred__0/i___33_carry_n_7\,
      S(3) => \i___33_carry_i_4_n_0\,
      S(2) => \i___33_carry_i_5_n_0\,
      S(1) => \i___33_carry_i_6_n_0\,
      S(0) => \i___33_carry_i_7_n_0\
    );
\area1_inferred__0/i___33_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___33_carry_n_0\,
      CO(3) => \area1_inferred__0/i___33_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___33_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___33_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___33_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___33_carry__0_i_1_n_0\,
      DI(2) => \i___33_carry__0_i_2_n_0\,
      DI(1) => \i___33_carry__0_i_3_n_0\,
      DI(0) => \i___33_carry__0_i_4_n_0\,
      O(3) => \area1_inferred__0/i___33_carry__0_n_4\,
      O(2) => \area1_inferred__0/i___33_carry__0_n_5\,
      O(1) => \area1_inferred__0/i___33_carry__0_n_6\,
      O(0) => \area1_inferred__0/i___33_carry__0_n_7\,
      S(3) => \i___33_carry__0_i_5_n_0\,
      S(2) => \i___33_carry__0_i_6_n_0\,
      S(1) => \i___33_carry__0_i_7_n_0\,
      S(0) => \i___33_carry__0_i_8_n_0\
    );
\area1_inferred__0/i___33_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___33_carry__0_n_0\,
      CO(3) => \^i___33_carry__1_i_6_0\(0),
      CO(2) => \NLW_area1_inferred__0/i___33_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1_inferred__0/i___33_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___33_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i___100_carry__1_i_8_0\(0),
      DI(1) => \i___33_carry__1_i_2_n_0\,
      DI(0) => \i___33_carry__1_i_3_n_0\,
      O(3) => \NLW_area1_inferred__0/i___33_carry__1_O_UNCONNECTED\(3),
      O(2) => \area1_inferred__0/i___33_carry__1_n_5\,
      O(1) => \area1_inferred__0/i___33_carry__1_n_6\,
      O(0) => \area1_inferred__0/i___33_carry__1_n_7\,
      S(3) => '1',
      S(2) => \i___33_carry__1_i_4_n_0\,
      S(1) => \i___33_carry__1_i_5_n_0\,
      S(0) => \i___33_carry__1_i_6_n_0\
    );
\area1_inferred__0/i___66_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___66_carry_n_0\,
      CO(2) => \area1_inferred__0/i___66_carry_n_1\,
      CO(1) => \area1_inferred__0/i___66_carry_n_2\,
      CO(0) => \area1_inferred__0/i___66_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \i___100_carry_i_1_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \area1_inferred__0/i___66_carry_n_4\,
      O(2) => \area1_inferred__0/i___66_carry_n_5\,
      O(1) => \area1_inferred__0/i___66_carry_n_6\,
      O(0) => \area1_inferred__0/i___66_carry_n_7\,
      S(3) => \i___66_carry_i_4_n_0\,
      S(2 downto 1) => \i___100_carry_i_1_1\(1 downto 0),
      S(0) => \i___66_carry_i_7_n_0\
    );
\area1_inferred__0/i___66_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___66_carry_n_0\,
      CO(3) => \area1_inferred__0/i___66_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___66_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___66_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___66_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \i___100_carry__0_i_6_0\(3 downto 0),
      O(3) => \area1_inferred__0/i___66_carry__0_n_4\,
      O(2) => \area1_inferred__0/i___66_carry__0_n_5\,
      O(1) => \area1_inferred__0/i___66_carry__0_n_6\,
      O(0) => \area1_inferred__0/i___66_carry__0_n_7\,
      S(3 downto 0) => \i___100_carry__0_i_6_1\(3 downto 0)
    );
\area1_inferred__0/i___66_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___66_carry__0_n_0\,
      CO(3) => \NLW_area1_inferred__0/i___66_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \area1_inferred__0/i___66_carry__1_n_1\,
      CO(1) => \area1_inferred__0/i___66_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___66_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i___66_carry__1_i_1_n_0\,
      DI(1 downto 0) => \i___100_carry__2_i_1_0\(1 downto 0),
      O(3) => \area1_inferred__0/i___66_carry__1_n_4\,
      O(2 downto 0) => \^i___66_carry__1_i_6\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \i___100_carry__2_i_1_1\(2 downto 0)
    );
area2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => area2_carry_n_0,
      CO(2) => area2_carry_n_1,
      CO(1) => area2_carry_n_2,
      CO(0) => area2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => x3_wire(3 downto 0),
      O(3) => area2_carry_n_4,
      O(2) => area2_carry_n_5,
      O(1) => area2_carry_n_6,
      O(0) => area2_carry_n_7,
      S(3 downto 0) => \area1__0_carry_i_5_0\(3 downto 0)
    );
\area2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => area2_carry_n_0,
      CO(3) => \x3_reg[7]\(0),
      CO(2) => \area2_carry__0_n_1\,
      CO(1) => \area2_carry__0_n_2\,
      CO(0) => \area2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_wire(7 downto 4),
      O(3 downto 0) => \^x3_reg[7]_0\(3 downto 0),
      S(3 downto 0) => \area1__33_carry__1_i_1\(3 downto 0)
    );
\area2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area2_inferred__0/i__carry_n_0\,
      CO(2) => \area2_inferred__0/i__carry_n_1\,
      CO(1) => \area2_inferred__0/i__carry_n_2\,
      CO(0) => \area2_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \i__carry_i_1__5_n_0\,
      S(2) => \i__carry_i_2__5_n_0\,
      S(1) => \i__carry_i_3__5_n_0\,
      S(0) => \i__carry_i_4__5_n_0\
    );
\area2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_inferred__0/i__carry_n_0\,
      CO(3) => \area2_inferred__0/i__carry__0_n_0\,
      CO(2) => \area2_inferred__0/i__carry__0_n_1\,
      CO(1) => \area2_inferred__0/i__carry__0_n_2\,
      CO(0) => \area2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => \^y_reg[7]\(3 downto 0),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\area2_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area2_inferred__1/i__carry_n_0\,
      CO(2) => \area2_inferred__1/i__carry_n_1\,
      CO(1) => \area2_inferred__1/i__carry_n_2\,
      CO(0) => \area2_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => y3_wire(3 downto 0),
      O(3) => \area2_inferred__1/i__carry_n_4\,
      O(2) => \area2_inferred__1/i__carry_n_5\,
      O(1) => \area2_inferred__1/i__carry_n_6\,
      O(0) => \area2_inferred__1/i__carry_n_7\,
      S(3 downto 0) => \i___0_carry_i_5_0\(3 downto 0)
    );
\area2_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_inferred__1/i__carry_n_0\,
      CO(3) => \y3_reg[7]\(0),
      CO(2) => \area2_inferred__1/i__carry__0_n_1\,
      CO(1) => \area2_inferred__1/i__carry__0_n_2\,
      CO(0) => \area2_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_wire(7 downto 4),
      O(3 downto 0) => \^y3_reg[7]_0\(3 downto 0),
      S(3 downto 0) => \i___33_carry__1_i_1\(3 downto 0)
    );
\area2_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area2_inferred__2/i__carry_n_0\,
      CO(2) => \area2_inferred__2/i__carry_n_1\,
      CO(1) => \area2_inferred__2/i__carry_n_2\,
      CO(0) => \area2_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \area2_inferred__2/i__carry__0_0\(3 downto 0),
      O(3 downto 0) => \^x_reg[3]\(3 downto 0),
      S(3) => \i__carry_i_1__6_n_0\,
      S(2) => \i__carry_i_2__6_n_0\,
      S(1) => \i__carry_i_3__6_n_0\,
      S(0) => \i__carry_i_4__6_n_0\
    );
\area2_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_inferred__2/i__carry_n_0\,
      CO(3) => \area2_inferred__2/i__carry__0_n_0\,
      CO(2) => \area2_inferred__2/i__carry__0_n_1\,
      CO(1) => \area2_inferred__2/i__carry__0_n_2\,
      CO(0) => \area2_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \area2_inferred__2/i__carry__0_0\(7 downto 4),
      O(3 downto 0) => \^x_reg[7]\(3 downto 0),
      S(3) => \i__carry__0_i_1__0_n_0\,
      S(2) => \i__carry__0_i_2__0_n_0\,
      S(1) => \i__carry__0_i_3__0_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\area_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry_n_7\,
      Q => \area_reg_n_0_[0]\
    );
\area_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__1_n_5\,
      Q => \area_reg_n_0_[10]\
    );
\area_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__1_n_4\,
      Q => \area_reg_n_0_[11]\
    );
\area_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__2_n_7\,
      Q => \area_reg_n_0_[12]\
    );
\area_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__2_n_6\,
      Q => \area_reg_n_0_[13]\
    );
\area_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__2_n_5\,
      Q => \area_reg_n_0_[14]\
    );
\area_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__2_n_4\,
      Q => \area_reg_n_0_[15]\
    );
\area_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__3_n_7\,
      Q => \area_reg_n_0_[16]\
    );
\area_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__3_n_6\,
      Q => \^area_reg[17]_0\(0)
    );
\area_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry_n_6\,
      Q => \area_reg_n_0_[1]\
    );
\area_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry_n_5\,
      Q => \area_reg_n_0_[2]\
    );
\area_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry_n_4\,
      Q => \area_reg_n_0_[3]\
    );
\area_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__0_n_7\,
      Q => \area_reg_n_0_[4]\
    );
\area_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__0_n_6\,
      Q => \area_reg_n_0_[5]\
    );
\area_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__0_n_5\,
      Q => \area_reg_n_0_[6]\
    );
\area_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__0_n_4\,
      Q => \area_reg_n_0_[7]\
    );
\area_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__1_n_7\,
      Q => \area_reg_n_0_[8]\
    );
\area_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__1_n_6\,
      Q => \area_reg_n_0_[9]\
    );
\i___0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_5\,
      I1 => \^x_reg[7]\(0),
      I2 => \area2_inferred__1/i__carry_n_6\,
      I3 => \^x_reg[7]\(1),
      I4 => \area2_inferred__1/i__carry_n_7\,
      I5 => \^x_reg[7]\(2),
      O => \i___0_carry__0_i_1_n_0\
    );
\i___0_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(0),
      I1 => \area2_inferred__1/i__carry_n_5\,
      O => \i___0_carry__0_i_10_n_0\
    );
\i___0_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(3),
      I1 => \area2_inferred__1/i__carry_n_5\,
      O => \i___0_carry__0_i_11_n_0\
    );
\i___0_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(2),
      I1 => \area2_inferred__1/i__carry_n_5\,
      O => \i___0_carry__0_i_12_n_0\
    );
\i___0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_5\,
      I1 => \^x_reg[3]\(3),
      I2 => \area2_inferred__1/i__carry_n_6\,
      I3 => \^x_reg[7]\(0),
      I4 => \area2_inferred__1/i__carry_n_7\,
      I5 => \^x_reg[7]\(1),
      O => \i___0_carry__0_i_2_n_0\
    );
\i___0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_5\,
      I1 => \^x_reg[3]\(2),
      I2 => \area2_inferred__1/i__carry_n_6\,
      I3 => \^x_reg[3]\(3),
      I4 => \area2_inferred__1/i__carry_n_7\,
      I5 => \^x_reg[7]\(0),
      O => \i___0_carry__0_i_3_n_0\
    );
\i___0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_5\,
      I1 => \^x_reg[3]\(1),
      I2 => \area2_inferred__1/i__carry_n_6\,
      I3 => \^x_reg[3]\(2),
      I4 => \area2_inferred__1/i__carry_n_7\,
      I5 => \^x_reg[3]\(3),
      O => \i___0_carry__0_i_4_n_0\
    );
\i___0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___0_carry__0_i_1_n_0\,
      I1 => \area2_inferred__1/i__carry_n_6\,
      I2 => \^x_reg[7]\(2),
      I3 => \i___0_carry__0_i_9_n_0\,
      I4 => \^x_reg[7]\(3),
      I5 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry__0_i_5_n_0\
    );
\i___0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___0_carry__0_i_2_n_0\,
      I1 => \area2_inferred__1/i__carry_n_6\,
      I2 => \^x_reg[7]\(1),
      I3 => \i___0_carry__0_i_10_n_0\,
      I4 => \^x_reg[7]\(2),
      I5 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry__0_i_6_n_0\
    );
\i___0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___0_carry__0_i_3_n_0\,
      I1 => \area2_inferred__1/i__carry_n_6\,
      I2 => \^x_reg[7]\(0),
      I3 => \i___0_carry__0_i_11_n_0\,
      I4 => \^x_reg[7]\(1),
      I5 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry__0_i_7_n_0\
    );
\i___0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___0_carry__0_i_4_n_0\,
      I1 => \area2_inferred__1/i__carry_n_6\,
      I2 => \^x_reg[3]\(3),
      I3 => \i___0_carry__0_i_12_n_0\,
      I4 => \^x_reg[7]\(0),
      I5 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry__0_i_8_n_0\
    );
\i___0_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(1),
      I1 => \area2_inferred__1/i__carry_n_5\,
      O => \i___0_carry__0_i_9_n_0\
    );
\i___0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_6\,
      I1 => \^x_reg[7]_0\(0),
      I2 => \area2_inferred__1/i__carry_n_5\,
      I3 => \^x_reg[7]\(3),
      O => \i___0_carry__1_i_1_n_0\
    );
\i___0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_5\,
      I1 => \^x_reg[7]\(2),
      I2 => \area2_inferred__1/i__carry_n_6\,
      I3 => \^x_reg[7]\(3),
      I4 => \area2_inferred__1/i__carry_n_7\,
      I5 => \^x_reg[7]_0\(0),
      O => \i___0_carry__1_i_2_n_0\
    );
\i___0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_5\,
      I1 => \^x_reg[7]\(1),
      I2 => \area2_inferred__1/i__carry_n_6\,
      I3 => \^x_reg[7]\(2),
      I4 => \area2_inferred__1/i__carry_n_7\,
      I5 => \^x_reg[7]\(3),
      O => \i___0_carry__1_i_3_n_0\
    );
\i___0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => \^x_reg[7]\(3),
      I1 => \area2_inferred__1/i__carry_n_6\,
      I2 => \area2_inferred__1/i__carry_n_5\,
      I3 => \^x_reg[7]_0\(0),
      O => \i___0_carry__1_i_4_n_0\
    );
\i___0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_7\,
      I1 => \^x_reg[7]\(2),
      I2 => \^x_reg[7]\(3),
      I3 => \area2_inferred__1/i__carry_n_5\,
      I4 => \^x_reg[7]_0\(0),
      I5 => \area2_inferred__1/i__carry_n_6\,
      O => \i___0_carry__1_i_5_n_0\
    );
\i___0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \i___0_carry__1_i_3_n_0\,
      I1 => \area2_inferred__1/i__carry_n_6\,
      I2 => \^x_reg[7]\(3),
      I3 => \i___0_carry__1_i_8_n_0\,
      I4 => \^x_reg[7]_0\(0),
      I5 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry__1_i_6_n_0\
    );
\i___0_carry__1_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_inferred__2/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_i___0_carry__1_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^x_reg[7]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___0_carry__1_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___0_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(2),
      I1 => \area2_inferred__1/i__carry_n_5\,
      O => \i___0_carry__1_i_8_n_0\
    );
\i___0_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_6\,
      I1 => \^x_reg[3]\(2),
      I2 => \area2_inferred__1/i__carry_n_5\,
      I3 => \^x_reg[3]\(1),
      I4 => \^x_reg[3]\(3),
      I5 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry_i_1_n_0\
    );
\i___0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_6\,
      I1 => \^x_reg[3]\(1),
      I2 => \area2_inferred__1/i__carry_n_5\,
      I3 => \^x_reg[3]\(0),
      O => \i___0_carry_i_2_n_0\
    );
\i___0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_7\,
      I1 => \^x_reg[3]\(1),
      O => \i___0_carry_i_3_n_0\
    );
\i___0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^x_reg[3]\(2),
      I1 => \i___0_carry_i_8_n_0\,
      I2 => \^x_reg[3]\(1),
      I3 => \area2_inferred__1/i__carry_n_6\,
      I4 => \^x_reg[3]\(0),
      I5 => \area2_inferred__1/i__carry_n_5\,
      O => \i___0_carry_i_4_n_0\
    );
\i___0_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^x_reg[3]\(0),
      I1 => \area2_inferred__1/i__carry_n_5\,
      I2 => \^x_reg[3]\(1),
      I3 => \area2_inferred__1/i__carry_n_6\,
      I4 => \area2_inferred__1/i__carry_n_7\,
      I5 => \^x_reg[3]\(2),
      O => \i___0_carry_i_5_n_0\
    );
\i___0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_7\,
      I1 => \^x_reg[3]\(1),
      I2 => \area2_inferred__1/i__carry_n_6\,
      I3 => \^x_reg[3]\(0),
      O => \i___0_carry_i_6_n_0\
    );
\i___0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^x_reg[3]\(0),
      I1 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry_i_7_n_0\
    );
\i___0_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(3),
      I1 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry_i_8_n_0\
    );
\i___100_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry__0_n_4\,
      I1 => \area1_inferred__0/i___66_carry__0_n_7\,
      I2 => \area1_inferred__0/i___0_carry__1_n_5\,
      I3 => \area1_inferred__0/i___66_carry_n_4\,
      I4 => \area1_inferred__0/i___33_carry__0_n_5\,
      O => \i___100_carry__0_i_1_n_0\
    );
\i___100_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__1_n_6\,
      I1 => \area1_inferred__0/i___66_carry_n_4\,
      I2 => \area1_inferred__0/i___33_carry__0_n_5\,
      O => \i___100_carry__0_i_2_n_0\
    );
\i___100_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_4\,
      I1 => \area1_inferred__0/i___33_carry__0_n_5\,
      I2 => \area1_inferred__0/i___0_carry__1_n_6\,
      O => \i___100_carry__0_i_3_n_0\
    );
\i___100_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_6\,
      I1 => \area1_inferred__0/i___33_carry__0_n_7\,
      I2 => \area1_inferred__0/i___0_carry__0_n_4\,
      O => \i___100_carry__0_i_4_n_0\
    );
\i___100_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \i___100_carry__0_i_1_n_0\,
      I1 => \i___100_carry__0_i_9_n_0\,
      I2 => \area1_inferred__0/i___66_carry__0_n_7\,
      I3 => \area1_inferred__0/i___33_carry__0_n_4\,
      I4 => \area1_inferred__0/i___0_carry__1_n_5\,
      O => \i___100_carry__0_i_5_n_0\
    );
\i___100_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \i___100_carry__0_i_2_n_0\,
      I1 => \area1_inferred__0/i___0_carry__1_n_5\,
      I2 => \area1_inferred__0/i___66_carry__0_n_7\,
      I3 => \area1_inferred__0/i___33_carry__0_n_4\,
      I4 => \area1_inferred__0/i___33_carry__0_n_5\,
      I5 => \area1_inferred__0/i___66_carry_n_4\,
      O => \i___100_carry__0_i_6_n_0\
    );
\i___100_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__1_n_6\,
      I1 => \area1_inferred__0/i___33_carry__0_n_5\,
      I2 => \area1_inferred__0/i___66_carry_n_4\,
      I3 => \area1_inferred__0/i___0_carry__1_n_7\,
      I4 => \area1_inferred__0/i___33_carry__0_n_6\,
      I5 => \area1_inferred__0/i___66_carry_n_5\,
      O => \i___100_carry__0_i_7_n_0\
    );
\i___100_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___100_carry__0_i_4_n_0\,
      I1 => \area1_inferred__0/i___33_carry__0_n_6\,
      I2 => \area1_inferred__0/i___66_carry_n_5\,
      I3 => \area1_inferred__0/i___0_carry__1_n_7\,
      O => \i___100_carry__0_i_8_n_0\
    );
\i___100_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__1_n_0\,
      I1 => \area1_inferred__0/i___66_carry__0_n_6\,
      I2 => \area1_inferred__0/i___33_carry__1_n_7\,
      O => \i___100_carry__0_i_9_n_0\
    );
\i___100_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^i___66_carry__1_i_6\(0),
      I1 => \^i___33_carry__1_i_6_0\(0),
      I2 => \area1_inferred__0/i___33_carry__1_n_5\,
      I3 => \area1_inferred__0/i___66_carry__0_n_4\,
      O => \i___100_carry__1_i_1_n_0\
    );
\i___100_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__0_n_4\,
      I1 => \area1_inferred__0/i___33_carry__1_n_5\,
      I2 => \area1_inferred__0/i___33_carry__1_n_6\,
      I3 => \area1_inferred__0/i___66_carry__0_n_5\,
      O => \i___100_carry__1_i_2_n_0\
    );
\i___100_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__0_n_5\,
      I1 => \area1_inferred__0/i___33_carry__1_n_6\,
      I2 => \area1_inferred__0/i___0_carry__1_n_0\,
      I3 => \area1_inferred__0/i___33_carry__1_n_7\,
      I4 => \area1_inferred__0/i___66_carry__0_n_6\,
      O => \i___100_carry__1_i_3_n_0\
    );
\i___100_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry__1_n_7\,
      I1 => \area1_inferred__0/i___66_carry__0_n_6\,
      I2 => \area1_inferred__0/i___0_carry__1_n_0\,
      I3 => \area1_inferred__0/i___0_carry__1_n_5\,
      I4 => \area1_inferred__0/i___33_carry__0_n_4\,
      I5 => \area1_inferred__0/i___66_carry__0_n_7\,
      O => \i___100_carry__1_i_4_n_0\
    );
\i___100_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__0_n_4\,
      I1 => \area1_inferred__0/i___33_carry__1_n_5\,
      I2 => \^i___66_carry__1_i_6\(1),
      I3 => \^i___66_carry__1_i_6\(0),
      I4 => \^i___33_carry__1_i_6_0\(0),
      O => \i___100_carry__1_i_5_n_0\
    );
\i___100_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \i___100_carry__1_i_2_n_0\,
      I1 => \^i___33_carry__1_i_6_0\(0),
      I2 => \^i___66_carry__1_i_6\(0),
      I3 => \area1_inferred__0/i___66_carry__0_n_4\,
      I4 => \area1_inferred__0/i___33_carry__1_n_5\,
      O => \i___100_carry__1_i_6_n_0\
    );
\i___100_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__0_n_4\,
      I1 => \area1_inferred__0/i___33_carry__1_n_5\,
      I2 => \area1_inferred__0/i___33_carry__1_n_6\,
      I3 => \area1_inferred__0/i___66_carry__0_n_5\,
      I4 => \i___100_carry__1_i_3_n_0\,
      O => \i___100_carry__1_i_7_n_0\
    );
\i___100_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \i___100_carry__1_i_4_n_0\,
      I1 => \area1_inferred__0/i___33_carry__1_n_6\,
      I2 => \area1_inferred__0/i___66_carry__0_n_5\,
      I3 => \area1_inferred__0/i___66_carry__0_n_6\,
      I4 => \area1_inferred__0/i___33_carry__1_n_7\,
      I5 => \area1_inferred__0/i___0_carry__1_n_0\,
      O => \i___100_carry__1_i_8_n_0\
    );
\i___100_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_7\,
      I1 => \area1_inferred__0/i___33_carry_n_4\,
      I2 => \area1_inferred__0/i___0_carry__0_n_5\,
      O => \i___100_carry_i_1_n_0\
    );
\i___100_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry_n_5\,
      I1 => \area1_inferred__0/i___0_carry__0_n_6\,
      O => \i___100_carry_i_2_n_0\
    );
\i___100_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__0_n_7\,
      I1 => \area1_inferred__0/i___33_carry_n_6\,
      O => \i___100_carry_i_3_n_0\
    );
\i___100_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_4\,
      I1 => \area1_inferred__0/i___33_carry_n_7\,
      O => \i___100_carry_i_4_n_0\
    );
\i___100_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_6\,
      I1 => \area1_inferred__0/i___33_carry__0_n_7\,
      I2 => \area1_inferred__0/i___0_carry__0_n_4\,
      I3 => \i___100_carry_i_1_n_0\,
      O => \i___100_carry_i_5_n_0\
    );
\i___100_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_7\,
      I1 => \area1_inferred__0/i___33_carry_n_4\,
      I2 => \area1_inferred__0/i___0_carry__0_n_5\,
      I3 => \i___100_carry_i_2_n_0\,
      O => \i___100_carry_i_6_n_0\
    );
\i___100_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry_n_5\,
      I1 => \area1_inferred__0/i___0_carry__0_n_6\,
      I2 => \area1_inferred__0/i___0_carry__0_n_7\,
      I3 => \area1_inferred__0/i___33_carry_n_6\,
      O => \i___100_carry_i_7_n_0\
    );
\i___100_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_4\,
      I1 => \area1_inferred__0/i___33_carry_n_7\,
      I2 => \area1_inferred__0/i___33_carry_n_6\,
      I3 => \area1_inferred__0/i___0_carry__0_n_7\,
      O => \i___100_carry_i_8_n_0\
    );
\i___33_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y3_reg[7]_0\(1),
      I1 => \^x_reg[7]\(0),
      I2 => \^y3_reg[7]_0\(0),
      I3 => \^x_reg[7]\(1),
      I4 => \area2_inferred__1/i__carry_n_4\,
      I5 => \^x_reg[7]\(2),
      O => \i___33_carry__0_i_1_n_0\
    );
\i___33_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(0),
      I1 => \^y3_reg[7]_0\(1),
      O => \i___33_carry__0_i_10_n_0\
    );
\i___33_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(3),
      I1 => \^y3_reg[7]_0\(1),
      O => \i___33_carry__0_i_11_n_0\
    );
\i___33_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(2),
      I1 => \^y3_reg[7]_0\(1),
      O => \i___33_carry__0_i_12_n_0\
    );
\i___33_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y3_reg[7]_0\(1),
      I1 => \^x_reg[3]\(3),
      I2 => \^y3_reg[7]_0\(0),
      I3 => \^x_reg[7]\(0),
      I4 => \area2_inferred__1/i__carry_n_4\,
      I5 => \^x_reg[7]\(1),
      O => \i___33_carry__0_i_2_n_0\
    );
\i___33_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y3_reg[7]_0\(1),
      I1 => \^x_reg[3]\(2),
      I2 => \^y3_reg[7]_0\(0),
      I3 => \^x_reg[3]\(3),
      I4 => \area2_inferred__1/i__carry_n_4\,
      I5 => \^x_reg[7]\(0),
      O => \i___33_carry__0_i_3_n_0\
    );
\i___33_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y3_reg[7]_0\(1),
      I1 => \^x_reg[3]\(1),
      I2 => \^y3_reg[7]_0\(0),
      I3 => \^x_reg[3]\(2),
      I4 => \area2_inferred__1/i__carry_n_4\,
      I5 => \^x_reg[3]\(3),
      O => \i___33_carry__0_i_4_n_0\
    );
\i___33_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___33_carry__0_i_1_n_0\,
      I1 => \^y3_reg[7]_0\(0),
      I2 => \^x_reg[7]\(2),
      I3 => \i___33_carry__0_i_9_n_0\,
      I4 => \^x_reg[7]\(3),
      I5 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry__0_i_5_n_0\
    );
\i___33_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___33_carry__0_i_2_n_0\,
      I1 => \^y3_reg[7]_0\(0),
      I2 => \^x_reg[7]\(1),
      I3 => \i___33_carry__0_i_10_n_0\,
      I4 => \^x_reg[7]\(2),
      I5 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry__0_i_6_n_0\
    );
\i___33_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___33_carry__0_i_3_n_0\,
      I1 => \^y3_reg[7]_0\(0),
      I2 => \^x_reg[7]\(0),
      I3 => \i___33_carry__0_i_11_n_0\,
      I4 => \^x_reg[7]\(1),
      I5 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry__0_i_7_n_0\
    );
\i___33_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___33_carry__0_i_4_n_0\,
      I1 => \^y3_reg[7]_0\(0),
      I2 => \^x_reg[3]\(3),
      I3 => \i___33_carry__0_i_12_n_0\,
      I4 => \^x_reg[7]\(0),
      I5 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry__0_i_8_n_0\
    );
\i___33_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(1),
      I1 => \^y3_reg[7]_0\(1),
      O => \i___33_carry__0_i_9_n_0\
    );
\i___33_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => \^y3_reg[7]_0\(1),
      I1 => \^x_reg[7]\(2),
      I2 => \^y3_reg[7]_0\(0),
      I3 => \^x_reg[7]\(3),
      I4 => \area2_inferred__1/i__carry_n_4\,
      I5 => \^x_reg[7]_0\(0),
      O => \i___33_carry__1_i_2_n_0\
    );
\i___33_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y3_reg[7]_0\(1),
      I1 => \^x_reg[7]\(1),
      I2 => \^y3_reg[7]_0\(0),
      I3 => \^x_reg[7]\(2),
      I4 => \area2_inferred__1/i__carry_n_4\,
      I5 => \^x_reg[7]\(3),
      O => \i___33_carry__1_i_3_n_0\
    );
\i___33_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => \^x_reg[7]\(3),
      I1 => \^y3_reg[7]_0\(0),
      I2 => \^y3_reg[7]_0\(1),
      I3 => \^x_reg[7]_0\(0),
      O => \i___33_carry__1_i_4_n_0\
    );
\i___33_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_4\,
      I1 => \^x_reg[7]\(2),
      I2 => \^x_reg[7]\(3),
      I3 => \^y3_reg[7]_0\(1),
      I4 => \^x_reg[7]_0\(0),
      I5 => \^y3_reg[7]_0\(0),
      O => \i___33_carry__1_i_5_n_0\
    );
\i___33_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \i___33_carry__1_i_3_n_0\,
      I1 => \^y3_reg[7]_0\(0),
      I2 => \^x_reg[7]\(3),
      I3 => \i___33_carry__1_i_7_n_0\,
      I4 => \^x_reg[7]_0\(0),
      I5 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry__1_i_6_n_0\
    );
\i___33_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(2),
      I1 => \^y3_reg[7]_0\(1),
      O => \i___33_carry__1_i_7_n_0\
    );
\i___33_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^y3_reg[7]_0\(0),
      I1 => \^x_reg[3]\(2),
      I2 => \^y3_reg[7]_0\(1),
      I3 => \^x_reg[3]\(1),
      I4 => \^x_reg[3]\(3),
      I5 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry_i_1_n_0\
    );
\i___33_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_4\,
      I1 => \^x_reg[3]\(1),
      O => \i___33_carry_i_3_n_0\
    );
\i___33_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^x_reg[3]\(2),
      I1 => \i___33_carry_i_8_n_0\,
      I2 => \^x_reg[3]\(1),
      I3 => \^y3_reg[7]_0\(0),
      I4 => \^x_reg[3]\(0),
      I5 => \^y3_reg[7]_0\(1),
      O => \i___33_carry_i_4_n_0\
    );
\i___33_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^x_reg[3]\(0),
      I1 => \^y3_reg[7]_0\(1),
      I2 => \^x_reg[3]\(1),
      I3 => \^y3_reg[7]_0\(0),
      I4 => \area2_inferred__1/i__carry_n_4\,
      I5 => \^x_reg[3]\(2),
      O => \i___33_carry_i_5_n_0\
    );
\i___33_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_4\,
      I1 => \^x_reg[3]\(1),
      I2 => \^y3_reg[7]_0\(0),
      I3 => \^x_reg[3]\(0),
      O => \i___33_carry_i_6_n_0\
    );
\i___33_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^x_reg[3]\(0),
      I1 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry_i_7_n_0\
    );
\i___33_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(3),
      I1 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry_i_8_n_0\
    );
\i___66_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => \^x_reg[7]\(3),
      I1 => \area1_inferred__0/i___66_carry__1_0\(0),
      I2 => \^y3_reg[7]_0\(3),
      I3 => \^x_reg[7]_0\(0),
      O => \i___66_carry__1_i_1_n_0\
    );
\i___66_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96CC963C96CC663C"
    )
        port map (
      I0 => \^x_reg[3]\(2),
      I1 => \i___66_carry_i_9_n_0\,
      I2 => \^x_reg[3]\(1),
      I3 => \^y3_reg[7]_0\(3),
      I4 => \area1_inferred__0/i___66_carry__1_0\(0),
      I5 => \^x_reg[3]\(0),
      O => \i___66_carry_i_4_n_0\
    );
\i___66_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^x_reg[3]\(0),
      I1 => \^y3_reg[7]_0\(2),
      O => \i___66_carry_i_7_n_0\
    );
\i___66_carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(3),
      I1 => \^y3_reg[7]_0\(2),
      O => \i___66_carry_i_9_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => y2_wire(7),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(7),
      I1 => x2_wire(7),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => y2_wire(6),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(6),
      I1 => x2_wire(6),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => y2_wire(5),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(5),
      I1 => x2_wire(5),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => y2_wire(4),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(4),
      I1 => x2_wire(4),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => y2_wire(3),
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(3),
      I1 => x2_wire(3),
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => y2_wire(2),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(2),
      I1 => x2_wire(2),
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => y2_wire(1),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(1),
      I1 => x2_wire(1),
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => y2_wire(0),
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(0),
      I1 => x2_wire(0),
      O => \i__carry_i_4__6_n_0\
    );
\pixel_color[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[16]\,
      I1 => \^area_reg[17]_0\(0),
      O => \pixel_color[23]_i_13_n_0\
    );
\pixel_color[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[14]\,
      I1 => \area_reg_n_0_[15]\,
      O => \pixel_color[23]_i_14_n_0\
    );
\pixel_color[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[12]\,
      I1 => \area_reg_n_0_[13]\,
      O => \pixel_color[23]_i_15_n_0\
    );
\pixel_color[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[10]\,
      I1 => \area_reg_n_0_[11]\,
      O => \pixel_color[23]_i_16_n_0\
    );
\pixel_color[23]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[0]\,
      I1 => \area_reg_n_0_[1]\,
      O => \pixel_color[23]_i_27_n_0\
    );
\pixel_color[23]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[8]\,
      I1 => \area_reg_n_0_[9]\,
      O => \pixel_color[23]_i_28_n_0\
    );
\pixel_color[23]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[6]\,
      I1 => \area_reg_n_0_[7]\,
      O => \pixel_color[23]_i_29_n_0\
    );
\pixel_color[23]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[4]\,
      I1 => \area_reg_n_0_[5]\,
      O => \pixel_color[23]_i_30_n_0\
    );
\pixel_color[23]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[2]\,
      I1 => \area_reg_n_0_[3]\,
      O => \pixel_color[23]_i_31_n_0\
    );
\pixel_color_reg[23]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_color_reg[23]_i_12_n_0\,
      CO(2) => \pixel_color_reg[23]_i_12_n_1\,
      CO(1) => \pixel_color_reg[23]_i_12_n_2\,
      CO(0) => \pixel_color_reg[23]_i_12_n_3\,
      CYINIT => \pixel_color[23]_i_27_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_pixel_color_reg[23]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \pixel_color[23]_i_28_n_0\,
      S(2) => \pixel_color[23]_i_29_n_0\,
      S(1) => \pixel_color[23]_i_30_n_0\,
      S(0) => \pixel_color[23]_i_31_n_0\
    );
\pixel_color_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_color_reg[23]_i_12_n_0\,
      CO(3) => \area_reg[17]_1\(0),
      CO(2) => \pixel_color_reg[23]_i_4_n_1\,
      CO(1) => \pixel_color_reg[23]_i_4_n_2\,
      CO(0) => \pixel_color_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \^area_reg[17]_0\(0),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_pixel_color_reg[23]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \pixel_color[23]_i_13_n_0\,
      S(2) => \pixel_color[23]_i_14_n_0\,
      S(1) => \pixel_color[23]_i_15_n_0\,
      S(0) => \pixel_color[23]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_spCORE_0_0_edge_fill_v2_1 is
  port (
    \x1_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_i_6__0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y1_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_6__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__1_i_6__0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__2_i_1__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \area0_carry__2_i_4__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__3_i_1__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    x1_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area1__0_carry_i_5__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_1__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area1__100_carry_i_7__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__1_i_7__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__0_i_4__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_4__0_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__0_i_5__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_5__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__2_i_2__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__2_i_2__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area0_carry__2_i_2__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    y1_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i___0_carry_i_5__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_1__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area2_inferred__2/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area0__32_carry_i_1__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry__1_i_8__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry_i_1__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry_i_1__0_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__0_i_6__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_6__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__2_i_1__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__2_i_1__0_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area_reg[17]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    y3_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x3_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area1__66_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___66_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_spCORE_0_0_edge_fill_v2_1 : entity is "edge_fill_v2";
end design_1_spCORE_0_0_edge_fill_v2_1;

architecture STRUCTURE of design_1_spCORE_0_0_edge_fill_v2_1 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \area0__32_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_n_1\ : STD_LOGIC;
  signal \area0__32_carry__0_n_2\ : STD_LOGIC;
  signal \area0__32_carry__0_n_3\ : STD_LOGIC;
  signal \area0__32_carry__0_n_4\ : STD_LOGIC;
  signal \area0__32_carry__0_n_5\ : STD_LOGIC;
  signal \area0__32_carry__0_n_6\ : STD_LOGIC;
  signal \area0__32_carry__0_n_7\ : STD_LOGIC;
  signal \area0__32_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_n_1\ : STD_LOGIC;
  signal \area0__32_carry__1_n_2\ : STD_LOGIC;
  signal \area0__32_carry__1_n_3\ : STD_LOGIC;
  signal \area0__32_carry__1_n_4\ : STD_LOGIC;
  signal \area0__32_carry__1_n_5\ : STD_LOGIC;
  signal \area0__32_carry__1_n_6\ : STD_LOGIC;
  signal \area0__32_carry__1_n_7\ : STD_LOGIC;
  signal \area0__32_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_n_1\ : STD_LOGIC;
  signal \area0__32_carry__2_n_2\ : STD_LOGIC;
  signal \area0__32_carry__2_n_3\ : STD_LOGIC;
  signal \area0__32_carry__2_n_4\ : STD_LOGIC;
  signal \area0__32_carry__2_n_5\ : STD_LOGIC;
  signal \area0__32_carry__2_n_6\ : STD_LOGIC;
  signal \area0__32_carry__2_n_7\ : STD_LOGIC;
  signal \area0__32_carry__3_n_3\ : STD_LOGIC;
  signal \area0__32_carry__3_n_6\ : STD_LOGIC;
  signal \area0__32_carry__3_n_7\ : STD_LOGIC;
  signal \area0__32_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry_n_0\ : STD_LOGIC;
  signal \area0__32_carry_n_1\ : STD_LOGIC;
  signal \area0__32_carry_n_2\ : STD_LOGIC;
  signal \area0__32_carry_n_3\ : STD_LOGIC;
  signal \area0__32_carry_n_4\ : STD_LOGIC;
  signal \area0__32_carry_n_5\ : STD_LOGIC;
  signal \area0__32_carry_n_6\ : STD_LOGIC;
  signal \area0__32_carry_n_7\ : STD_LOGIC;
  signal \area0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \area0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \area0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \area0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \area0_carry__0_n_0\ : STD_LOGIC;
  signal \area0_carry__0_n_1\ : STD_LOGIC;
  signal \area0_carry__0_n_2\ : STD_LOGIC;
  signal \area0_carry__0_n_3\ : STD_LOGIC;
  signal \area0_carry__0_n_4\ : STD_LOGIC;
  signal \area0_carry__0_n_5\ : STD_LOGIC;
  signal \area0_carry__0_n_6\ : STD_LOGIC;
  signal \area0_carry__0_n_7\ : STD_LOGIC;
  signal \area0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \area0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \area0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \area0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \area0_carry__1_n_0\ : STD_LOGIC;
  signal \area0_carry__1_n_1\ : STD_LOGIC;
  signal \area0_carry__1_n_2\ : STD_LOGIC;
  signal \area0_carry__1_n_3\ : STD_LOGIC;
  signal \area0_carry__1_n_4\ : STD_LOGIC;
  signal \area0_carry__1_n_5\ : STD_LOGIC;
  signal \area0_carry__1_n_6\ : STD_LOGIC;
  signal \area0_carry__1_n_7\ : STD_LOGIC;
  signal \area0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \area0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \area0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \area0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \area0_carry__2_n_0\ : STD_LOGIC;
  signal \area0_carry__2_n_1\ : STD_LOGIC;
  signal \area0_carry__2_n_2\ : STD_LOGIC;
  signal \area0_carry__2_n_3\ : STD_LOGIC;
  signal \area0_carry__2_n_5\ : STD_LOGIC;
  signal \area0_carry__2_n_6\ : STD_LOGIC;
  signal \area0_carry__2_n_7\ : STD_LOGIC;
  signal \area0_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \area0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \area0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \area0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \area0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \area0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal area0_carry_n_0 : STD_LOGIC;
  signal area0_carry_n_1 : STD_LOGIC;
  signal area0_carry_n_2 : STD_LOGIC;
  signal area0_carry_n_3 : STD_LOGIC;
  signal area0_carry_n_4 : STD_LOGIC;
  signal area0_carry_n_5 : STD_LOGIC;
  signal area0_carry_n_6 : STD_LOGIC;
  signal area0_carry_n_7 : STD_LOGIC;
  signal \area1__0_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_n_1\ : STD_LOGIC;
  signal \area1__0_carry__0_n_2\ : STD_LOGIC;
  signal \area1__0_carry__0_n_3\ : STD_LOGIC;
  signal \area1__0_carry__0_n_4\ : STD_LOGIC;
  signal \area1__0_carry__0_n_5\ : STD_LOGIC;
  signal \area1__0_carry__0_n_6\ : STD_LOGIC;
  signal \area1__0_carry__0_n_7\ : STD_LOGIC;
  signal \area1__0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_n_2\ : STD_LOGIC;
  signal \area1__0_carry__1_n_3\ : STD_LOGIC;
  signal \area1__0_carry__1_n_5\ : STD_LOGIC;
  signal \area1__0_carry__1_n_6\ : STD_LOGIC;
  signal \area1__0_carry__1_n_7\ : STD_LOGIC;
  signal \area1__0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry_n_0\ : STD_LOGIC;
  signal \area1__0_carry_n_1\ : STD_LOGIC;
  signal \area1__0_carry_n_2\ : STD_LOGIC;
  signal \area1__0_carry_n_3\ : STD_LOGIC;
  signal \area1__0_carry_n_4\ : STD_LOGIC;
  signal \area1__0_carry_n_5\ : STD_LOGIC;
  signal \area1__0_carry_n_6\ : STD_LOGIC;
  signal \area1__0_carry_n_7\ : STD_LOGIC;
  signal \area1__100_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_n_1\ : STD_LOGIC;
  signal \area1__100_carry__0_n_2\ : STD_LOGIC;
  signal \area1__100_carry__0_n_3\ : STD_LOGIC;
  signal \area1__100_carry__0_n_4\ : STD_LOGIC;
  signal \area1__100_carry__0_n_5\ : STD_LOGIC;
  signal \area1__100_carry__0_n_6\ : STD_LOGIC;
  signal \area1__100_carry__0_n_7\ : STD_LOGIC;
  signal \area1__100_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_9__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_n_1\ : STD_LOGIC;
  signal \area1__100_carry__1_n_2\ : STD_LOGIC;
  signal \area1__100_carry__1_n_3\ : STD_LOGIC;
  signal \area1__100_carry__1_n_4\ : STD_LOGIC;
  signal \area1__100_carry__1_n_5\ : STD_LOGIC;
  signal \area1__100_carry__1_n_6\ : STD_LOGIC;
  signal \area1__100_carry__1_n_7\ : STD_LOGIC;
  signal \area1__100_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__2_n_2\ : STD_LOGIC;
  signal \area1__100_carry__2_n_3\ : STD_LOGIC;
  signal \area1__100_carry__2_n_5\ : STD_LOGIC;
  signal \area1__100_carry__2_n_6\ : STD_LOGIC;
  signal \area1__100_carry__2_n_7\ : STD_LOGIC;
  signal \area1__100_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry_n_0\ : STD_LOGIC;
  signal \area1__100_carry_n_1\ : STD_LOGIC;
  signal \area1__100_carry_n_2\ : STD_LOGIC;
  signal \area1__100_carry_n_3\ : STD_LOGIC;
  signal \area1__100_carry_n_4\ : STD_LOGIC;
  signal \area1__100_carry_n_5\ : STD_LOGIC;
  signal \area1__100_carry_n_6\ : STD_LOGIC;
  signal \area1__100_carry_n_7\ : STD_LOGIC;
  signal \area1__33_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_n_1\ : STD_LOGIC;
  signal \area1__33_carry__0_n_2\ : STD_LOGIC;
  signal \area1__33_carry__0_n_3\ : STD_LOGIC;
  signal \area1__33_carry__0_n_4\ : STD_LOGIC;
  signal \area1__33_carry__0_n_5\ : STD_LOGIC;
  signal \area1__33_carry__0_n_6\ : STD_LOGIC;
  signal \area1__33_carry__0_n_7\ : STD_LOGIC;
  signal \area1__33_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_n_2\ : STD_LOGIC;
  signal \area1__33_carry__1_n_3\ : STD_LOGIC;
  signal \area1__33_carry__1_n_5\ : STD_LOGIC;
  signal \area1__33_carry__1_n_6\ : STD_LOGIC;
  signal \area1__33_carry__1_n_7\ : STD_LOGIC;
  signal \area1__33_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry_n_0\ : STD_LOGIC;
  signal \area1__33_carry_n_1\ : STD_LOGIC;
  signal \area1__33_carry_n_2\ : STD_LOGIC;
  signal \area1__33_carry_n_3\ : STD_LOGIC;
  signal \area1__33_carry_n_4\ : STD_LOGIC;
  signal \area1__33_carry_n_5\ : STD_LOGIC;
  signal \area1__33_carry_n_6\ : STD_LOGIC;
  signal \area1__33_carry_n_7\ : STD_LOGIC;
  signal \area1__66_carry__0_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_n_1\ : STD_LOGIC;
  signal \area1__66_carry__0_n_2\ : STD_LOGIC;
  signal \area1__66_carry__0_n_3\ : STD_LOGIC;
  signal \area1__66_carry__0_n_4\ : STD_LOGIC;
  signal \area1__66_carry__0_n_5\ : STD_LOGIC;
  signal \area1__66_carry__0_n_6\ : STD_LOGIC;
  signal \area1__66_carry__0_n_7\ : STD_LOGIC;
  signal \area1__66_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \^area1__66_carry__1_i_6__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \area1__66_carry__1_n_1\ : STD_LOGIC;
  signal \area1__66_carry__1_n_2\ : STD_LOGIC;
  signal \area1__66_carry__1_n_3\ : STD_LOGIC;
  signal \area1__66_carry__1_n_4\ : STD_LOGIC;
  signal \area1__66_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \area1__66_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \area1__66_carry_i_9__0_n_0\ : STD_LOGIC;
  signal \area1__66_carry_n_0\ : STD_LOGIC;
  signal \area1__66_carry_n_1\ : STD_LOGIC;
  signal \area1__66_carry_n_2\ : STD_LOGIC;
  signal \area1__66_carry_n_3\ : STD_LOGIC;
  signal \area1__66_carry_n_4\ : STD_LOGIC;
  signal \area1__66_carry_n_5\ : STD_LOGIC;
  signal \area1__66_carry_n_6\ : STD_LOGIC;
  signal \area1__66_carry_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__2_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_7\ : STD_LOGIC;
  signal \area2_carry__0_n_1\ : STD_LOGIC;
  signal \area2_carry__0_n_2\ : STD_LOGIC;
  signal \area2_carry__0_n_3\ : STD_LOGIC;
  signal area2_carry_n_0 : STD_LOGIC;
  signal area2_carry_n_1 : STD_LOGIC;
  signal area2_carry_n_2 : STD_LOGIC;
  signal area2_carry_n_3 : STD_LOGIC;
  signal area2_carry_n_4 : STD_LOGIC;
  signal area2_carry_n_5 : STD_LOGIC;
  signal area2_carry_n_6 : STD_LOGIC;
  signal area2_carry_n_7 : STD_LOGIC;
  signal \area2_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \area2_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \area2_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \^area_reg[17]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \area_reg_n_0_[0]\ : STD_LOGIC;
  signal \area_reg_n_0_[10]\ : STD_LOGIC;
  signal \area_reg_n_0_[11]\ : STD_LOGIC;
  signal \area_reg_n_0_[12]\ : STD_LOGIC;
  signal \area_reg_n_0_[13]\ : STD_LOGIC;
  signal \area_reg_n_0_[14]\ : STD_LOGIC;
  signal \area_reg_n_0_[15]\ : STD_LOGIC;
  signal \area_reg_n_0_[16]\ : STD_LOGIC;
  signal \area_reg_n_0_[1]\ : STD_LOGIC;
  signal \area_reg_n_0_[2]\ : STD_LOGIC;
  signal \area_reg_n_0_[3]\ : STD_LOGIC;
  signal \area_reg_n_0_[4]\ : STD_LOGIC;
  signal \area_reg_n_0_[5]\ : STD_LOGIC;
  signal \area_reg_n_0_[6]\ : STD_LOGIC;
  signal \area_reg_n_0_[7]\ : STD_LOGIC;
  signal \area_reg_n_0_[8]\ : STD_LOGIC;
  signal \area_reg_n_0_[9]\ : STD_LOGIC;
  signal \i___0_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \^i___100_carry__2_i_1__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i___100_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \^i___33_carry__1_i_6__0_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i___33_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i___66_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \^i___66_carry__1_i_6__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i___66_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___66_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i___66_carry_i_9__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__9_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_10_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_11_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_22_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_23_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_24_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_25_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_26_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_8_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_9_n_0\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_7_n_1\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_7_n_2\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_7_n_3\ : STD_LOGIC;
  signal \^x1_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^y1_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_area0__32_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area0__32_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_area0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_area0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area1__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1__0_carry__1_i_7__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area1__0_carry__1_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_area1__100_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_area1__100_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1__33_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1__33_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1__66_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1_inferred__0/i___0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1_inferred__0/i___0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1_inferred__0/i___100_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area1_inferred__0/i___100_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_area1_inferred__0/i___33_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1_inferred__0/i___33_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1_inferred__0/i___66_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i___0_carry__1_i_7__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___0_carry__1_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_color_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_color_reg[23]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__2\ : label is "soft_lutpair61";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "finish:100,idle:001,calc1:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "finish:100,idle:001,calc1:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "finish:100,idle:001,calc1:010";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \area0__32_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of area0_carry : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__3\ : label is 35;
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_10__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_11__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_12__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_9__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \area1__0_carry__1_i_8__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \area1__0_carry_i_8__0\ : label is "soft_lutpair62";
  attribute ADDER_THRESHOLD of \area1__100_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \area1__100_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area1__100_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area1__100_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_10__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_11__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_12__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_9__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \area1__33_carry__1_i_7__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \area1__33_carry_i_8__0\ : label is "soft_lutpair67";
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \i___0_carry__0_i_10__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \i___0_carry__0_i_11__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \i___0_carry__0_i_12__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \i___0_carry__0_i_9__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \i___0_carry__1_i_8__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \i___0_carry_i_8__0\ : label is "soft_lutpair68";
  attribute HLUTNM : string;
  attribute HLUTNM of \i___100_carry__0_i_4__0\ : label is "lutpair5";
  attribute HLUTNM of \i___100_carry__1_i_2__0\ : label is "lutpair6";
  attribute HLUTNM of \i___100_carry__1_i_7__0\ : label is "lutpair6";
  attribute HLUTNM of \i___100_carry_i_1__0\ : label is "lutpair4";
  attribute HLUTNM of \i___100_carry_i_2__0\ : label is "lutpair14";
  attribute HLUTNM of \i___100_carry_i_5__0\ : label is "lutpair5";
  attribute HLUTNM of \i___100_carry_i_6__0\ : label is "lutpair4";
  attribute HLUTNM of \i___100_carry_i_7__0\ : label is "lutpair14";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_10__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_11__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_12__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_9__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \i___33_carry__1_i_7__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \i___33_carry_i_8__0\ : label is "soft_lutpair73";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \pixel_color_reg[23]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pixel_color_reg[23]_i_7\ : label is 11;
begin
  CO(0) <= \^co\(0);
  O(3 downto 0) <= \^o\(3 downto 0);
  \area1__66_carry__1_i_6__0\(2 downto 0) <= \^area1__66_carry__1_i_6__0\(2 downto 0);
  \area_reg[17]_0\(0) <= \^area_reg[17]_0\(0);
  \i___100_carry__2_i_1__0\(1 downto 0) <= \^i___100_carry__2_i_1__0\(1 downto 0);
  \i___33_carry__1_i_6__0_0\(0) <= \^i___33_carry__1_i_6__0_0\(0);
  \i___66_carry__1_i_6__0\(2 downto 0) <= \^i___66_carry__1_i_6__0\(2 downto 0);
  \x1_reg[7]_0\(3 downto 0) <= \^x1_reg[7]_0\(3 downto 0);
  \x_reg[3]\(3 downto 0) <= \^x_reg[3]\(3 downto 0);
  \x_reg[7]\(3 downto 0) <= \^x_reg[7]\(3 downto 0);
  \x_reg[7]_0\(0) <= \^x_reg[7]_0\(0);
  \y1_reg[7]_0\(3 downto 0) <= \^y1_reg[7]_0\(3 downto 0);
  \y_reg[7]\(3 downto 0) <= \^y_reg[7]\(3 downto 0);
  \y_reg[7]_0\(0) <= \^y_reg[7]_0\(0);
\FSM_onehot_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => rst,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg[0]_0\,
      O => \FSM_onehot_state[0]_i_1__2_n_0\
    );
\FSM_onehot_state[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rst,
      I1 => \FSM_onehot_state_reg[0]_0\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[1]_i_1__2_n_0\
    );
\FSM_onehot_state[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => rst,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[2]_i_1__2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1__2_n_0\,
      PRE => rst,
      Q => \FSM_onehot_state_reg_n_0_[0]\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_onehot_state[1]_i_1__2_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_onehot_state[2]_i_1__2_n_0\,
      Q => \FSM_onehot_state_reg[2]_0\(0)
    );
\area0__32_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area0__32_carry_n_0\,
      CO(2) => \area0__32_carry_n_1\,
      CO(1) => \area0__32_carry_n_2\,
      CO(0) => \area0__32_carry_n_3\,
      CYINIT => '0',
      DI(3) => area0_carry_n_5,
      DI(2) => \area1_inferred__0/i___0_carry_n_5\,
      DI(1) => \area1_inferred__0/i___0_carry_n_6\,
      DI(0) => \area1_inferred__0/i___0_carry_n_7\,
      O(3) => \area0__32_carry_n_4\,
      O(2) => \area0__32_carry_n_5\,
      O(1) => \area0__32_carry_n_6\,
      O(0) => \area0__32_carry_n_7\,
      S(3) => \area0__32_carry_i_1__0_n_0\,
      S(2) => \area0__32_carry_i_2__0_n_0\,
      S(1) => \area0__32_carry_i_3__0_n_0\,
      S(0) => \area0__32_carry_i_4__0_n_0\
    );
\area0__32_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry_n_0\,
      CO(3) => \area0__32_carry__0_n_0\,
      CO(2) => \area0__32_carry__0_n_1\,
      CO(1) => \area0__32_carry__0_n_2\,
      CO(0) => \area0__32_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \area1_inferred__0/i___100_carry_n_4\,
      DI(2) => \area1_inferred__0/i___100_carry_n_5\,
      DI(1) => \area1_inferred__0/i___100_carry_n_6\,
      DI(0) => \area1_inferred__0/i___100_carry_n_7\,
      O(3) => \area0__32_carry__0_n_4\,
      O(2) => \area0__32_carry__0_n_5\,
      O(1) => \area0__32_carry__0_n_6\,
      O(0) => \area0__32_carry__0_n_7\,
      S(3) => \area0__32_carry__0_i_1__0_n_0\,
      S(2) => \area0__32_carry__0_i_2__0_n_0\,
      S(1) => \area0__32_carry__0_i_3__0_n_0\,
      S(0) => \area0__32_carry__0_i_4__0_n_0\
    );
\area0__32_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry_n_4\,
      I1 => \area0_carry__0_n_5\,
      O => \area0__32_carry__0_i_1__0_n_0\
    );
\area0__32_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry_n_5\,
      I1 => \area0_carry__0_n_6\,
      O => \area0__32_carry__0_i_2__0_n_0\
    );
\area0__32_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry_n_6\,
      I1 => \area0_carry__0_n_7\,
      O => \area0__32_carry__0_i_3__0_n_0\
    );
\area0__32_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry_n_7\,
      I1 => area0_carry_n_4,
      O => \area0__32_carry__0_i_4__0_n_0\
    );
\area0__32_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry__0_n_0\,
      CO(3) => \area0__32_carry__1_n_0\,
      CO(2) => \area0__32_carry__1_n_1\,
      CO(1) => \area0__32_carry__1_n_2\,
      CO(0) => \area0__32_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \area1_inferred__0/i___100_carry__0_n_4\,
      DI(2) => \area1_inferred__0/i___100_carry__0_n_5\,
      DI(1) => \area1_inferred__0/i___100_carry__0_n_6\,
      DI(0) => \area1_inferred__0/i___100_carry__0_n_7\,
      O(3) => \area0__32_carry__1_n_4\,
      O(2) => \area0__32_carry__1_n_5\,
      O(1) => \area0__32_carry__1_n_6\,
      O(0) => \area0__32_carry__1_n_7\,
      S(3) => \area0__32_carry__1_i_1__0_n_0\,
      S(2) => \area0__32_carry__1_i_2__0_n_0\,
      S(1) => \area0__32_carry__1_i_3__0_n_0\,
      S(0) => \area0__32_carry__1_i_4__0_n_0\
    );
\area0__32_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__0_n_4\,
      I1 => \area0_carry__1_n_5\,
      O => \area0__32_carry__1_i_1__0_n_0\
    );
\area0__32_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__0_n_5\,
      I1 => \area0_carry__1_n_6\,
      O => \area0__32_carry__1_i_2__0_n_0\
    );
\area0__32_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__0_n_6\,
      I1 => \area0_carry__1_n_7\,
      O => \area0__32_carry__1_i_3__0_n_0\
    );
\area0__32_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__0_n_7\,
      I1 => \area0_carry__0_n_4\,
      O => \area0__32_carry__1_i_4__0_n_0\
    );
\area0__32_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry__1_n_0\,
      CO(3) => \area0__32_carry__2_n_0\,
      CO(2) => \area0__32_carry__2_n_1\,
      CO(1) => \area0__32_carry__2_n_2\,
      CO(0) => \area0__32_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \area1_inferred__0/i___100_carry__1_n_4\,
      DI(2) => \area1_inferred__0/i___100_carry__1_n_5\,
      DI(1) => \area1_inferred__0/i___100_carry__1_n_6\,
      DI(0) => \area1_inferred__0/i___100_carry__1_n_7\,
      O(3) => \area0__32_carry__2_n_4\,
      O(2) => \area0__32_carry__2_n_5\,
      O(1) => \area0__32_carry__2_n_6\,
      O(0) => \area0__32_carry__2_n_7\,
      S(3) => \area0__32_carry__2_i_1__0_n_0\,
      S(2) => \area0__32_carry__2_i_2__0_n_0\,
      S(1) => \area0__32_carry__2_i_3__0_n_0\,
      S(0) => \area0__32_carry__2_i_4__0_n_0\
    );
\area0__32_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__1_n_4\,
      I1 => \area0_carry__2_n_5\,
      O => \area0__32_carry__2_i_1__0_n_0\
    );
\area0__32_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__1_n_5\,
      I1 => \area0_carry__2_n_6\,
      O => \area0__32_carry__2_i_2__0_n_0\
    );
\area0__32_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__1_n_6\,
      I1 => \area0_carry__2_n_7\,
      O => \area0__32_carry__2_i_3__0_n_0\
    );
\area0__32_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__1_n_7\,
      I1 => \area0_carry__1_n_4\,
      O => \area0__32_carry__2_i_4__0_n_0\
    );
\area0__32_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry__2_n_0\,
      CO(3 downto 1) => \NLW_area0__32_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \area0__32_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^i___100_carry__2_i_1__0\(0),
      O(3 downto 2) => \NLW_area0__32_carry__3_O_UNCONNECTED\(3 downto 2),
      O(1) => \area0__32_carry__3_n_6\,
      O(0) => \area0__32_carry__3_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \area_reg[17]_3\(1 downto 0)
    );
\area0__32_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry_n_7\,
      I1 => \area1_inferred__0/i___0_carry_n_4\,
      I2 => area0_carry_n_5,
      O => \area0__32_carry_i_1__0_n_0\
    );
\area0__32_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_5\,
      I1 => area0_carry_n_6,
      O => \area0__32_carry_i_2__0_n_0\
    );
\area0__32_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_6\,
      I1 => area0_carry_n_7,
      O => \area0__32_carry_i_3__0_n_0\
    );
\area0__32_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_7\,
      I1 => \area1__0_carry_n_7\,
      O => \area0__32_carry_i_4__0_n_0\
    );
area0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => area0_carry_n_0,
      CO(2) => area0_carry_n_1,
      CO(1) => area0_carry_n_2,
      CO(0) => area0_carry_n_3,
      CYINIT => \area0_carry_i_1__0_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => area0_carry_n_4,
      O(2) => area0_carry_n_5,
      O(1) => area0_carry_n_6,
      O(0) => area0_carry_n_7,
      S(3) => \area0_carry_i_2__0_n_0\,
      S(2) => \area0_carry_i_3__0_n_0\,
      S(1) => \area0_carry_i_4__0_n_0\,
      S(0) => \area0_carry_i_5__0_n_0\
    );
\area0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => area0_carry_n_0,
      CO(3) => \area0_carry__0_n_0\,
      CO(2) => \area0_carry__0_n_1\,
      CO(1) => \area0_carry__0_n_2\,
      CO(0) => \area0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \area0_carry__0_n_4\,
      O(2) => \area0_carry__0_n_5\,
      O(1) => \area0_carry__0_n_6\,
      O(0) => \area0_carry__0_n_7\,
      S(3) => \area0_carry__0_i_1__0_n_0\,
      S(2) => \area0_carry__0_i_2__0_n_0\,
      S(1) => \area0_carry__0_i_3__0_n_0\,
      S(0) => \area0_carry__0_i_4__0_n_0\
    );
\area0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__0_n_6\,
      O => \area0_carry__0_i_1__0_n_0\
    );
\area0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__0_n_7\,
      O => \area0_carry__0_i_2__0_n_0\
    );
\area0_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry_n_4\,
      O => \area0_carry__0_i_3__0_n_0\
    );
\area0_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry_n_5\,
      O => \area0_carry__0_i_4__0_n_0\
    );
\area0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0_carry__0_n_0\,
      CO(3) => \area0_carry__1_n_0\,
      CO(2) => \area0_carry__1_n_1\,
      CO(1) => \area0_carry__1_n_2\,
      CO(0) => \area0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \area0_carry__1_n_4\,
      O(2) => \area0_carry__1_n_5\,
      O(1) => \area0_carry__1_n_6\,
      O(0) => \area0_carry__1_n_7\,
      S(3) => \area0_carry__1_i_1__0_n_0\,
      S(2) => \area0_carry__1_i_2__0_n_0\,
      S(1) => \area0_carry__1_i_3__0_n_0\,
      S(0) => \area0_carry__1_i_4__0_n_0\
    );
\area0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__1_n_6\,
      O => \area0_carry__1_i_1__0_n_0\
    );
\area0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__1_n_7\,
      O => \area0_carry__1_i_2__0_n_0\
    );
\area0_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__0_n_4\,
      O => \area0_carry__1_i_3__0_n_0\
    );
\area0_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__0_n_5\,
      O => \area0_carry__1_i_4__0_n_0\
    );
\area0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0_carry__1_n_0\,
      CO(3) => \area0_carry__2_n_0\,
      CO(2) => \area0_carry__2_n_1\,
      CO(1) => \area0_carry__2_n_2\,
      CO(0) => \area0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \area0_carry__2_i_4__0_0\(0),
      O(2) => \area0_carry__2_n_5\,
      O(1) => \area0_carry__2_n_6\,
      O(0) => \area0_carry__2_n_7\,
      S(3) => \area0_carry__2_i_1__0_n_0\,
      S(2) => \area0_carry__2_i_2__0_n_0\,
      S(1) => \area0_carry__2_i_3__0_n_0\,
      S(0) => \area0_carry__2_i_4__0_n_0\
    );
\area0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__2_n_6\,
      O => \area0_carry__2_i_1__0_n_0\
    );
\area0_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__2_n_7\,
      O => \area0_carry__2_i_2__0_n_0\
    );
\area0_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__1_n_4\,
      O => \area0_carry__2_i_3__0_n_0\
    );
\area0_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__1_n_5\,
      O => \area0_carry__2_i_4__0_n_0\
    );
\area0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_area0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_area0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \area0_carry__3_i_1__0_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \area0_carry__3_i_1__0_n_0\
    );
\area0_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__2_n_5\,
      O => \area0_carry__3_i_1__0_n_0\
    );
\area0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__0_carry_n_7\,
      O => \area0_carry_i_1__0_n_0\
    );
\area0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry_n_6\,
      O => \area0_carry_i_2__0_n_0\
    );
\area0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry_n_7\,
      O => \area0_carry_i_3__0_n_0\
    );
\area0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__0_carry_n_5\,
      O => \area0_carry_i_4__0_n_0\
    );
\area0_carry_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__0_carry_n_6\,
      O => \area0_carry_i_5__0_n_0\
    );
\area1__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__0_carry_n_0\,
      CO(2) => \area1__0_carry_n_1\,
      CO(1) => \area1__0_carry_n_2\,
      CO(0) => \area1__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \area1__0_carry_i_1__0_n_0\,
      DI(2) => \area1__0_carry_i_2__0_n_0\,
      DI(1) => \area1__0_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \area1__0_carry_n_4\,
      O(2) => \area1__0_carry_n_5\,
      O(1) => \area1__0_carry_n_6\,
      O(0) => \area1__0_carry_n_7\,
      S(3) => \area1__0_carry_i_4__0_n_0\,
      S(2) => \area1__0_carry_i_5__0_n_0\,
      S(1) => \area1__0_carry_i_6__0_n_0\,
      S(0) => \area1__0_carry_i_7__0_n_0\
    );
\area1__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__0_carry_n_0\,
      CO(3) => \area1__0_carry__0_n_0\,
      CO(2) => \area1__0_carry__0_n_1\,
      CO(1) => \area1__0_carry__0_n_2\,
      CO(0) => \area1__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \area1__0_carry__0_i_1__0_n_0\,
      DI(2) => \area1__0_carry__0_i_2__0_n_0\,
      DI(1) => \area1__0_carry__0_i_3__0_n_0\,
      DI(0) => \area1__0_carry__0_i_4__0_n_0\,
      O(3) => \area1__0_carry__0_n_4\,
      O(2) => \area1__0_carry__0_n_5\,
      O(1) => \area1__0_carry__0_n_6\,
      O(0) => \area1__0_carry__0_n_7\,
      S(3) => \area1__0_carry__0_i_5__0_n_0\,
      S(2) => \area1__0_carry__0_i_6__0_n_0\,
      S(1) => \area1__0_carry__0_i_7__0_n_0\,
      S(0) => \area1__0_carry__0_i_8__0_n_0\
    );
\area1__0_carry__0_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(0),
      I1 => area2_carry_n_5,
      O => \area1__0_carry__0_i_10__0_n_0\
    );
\area1__0_carry__0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(3),
      I1 => area2_carry_n_5,
      O => \area1__0_carry__0_i_11__0_n_0\
    );
\area1__0_carry__0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(2),
      I1 => area2_carry_n_5,
      O => \area1__0_carry__0_i_12__0_n_0\
    );
\area1__0_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => area2_carry_n_5,
      I1 => \^y_reg[7]\(0),
      I2 => area2_carry_n_6,
      I3 => \^y_reg[7]\(1),
      I4 => area2_carry_n_7,
      I5 => \^y_reg[7]\(2),
      O => \area1__0_carry__0_i_1__0_n_0\
    );
\area1__0_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => area2_carry_n_5,
      I1 => \^o\(3),
      I2 => area2_carry_n_6,
      I3 => \^y_reg[7]\(0),
      I4 => area2_carry_n_7,
      I5 => \^y_reg[7]\(1),
      O => \area1__0_carry__0_i_2__0_n_0\
    );
\area1__0_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => area2_carry_n_5,
      I1 => \^o\(2),
      I2 => area2_carry_n_6,
      I3 => \^o\(3),
      I4 => area2_carry_n_7,
      I5 => \^y_reg[7]\(0),
      O => \area1__0_carry__0_i_3__0_n_0\
    );
\area1__0_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => area2_carry_n_5,
      I1 => \^o\(1),
      I2 => area2_carry_n_6,
      I3 => \^o\(2),
      I4 => area2_carry_n_7,
      I5 => \^o\(3),
      O => \area1__0_carry__0_i_4__0_n_0\
    );
\area1__0_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__0_carry__0_i_1__0_n_0\,
      I1 => area2_carry_n_6,
      I2 => \^y_reg[7]\(2),
      I3 => \area1__0_carry__0_i_9__0_n_0\,
      I4 => \^y_reg[7]\(3),
      I5 => area2_carry_n_7,
      O => \area1__0_carry__0_i_5__0_n_0\
    );
\area1__0_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__0_carry__0_i_2__0_n_0\,
      I1 => area2_carry_n_6,
      I2 => \^y_reg[7]\(1),
      I3 => \area1__0_carry__0_i_10__0_n_0\,
      I4 => \^y_reg[7]\(2),
      I5 => area2_carry_n_7,
      O => \area1__0_carry__0_i_6__0_n_0\
    );
\area1__0_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__0_carry__0_i_3__0_n_0\,
      I1 => area2_carry_n_6,
      I2 => \^y_reg[7]\(0),
      I3 => \area1__0_carry__0_i_11__0_n_0\,
      I4 => \^y_reg[7]\(1),
      I5 => area2_carry_n_7,
      O => \area1__0_carry__0_i_7__0_n_0\
    );
\area1__0_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__0_carry__0_i_4__0_n_0\,
      I1 => area2_carry_n_6,
      I2 => \^o\(3),
      I3 => \area1__0_carry__0_i_12__0_n_0\,
      I4 => \^y_reg[7]\(0),
      I5 => area2_carry_n_7,
      O => \area1__0_carry__0_i_8__0_n_0\
    );
\area1__0_carry__0_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(1),
      I1 => area2_carry_n_5,
      O => \area1__0_carry__0_i_9__0_n_0\
    );
\area1__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__0_carry__0_n_0\,
      CO(3) => \area1__0_carry__1_n_0\,
      CO(2) => \NLW_area1__0_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1__0_carry__1_n_2\,
      CO(0) => \area1__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \area1__0_carry__1_i_1__0_n_0\,
      DI(1) => \area1__0_carry__1_i_2__0_n_0\,
      DI(0) => \area1__0_carry__1_i_3__0_n_0\,
      O(3) => \NLW_area1__0_carry__1_O_UNCONNECTED\(3),
      O(2) => \area1__0_carry__1_n_5\,
      O(1) => \area1__0_carry__1_n_6\,
      O(0) => \area1__0_carry__1_n_7\,
      S(3) => '1',
      S(2) => \area1__0_carry__1_i_4__0_n_0\,
      S(1) => \area1__0_carry__1_i_5__0_n_0\,
      S(0) => \area1__0_carry__1_i_6__0_n_0\
    );
\area1__0_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => area2_carry_n_6,
      I1 => \^y_reg[7]_0\(0),
      I2 => area2_carry_n_5,
      I3 => \^y_reg[7]\(3),
      O => \area1__0_carry__1_i_1__0_n_0\
    );
\area1__0_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => area2_carry_n_5,
      I1 => \^y_reg[7]\(2),
      I2 => area2_carry_n_6,
      I3 => \^y_reg[7]\(3),
      I4 => area2_carry_n_7,
      I5 => \^y_reg[7]_0\(0),
      O => \area1__0_carry__1_i_2__0_n_0\
    );
\area1__0_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => area2_carry_n_5,
      I1 => \^y_reg[7]\(1),
      I2 => area2_carry_n_6,
      I3 => \^y_reg[7]\(2),
      I4 => area2_carry_n_7,
      I5 => \^y_reg[7]\(3),
      O => \area1__0_carry__1_i_3__0_n_0\
    );
\area1__0_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => \^y_reg[7]\(3),
      I1 => area2_carry_n_6,
      I2 => area2_carry_n_5,
      I3 => \^y_reg[7]_0\(0),
      O => \area1__0_carry__1_i_4__0_n_0\
    );
\area1__0_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => area2_carry_n_7,
      I1 => \^y_reg[7]\(2),
      I2 => \^y_reg[7]\(3),
      I3 => area2_carry_n_5,
      I4 => \^y_reg[7]_0\(0),
      I5 => area2_carry_n_6,
      O => \area1__0_carry__1_i_5__0_n_0\
    );
\area1__0_carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \area1__0_carry__1_i_3__0_n_0\,
      I1 => area2_carry_n_6,
      I2 => \^y_reg[7]\(3),
      I3 => \area1__0_carry__1_i_8__0_n_0\,
      I4 => \^y_reg[7]_0\(0),
      I5 => area2_carry_n_7,
      O => \area1__0_carry__1_i_6__0_n_0\
    );
\area1__0_carry__1_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_area1__0_carry__1_i_7__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^y_reg[7]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_area1__0_carry__1_i_7__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\area1__0_carry__1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(2),
      I1 => area2_carry_n_5,
      O => \area1__0_carry__1_i_8__0_n_0\
    );
\area1__0_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => area2_carry_n_6,
      I1 => \^o\(2),
      I2 => area2_carry_n_5,
      I3 => \^o\(1),
      I4 => \^o\(3),
      I5 => area2_carry_n_7,
      O => \area1__0_carry_i_1__0_n_0\
    );
\area1__0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => area2_carry_n_6,
      I1 => \^o\(1),
      I2 => area2_carry_n_5,
      I3 => \^o\(0),
      O => \area1__0_carry_i_2__0_n_0\
    );
\area1__0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => area2_carry_n_7,
      I1 => \^o\(1),
      O => \area1__0_carry_i_3__0_n_0\
    );
\area1__0_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^o\(2),
      I1 => \area1__0_carry_i_8__0_n_0\,
      I2 => \^o\(1),
      I3 => area2_carry_n_6,
      I4 => \^o\(0),
      I5 => area2_carry_n_5,
      O => \area1__0_carry_i_4__0_n_0\
    );
\area1__0_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^o\(0),
      I1 => area2_carry_n_5,
      I2 => \^o\(1),
      I3 => area2_carry_n_6,
      I4 => area2_carry_n_7,
      I5 => \^o\(2),
      O => \area1__0_carry_i_5__0_n_0\
    );
\area1__0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => area2_carry_n_7,
      I1 => \^o\(1),
      I2 => area2_carry_n_6,
      I3 => \^o\(0),
      O => \area1__0_carry_i_6__0_n_0\
    );
\area1__0_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(0),
      I1 => area2_carry_n_7,
      O => \area1__0_carry_i_7__0_n_0\
    );
\area1__0_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(3),
      I1 => area2_carry_n_7,
      O => \area1__0_carry_i_8__0_n_0\
    );
\area1__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__100_carry_n_0\,
      CO(2) => \area1__100_carry_n_1\,
      CO(1) => \area1__100_carry_n_2\,
      CO(0) => \area1__100_carry_n_3\,
      CYINIT => '0',
      DI(3) => \area1__100_carry_i_1__0_n_0\,
      DI(2) => \area1__100_carry_i_2__0_n_0\,
      DI(1) => \area1__100_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \area1__100_carry_n_4\,
      O(2) => \area1__100_carry_n_5\,
      O(1) => \area1__100_carry_n_6\,
      O(0) => \area1__100_carry_n_7\,
      S(3) => \area1__100_carry_i_4__0_n_0\,
      S(2) => \area1__100_carry_i_5__0_n_0\,
      S(1) => \area1__100_carry_i_6__0_n_0\,
      S(0) => \area1__100_carry_i_7__0_n_0\
    );
\area1__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__100_carry_n_0\,
      CO(3) => \area1__100_carry__0_n_0\,
      CO(2) => \area1__100_carry__0_n_1\,
      CO(1) => \area1__100_carry__0_n_2\,
      CO(0) => \area1__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \area1__100_carry__0_i_1__0_n_0\,
      DI(2) => \area1__100_carry__0_i_2__0_n_0\,
      DI(1) => \area1__100_carry__0_i_3__0_n_0\,
      DI(0) => \area1__100_carry__0_i_4__0_n_0\,
      O(3) => \area1__100_carry__0_n_4\,
      O(2) => \area1__100_carry__0_n_5\,
      O(1) => \area1__100_carry__0_n_6\,
      O(0) => \area1__100_carry__0_n_7\,
      S(3) => \area1__100_carry__0_i_5__0_n_0\,
      S(2) => \area1__100_carry__0_i_6__0_n_0\,
      S(1) => \area1__100_carry__0_i_7__0_n_0\,
      S(0) => \area1__100_carry__0_i_8__0_n_0\
    );
\area1__100_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \area1__0_carry__1_n_6\,
      I1 => \area1__66_carry_n_4\,
      I2 => \area1__33_carry__0_n_5\,
      O => \area1__100_carry__0_i_1__0_n_0\
    );
\area1__100_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \area1__66_carry_n_4\,
      I1 => \area1__33_carry__0_n_5\,
      I2 => \area1__0_carry__1_n_6\,
      O => \area1__100_carry__0_i_2__0_n_0\
    );
\area1__100_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1__66_carry_n_6\,
      I1 => \area1__33_carry__0_n_7\,
      I2 => \area1__0_carry__0_n_4\,
      O => \area1__100_carry__0_i_3__0_n_0\
    );
\area1__100_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1__66_carry_n_7\,
      I1 => \area1__33_carry_n_4\,
      I2 => \area1__0_carry__0_n_5\,
      O => \area1__100_carry__0_i_4__0_n_0\
    );
\area1__100_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \area1__100_carry__0_i_1__0_n_0\,
      I1 => \area1__0_carry__1_n_5\,
      I2 => \area1__66_carry__0_n_7\,
      I3 => \area1__33_carry__0_n_4\,
      I4 => \area1__33_carry__0_n_5\,
      I5 => \area1__66_carry_n_4\,
      O => \area1__100_carry__0_i_5__0_n_0\
    );
\area1__100_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \area1__0_carry__1_n_6\,
      I1 => \area1__33_carry__0_n_5\,
      I2 => \area1__66_carry_n_4\,
      I3 => \area1__0_carry__1_n_7\,
      I4 => \area1__33_carry__0_n_6\,
      I5 => \area1__66_carry_n_5\,
      O => \area1__100_carry__0_i_6__0_n_0\
    );
\area1__100_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1__100_carry__0_i_3__0_n_0\,
      I1 => \area1__33_carry__0_n_6\,
      I2 => \area1__66_carry_n_5\,
      I3 => \area1__0_carry__1_n_7\,
      O => \area1__100_carry__0_i_7__0_n_0\
    );
\area1__100_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1__66_carry_n_6\,
      I1 => \area1__33_carry__0_n_7\,
      I2 => \area1__0_carry__0_n_4\,
      I3 => \area1__100_carry__0_i_4__0_n_0\,
      O => \area1__100_carry__0_i_8__0_n_0\
    );
\area1__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__100_carry__0_n_0\,
      CO(3) => \area1__100_carry__1_n_0\,
      CO(2) => \area1__100_carry__1_n_1\,
      CO(1) => \area1__100_carry__1_n_2\,
      CO(0) => \area1__100_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \area1__100_carry__1_i_1__0_n_0\,
      DI(2) => \area1__100_carry__1_i_2__0_n_0\,
      DI(1) => \area1__100_carry__1_i_3__0_n_0\,
      DI(0) => \area1__100_carry__1_i_4__0_n_0\,
      O(3) => \area1__100_carry__1_n_4\,
      O(2) => \area1__100_carry__1_n_5\,
      O(1) => \area1__100_carry__1_n_6\,
      O(0) => \area1__100_carry__1_n_7\,
      S(3) => \area1__100_carry__1_i_5__0_n_0\,
      S(2) => \area1__100_carry__1_i_6__0_n_0\,
      S(1) => \area1__100_carry__1_i_7__0_n_0\,
      S(0) => \area1__100_carry__1_i_8__0_n_0\
    );
\area1__100_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \area1__66_carry__0_n_4\,
      I1 => \area1__33_carry__1_n_5\,
      I2 => \area1__33_carry__1_n_6\,
      I3 => \area1__66_carry__0_n_5\,
      O => \area1__100_carry__1_i_1__0_n_0\
    );
\area1__100_carry__1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \area1__66_carry__0_n_5\,
      I1 => \area1__33_carry__1_n_6\,
      I2 => \area1__0_carry__1_n_0\,
      I3 => \area1__33_carry__1_n_7\,
      I4 => \area1__66_carry__0_n_6\,
      O => \area1__100_carry__1_i_2__0_n_0\
    );
\area1__100_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \area1__33_carry__1_n_7\,
      I1 => \area1__66_carry__0_n_6\,
      I2 => \area1__0_carry__1_n_0\,
      I3 => \area1__0_carry__1_n_5\,
      I4 => \area1__33_carry__0_n_4\,
      I5 => \area1__66_carry__0_n_7\,
      O => \area1__100_carry__1_i_3__0_n_0\
    );
\area1__100_carry__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \area1__33_carry__0_n_4\,
      I1 => \area1__66_carry__0_n_7\,
      I2 => \area1__0_carry__1_n_5\,
      I3 => \area1__66_carry_n_4\,
      I4 => \area1__33_carry__0_n_5\,
      O => \area1__100_carry__1_i_4__0_n_0\
    );
\area1__100_carry__1_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \area1__100_carry__1_i_1__0_n_0\,
      I1 => \^co\(0),
      I2 => \^area1__66_carry__1_i_6__0\(0),
      I3 => \area1__66_carry__0_n_4\,
      I4 => \area1__33_carry__1_n_5\,
      O => \area1__100_carry__1_i_5__0_n_0\
    );
\area1__100_carry__1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \area1__66_carry__0_n_4\,
      I1 => \area1__33_carry__1_n_5\,
      I2 => \area1__33_carry__1_n_6\,
      I3 => \area1__66_carry__0_n_5\,
      I4 => \area1__100_carry__1_i_2__0_n_0\,
      O => \area1__100_carry__1_i_6__0_n_0\
    );
\area1__100_carry__1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \area1__100_carry__1_i_3__0_n_0\,
      I1 => \area1__33_carry__1_n_6\,
      I2 => \area1__66_carry__0_n_5\,
      I3 => \area1__66_carry__0_n_6\,
      I4 => \area1__33_carry__1_n_7\,
      I5 => \area1__0_carry__1_n_0\,
      O => \area1__100_carry__1_i_7__0_n_0\
    );
\area1__100_carry__1_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \area1__100_carry__1_i_4__0_n_0\,
      I1 => \area1__100_carry__1_i_9__0_n_0\,
      I2 => \area1__66_carry__0_n_7\,
      I3 => \area1__33_carry__0_n_4\,
      I4 => \area1__0_carry__1_n_5\,
      O => \area1__100_carry__1_i_8__0_n_0\
    );
\area1__100_carry__1_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \area1__0_carry__1_n_0\,
      I1 => \area1__66_carry__0_n_6\,
      I2 => \area1__33_carry__1_n_7\,
      O => \area1__100_carry__1_i_9__0_n_0\
    );
\area1__100_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__100_carry__1_n_0\,
      CO(3 downto 2) => \NLW_area1__100_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \area1__100_carry__2_n_2\,
      CO(0) => \area1__100_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^area1__66_carry__1_i_6__0\(2),
      DI(0) => \area1__100_carry__2_i_1__0_n_0\,
      O(3) => \NLW_area1__100_carry__2_O_UNCONNECTED\(3),
      O(2) => \area1__100_carry__2_n_5\,
      O(1) => \area1__100_carry__2_n_6\,
      O(0) => \area1__100_carry__2_n_7\,
      S(3) => '0',
      S(2) => \area1__66_carry__1_n_4\,
      S(1) => \area0_carry__2_i_2__0_0\(0),
      S(0) => \area1__100_carry__2_i_3__0_n_0\
    );
\area1__100_carry__2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^area1__66_carry__1_i_6__0\(0),
      I1 => \^co\(0),
      I2 => \area1__33_carry__1_n_5\,
      I3 => \area1__66_carry__0_n_4\,
      O => \area1__100_carry__2_i_1__0_n_0\
    );
\area1__100_carry__2_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \area1__66_carry__0_n_4\,
      I1 => \area1__33_carry__1_n_5\,
      I2 => \^area1__66_carry__1_i_6__0\(1),
      I3 => \^area1__66_carry__1_i_6__0\(0),
      I4 => \^co\(0),
      O => \area1__100_carry__2_i_3__0_n_0\
    );
\area1__100_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__33_carry_n_5\,
      I1 => \area1__0_carry__0_n_6\,
      O => \area1__100_carry_i_1__0_n_0\
    );
\area1__100_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__0_carry__0_n_7\,
      I1 => \area1__33_carry_n_6\,
      O => \area1__100_carry_i_2__0_n_0\
    );
\area1__100_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__0_carry_n_4\,
      I1 => \area1__33_carry_n_7\,
      O => \area1__100_carry_i_3__0_n_0\
    );
\area1__100_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1__66_carry_n_7\,
      I1 => \area1__33_carry_n_4\,
      I2 => \area1__0_carry__0_n_5\,
      I3 => \area1__100_carry_i_1__0_n_0\,
      O => \area1__100_carry_i_4__0_n_0\
    );
\area1__100_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \area1__33_carry_n_5\,
      I1 => \area1__0_carry__0_n_6\,
      I2 => \area1__0_carry__0_n_7\,
      I3 => \area1__33_carry_n_6\,
      O => \area1__100_carry_i_5__0_n_0\
    );
\area1__100_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \area1__0_carry_n_4\,
      I1 => \area1__33_carry_n_7\,
      I2 => \area1__33_carry_n_6\,
      I3 => \area1__0_carry__0_n_7\,
      O => \area1__100_carry_i_6__0_n_0\
    );
\area1__100_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1__0_carry_n_4\,
      I1 => \area1__33_carry_n_7\,
      O => \area1__100_carry_i_7__0_n_0\
    );
\area1__33_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__33_carry_n_0\,
      CO(2) => \area1__33_carry_n_1\,
      CO(1) => \area1__33_carry_n_2\,
      CO(0) => \area1__33_carry_n_3\,
      CYINIT => '0',
      DI(3) => \area1__33_carry_i_1__0_n_0\,
      DI(2) => \area1__100_carry_i_7__0_0\(0),
      DI(1) => \area1__33_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \area1__33_carry_n_4\,
      O(2) => \area1__33_carry_n_5\,
      O(1) => \area1__33_carry_n_6\,
      O(0) => \area1__33_carry_n_7\,
      S(3) => \area1__33_carry_i_4__0_n_0\,
      S(2) => \area1__33_carry_i_5__0_n_0\,
      S(1) => \area1__33_carry_i_6__0_n_0\,
      S(0) => \area1__33_carry_i_7__0_n_0\
    );
\area1__33_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__33_carry_n_0\,
      CO(3) => \area1__33_carry__0_n_0\,
      CO(2) => \area1__33_carry__0_n_1\,
      CO(1) => \area1__33_carry__0_n_2\,
      CO(0) => \area1__33_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \area1__33_carry__0_i_1__0_n_0\,
      DI(2) => \area1__33_carry__0_i_2__0_n_0\,
      DI(1) => \area1__33_carry__0_i_3__0_n_0\,
      DI(0) => \area1__33_carry__0_i_4__0_n_0\,
      O(3) => \area1__33_carry__0_n_4\,
      O(2) => \area1__33_carry__0_n_5\,
      O(1) => \area1__33_carry__0_n_6\,
      O(0) => \area1__33_carry__0_n_7\,
      S(3) => \area1__33_carry__0_i_5__0_n_0\,
      S(2) => \area1__33_carry__0_i_6__0_n_0\,
      S(1) => \area1__33_carry__0_i_7__0_n_0\,
      S(0) => \area1__33_carry__0_i_8__0_n_0\
    );
\area1__33_carry__0_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(0),
      I1 => \^x1_reg[7]_0\(1),
      O => \area1__33_carry__0_i_10__0_n_0\
    );
\area1__33_carry__0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(3),
      I1 => \^x1_reg[7]_0\(1),
      O => \area1__33_carry__0_i_11__0_n_0\
    );
\area1__33_carry__0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^x1_reg[7]_0\(1),
      O => \area1__33_carry__0_i_12__0_n_0\
    );
\area1__33_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^x1_reg[7]_0\(1),
      I1 => \^y_reg[7]\(0),
      I2 => \^x1_reg[7]_0\(0),
      I3 => \^y_reg[7]\(1),
      I4 => area2_carry_n_4,
      I5 => \^y_reg[7]\(2),
      O => \area1__33_carry__0_i_1__0_n_0\
    );
\area1__33_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^x1_reg[7]_0\(1),
      I1 => \^o\(3),
      I2 => \^x1_reg[7]_0\(0),
      I3 => \^y_reg[7]\(0),
      I4 => area2_carry_n_4,
      I5 => \^y_reg[7]\(1),
      O => \area1__33_carry__0_i_2__0_n_0\
    );
\area1__33_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^x1_reg[7]_0\(1),
      I1 => \^o\(2),
      I2 => \^x1_reg[7]_0\(0),
      I3 => \^o\(3),
      I4 => area2_carry_n_4,
      I5 => \^y_reg[7]\(0),
      O => \area1__33_carry__0_i_3__0_n_0\
    );
\area1__33_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^x1_reg[7]_0\(1),
      I1 => \^o\(1),
      I2 => \^x1_reg[7]_0\(0),
      I3 => \^o\(2),
      I4 => area2_carry_n_4,
      I5 => \^o\(3),
      O => \area1__33_carry__0_i_4__0_n_0\
    );
\area1__33_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__33_carry__0_i_1__0_n_0\,
      I1 => \^x1_reg[7]_0\(0),
      I2 => \^y_reg[7]\(2),
      I3 => \area1__33_carry__0_i_9__0_n_0\,
      I4 => \^y_reg[7]\(3),
      I5 => area2_carry_n_4,
      O => \area1__33_carry__0_i_5__0_n_0\
    );
\area1__33_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__33_carry__0_i_2__0_n_0\,
      I1 => \^x1_reg[7]_0\(0),
      I2 => \^y_reg[7]\(1),
      I3 => \area1__33_carry__0_i_10__0_n_0\,
      I4 => \^y_reg[7]\(2),
      I5 => area2_carry_n_4,
      O => \area1__33_carry__0_i_6__0_n_0\
    );
\area1__33_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__33_carry__0_i_3__0_n_0\,
      I1 => \^x1_reg[7]_0\(0),
      I2 => \^y_reg[7]\(0),
      I3 => \area1__33_carry__0_i_11__0_n_0\,
      I4 => \^y_reg[7]\(1),
      I5 => area2_carry_n_4,
      O => \area1__33_carry__0_i_7__0_n_0\
    );
\area1__33_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__33_carry__0_i_4__0_n_0\,
      I1 => \^x1_reg[7]_0\(0),
      I2 => \^o\(3),
      I3 => \area1__33_carry__0_i_12__0_n_0\,
      I4 => \^y_reg[7]\(0),
      I5 => area2_carry_n_4,
      O => \area1__33_carry__0_i_8__0_n_0\
    );
\area1__33_carry__0_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(1),
      I1 => \^x1_reg[7]_0\(1),
      O => \area1__33_carry__0_i_9__0_n_0\
    );
\area1__33_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__33_carry__0_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \NLW_area1__33_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1__33_carry__1_n_2\,
      CO(0) => \area1__33_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \area1__100_carry__1_i_7__0_0\(0),
      DI(1) => \area1__33_carry__1_i_2__0_n_0\,
      DI(0) => \area1__33_carry__1_i_3__0_n_0\,
      O(3) => \NLW_area1__33_carry__1_O_UNCONNECTED\(3),
      O(2) => \area1__33_carry__1_n_5\,
      O(1) => \area1__33_carry__1_n_6\,
      O(0) => \area1__33_carry__1_n_7\,
      S(3) => '1',
      S(2) => \area1__33_carry__1_i_4__0_n_0\,
      S(1) => \area1__33_carry__1_i_5__0_n_0\,
      S(0) => \area1__33_carry__1_i_6__0_n_0\
    );
\area1__33_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => \^x1_reg[7]_0\(1),
      I1 => \^y_reg[7]\(2),
      I2 => \^x1_reg[7]_0\(0),
      I3 => \^y_reg[7]\(3),
      I4 => area2_carry_n_4,
      I5 => \^y_reg[7]_0\(0),
      O => \area1__33_carry__1_i_2__0_n_0\
    );
\area1__33_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^x1_reg[7]_0\(1),
      I1 => \^y_reg[7]\(1),
      I2 => \^x1_reg[7]_0\(0),
      I3 => \^y_reg[7]\(2),
      I4 => area2_carry_n_4,
      I5 => \^y_reg[7]\(3),
      O => \area1__33_carry__1_i_3__0_n_0\
    );
\area1__33_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => \^y_reg[7]\(3),
      I1 => \^x1_reg[7]_0\(0),
      I2 => \^x1_reg[7]_0\(1),
      I3 => \^y_reg[7]_0\(0),
      O => \area1__33_carry__1_i_4__0_n_0\
    );
\area1__33_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => area2_carry_n_4,
      I1 => \^y_reg[7]\(2),
      I2 => \^y_reg[7]\(3),
      I3 => \^x1_reg[7]_0\(1),
      I4 => \^y_reg[7]_0\(0),
      I5 => \^x1_reg[7]_0\(0),
      O => \area1__33_carry__1_i_5__0_n_0\
    );
\area1__33_carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \area1__33_carry__1_i_3__0_n_0\,
      I1 => \^x1_reg[7]_0\(0),
      I2 => \^y_reg[7]\(3),
      I3 => \area1__33_carry__1_i_7__0_n_0\,
      I4 => \^y_reg[7]_0\(0),
      I5 => area2_carry_n_4,
      O => \area1__33_carry__1_i_6__0_n_0\
    );
\area1__33_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(2),
      I1 => \^x1_reg[7]_0\(1),
      O => \area1__33_carry__1_i_7__0_n_0\
    );
\area1__33_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^x1_reg[7]_0\(0),
      I1 => \^o\(2),
      I2 => \^x1_reg[7]_0\(1),
      I3 => \^o\(1),
      I4 => \^o\(3),
      I5 => area2_carry_n_4,
      O => \area1__33_carry_i_1__0_n_0\
    );
\area1__33_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => area2_carry_n_4,
      I1 => \^o\(1),
      O => \area1__33_carry_i_3__0_n_0\
    );
\area1__33_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^o\(2),
      I1 => \area1__33_carry_i_8__0_n_0\,
      I2 => \^o\(1),
      I3 => \^x1_reg[7]_0\(0),
      I4 => \^o\(0),
      I5 => \^x1_reg[7]_0\(1),
      O => \area1__33_carry_i_4__0_n_0\
    );
\area1__33_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^x1_reg[7]_0\(1),
      I2 => \^o\(1),
      I3 => \^x1_reg[7]_0\(0),
      I4 => area2_carry_n_4,
      I5 => \^o\(2),
      O => \area1__33_carry_i_5__0_n_0\
    );
\area1__33_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => area2_carry_n_4,
      I1 => \^o\(1),
      I2 => \^x1_reg[7]_0\(0),
      I3 => \^o\(0),
      O => \area1__33_carry_i_6__0_n_0\
    );
\area1__33_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(0),
      I1 => area2_carry_n_4,
      O => \area1__33_carry_i_7__0_n_0\
    );
\area1__33_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(3),
      I1 => area2_carry_n_4,
      O => \area1__33_carry_i_8__0_n_0\
    );
\area1__66_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__66_carry_n_0\,
      CO(2) => \area1__66_carry_n_1\,
      CO(1) => \area1__66_carry_n_2\,
      CO(0) => \area1__66_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \area1__100_carry__0_i_4__0_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \area1__66_carry_n_4\,
      O(2) => \area1__66_carry_n_5\,
      O(1) => \area1__66_carry_n_6\,
      O(0) => \area1__66_carry_n_7\,
      S(3) => \area1__66_carry_i_4__0_n_0\,
      S(2 downto 1) => \area1__100_carry__0_i_4__0_1\(1 downto 0),
      S(0) => \area1__66_carry_i_7__0_n_0\
    );
\area1__66_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__66_carry_n_0\,
      CO(3) => \area1__66_carry__0_n_0\,
      CO(2) => \area1__66_carry__0_n_1\,
      CO(1) => \area1__66_carry__0_n_2\,
      CO(0) => \area1__66_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \area1__100_carry__0_i_5__0_0\(3 downto 0),
      O(3) => \area1__66_carry__0_n_4\,
      O(2) => \area1__66_carry__0_n_5\,
      O(1) => \area1__66_carry__0_n_6\,
      O(0) => \area1__66_carry__0_n_7\,
      S(3 downto 0) => \area1__100_carry__0_i_5__0_1\(3 downto 0)
    );
\area1__66_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__66_carry__0_n_0\,
      CO(3) => \NLW_area1__66_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \area1__66_carry__1_n_1\,
      CO(1) => \area1__66_carry__1_n_2\,
      CO(0) => \area1__66_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \area1__66_carry__1_i_1__0_n_0\,
      DI(1 downto 0) => \area1__100_carry__2_i_2__0\(1 downto 0),
      O(3) => \area1__66_carry__1_n_4\,
      O(2 downto 0) => \^area1__66_carry__1_i_6__0\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \area1__100_carry__2_i_2__0_0\(2 downto 0)
    );
\area1__66_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => \^y_reg[7]\(3),
      I1 => \area1__66_carry__1_0\(0),
      I2 => \^x1_reg[7]_0\(3),
      I3 => \^y_reg[7]_0\(0),
      O => \area1__66_carry__1_i_1__0_n_0\
    );
\area1__66_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96CC963C96CC663C"
    )
        port map (
      I0 => \^o\(2),
      I1 => \area1__66_carry_i_9__0_n_0\,
      I2 => \^o\(1),
      I3 => \^x1_reg[7]_0\(3),
      I4 => \area1__66_carry__1_0\(0),
      I5 => \^o\(0),
      O => \area1__66_carry_i_4__0_n_0\
    );
\area1__66_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^x1_reg[7]_0\(2),
      O => \area1__66_carry_i_7__0_n_0\
    );
\area1__66_carry_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(3),
      I1 => \^x1_reg[7]_0\(2),
      O => \area1__66_carry_i_9__0_n_0\
    );
\area1_inferred__0/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___0_carry_n_0\,
      CO(2) => \area1_inferred__0/i___0_carry_n_1\,
      CO(1) => \area1_inferred__0/i___0_carry_n_2\,
      CO(0) => \area1_inferred__0/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry_i_1__0_n_0\,
      DI(2) => \i___0_carry_i_2__0_n_0\,
      DI(1) => \i___0_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \area1_inferred__0/i___0_carry_n_4\,
      O(2) => \area1_inferred__0/i___0_carry_n_5\,
      O(1) => \area1_inferred__0/i___0_carry_n_6\,
      O(0) => \area1_inferred__0/i___0_carry_n_7\,
      S(3) => \i___0_carry_i_4__0_n_0\,
      S(2) => \i___0_carry_i_5__0_n_0\,
      S(1) => \i___0_carry_i_6__0_n_0\,
      S(0) => \i___0_carry_i_7__0_n_0\
    );
\area1_inferred__0/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___0_carry_n_0\,
      CO(3) => \area1_inferred__0/i___0_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___0_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___0_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry__0_i_1__0_n_0\,
      DI(2) => \i___0_carry__0_i_2__0_n_0\,
      DI(1) => \i___0_carry__0_i_3__0_n_0\,
      DI(0) => \i___0_carry__0_i_4__0_n_0\,
      O(3) => \area1_inferred__0/i___0_carry__0_n_4\,
      O(2) => \area1_inferred__0/i___0_carry__0_n_5\,
      O(1) => \area1_inferred__0/i___0_carry__0_n_6\,
      O(0) => \area1_inferred__0/i___0_carry__0_n_7\,
      S(3) => \i___0_carry__0_i_5__0_n_0\,
      S(2) => \i___0_carry__0_i_6__0_n_0\,
      S(1) => \i___0_carry__0_i_7__0_n_0\,
      S(0) => \i___0_carry__0_i_8__0_n_0\
    );
\area1_inferred__0/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___0_carry__0_n_0\,
      CO(3) => \area1_inferred__0/i___0_carry__1_n_0\,
      CO(2) => \NLW_area1_inferred__0/i___0_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1_inferred__0/i___0_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i___0_carry__1_i_1__0_n_0\,
      DI(1) => \i___0_carry__1_i_2__0_n_0\,
      DI(0) => \i___0_carry__1_i_3__0_n_0\,
      O(3) => \NLW_area1_inferred__0/i___0_carry__1_O_UNCONNECTED\(3),
      O(2) => \area1_inferred__0/i___0_carry__1_n_5\,
      O(1) => \area1_inferred__0/i___0_carry__1_n_6\,
      O(0) => \area1_inferred__0/i___0_carry__1_n_7\,
      S(3) => '1',
      S(2) => \i___0_carry__1_i_4__0_n_0\,
      S(1) => \i___0_carry__1_i_5__0_n_0\,
      S(0) => \i___0_carry__1_i_6__0_n_0\
    );
\area1_inferred__0/i___100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___100_carry_n_0\,
      CO(2) => \area1_inferred__0/i___100_carry_n_1\,
      CO(1) => \area1_inferred__0/i___100_carry_n_2\,
      CO(0) => \area1_inferred__0/i___100_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___100_carry_i_1__0_n_0\,
      DI(2) => \i___100_carry_i_2__0_n_0\,
      DI(1) => \i___100_carry_i_3__0_n_0\,
      DI(0) => \i___100_carry_i_4__0_n_0\,
      O(3) => \area1_inferred__0/i___100_carry_n_4\,
      O(2) => \area1_inferred__0/i___100_carry_n_5\,
      O(1) => \area1_inferred__0/i___100_carry_n_6\,
      O(0) => \area1_inferred__0/i___100_carry_n_7\,
      S(3) => \i___100_carry_i_5__0_n_0\,
      S(2) => \i___100_carry_i_6__0_n_0\,
      S(1) => \i___100_carry_i_7__0_n_0\,
      S(0) => \i___100_carry_i_8__0_n_0\
    );
\area1_inferred__0/i___100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___100_carry_n_0\,
      CO(3) => \area1_inferred__0/i___100_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___100_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___100_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___100_carry__0_i_1__0_n_0\,
      DI(2) => \i___100_carry__0_i_2__0_n_0\,
      DI(1) => \i___100_carry__0_i_3__0_n_0\,
      DI(0) => \i___100_carry__0_i_4__0_n_0\,
      O(3) => \area1_inferred__0/i___100_carry__0_n_4\,
      O(2) => \area1_inferred__0/i___100_carry__0_n_5\,
      O(1) => \area1_inferred__0/i___100_carry__0_n_6\,
      O(0) => \area1_inferred__0/i___100_carry__0_n_7\,
      S(3) => \i___100_carry__0_i_5__0_n_0\,
      S(2) => \i___100_carry__0_i_6__0_n_0\,
      S(1) => \i___100_carry__0_i_7__0_n_0\,
      S(0) => \i___100_carry__0_i_8__0_n_0\
    );
\area1_inferred__0/i___100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___100_carry__0_n_0\,
      CO(3) => \area1_inferred__0/i___100_carry__1_n_0\,
      CO(2) => \area1_inferred__0/i___100_carry__1_n_1\,
      CO(1) => \area1_inferred__0/i___100_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___100_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i___100_carry__1_i_1__0_n_0\,
      DI(2) => \i___100_carry__1_i_2__0_n_0\,
      DI(1) => \i___100_carry__1_i_3__0_n_0\,
      DI(0) => \i___100_carry__1_i_4__0_n_0\,
      O(3) => \area1_inferred__0/i___100_carry__1_n_4\,
      O(2) => \area1_inferred__0/i___100_carry__1_n_5\,
      O(1) => \area1_inferred__0/i___100_carry__1_n_6\,
      O(0) => \area1_inferred__0/i___100_carry__1_n_7\,
      S(3) => \i___100_carry__1_i_5__0_n_0\,
      S(2) => \i___100_carry__1_i_6__0_n_0\,
      S(1) => \i___100_carry__1_i_7__0_n_0\,
      S(0) => \i___100_carry__1_i_8__0_n_0\
    );
\area1_inferred__0/i___100_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___100_carry__1_n_0\,
      CO(3 downto 1) => \NLW_area1_inferred__0/i___100_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \area1_inferred__0/i___100_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^i___66_carry__1_i_6__0\(2),
      O(3 downto 2) => \NLW_area1_inferred__0/i___100_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^i___100_carry__2_i_1__0\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \area1_inferred__0/i___66_carry__1_n_4\,
      S(0) => \area_reg[17]_2\(0)
    );
\area1_inferred__0/i___33_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___33_carry_n_0\,
      CO(2) => \area1_inferred__0/i___33_carry_n_1\,
      CO(1) => \area1_inferred__0/i___33_carry_n_2\,
      CO(0) => \area1_inferred__0/i___33_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___33_carry_i_1__0_n_0\,
      DI(2) => \area0__32_carry_i_1__0_0\(0),
      DI(1) => \i___33_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \area1_inferred__0/i___33_carry_n_4\,
      O(2) => \area1_inferred__0/i___33_carry_n_5\,
      O(1) => \area1_inferred__0/i___33_carry_n_6\,
      O(0) => \area1_inferred__0/i___33_carry_n_7\,
      S(3) => \i___33_carry_i_4__0_n_0\,
      S(2) => \i___33_carry_i_5__0_n_0\,
      S(1) => \i___33_carry_i_6__0_n_0\,
      S(0) => \i___33_carry_i_7__0_n_0\
    );
\area1_inferred__0/i___33_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___33_carry_n_0\,
      CO(3) => \area1_inferred__0/i___33_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___33_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___33_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___33_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___33_carry__0_i_1__0_n_0\,
      DI(2) => \i___33_carry__0_i_2__0_n_0\,
      DI(1) => \i___33_carry__0_i_3__0_n_0\,
      DI(0) => \i___33_carry__0_i_4__0_n_0\,
      O(3) => \area1_inferred__0/i___33_carry__0_n_4\,
      O(2) => \area1_inferred__0/i___33_carry__0_n_5\,
      O(1) => \area1_inferred__0/i___33_carry__0_n_6\,
      O(0) => \area1_inferred__0/i___33_carry__0_n_7\,
      S(3) => \i___33_carry__0_i_5__0_n_0\,
      S(2) => \i___33_carry__0_i_6__0_n_0\,
      S(1) => \i___33_carry__0_i_7__0_n_0\,
      S(0) => \i___33_carry__0_i_8__0_n_0\
    );
\area1_inferred__0/i___33_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___33_carry__0_n_0\,
      CO(3) => \^i___33_carry__1_i_6__0_0\(0),
      CO(2) => \NLW_area1_inferred__0/i___33_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1_inferred__0/i___33_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___33_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i___100_carry__1_i_8__0_0\(0),
      DI(1) => \i___33_carry__1_i_2__0_n_0\,
      DI(0) => \i___33_carry__1_i_3__0_n_0\,
      O(3) => \NLW_area1_inferred__0/i___33_carry__1_O_UNCONNECTED\(3),
      O(2) => \area1_inferred__0/i___33_carry__1_n_5\,
      O(1) => \area1_inferred__0/i___33_carry__1_n_6\,
      O(0) => \area1_inferred__0/i___33_carry__1_n_7\,
      S(3) => '1',
      S(2) => \i___33_carry__1_i_4__0_n_0\,
      S(1) => \i___33_carry__1_i_5__0_n_0\,
      S(0) => \i___33_carry__1_i_6__0_n_0\
    );
\area1_inferred__0/i___66_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___66_carry_n_0\,
      CO(2) => \area1_inferred__0/i___66_carry_n_1\,
      CO(1) => \area1_inferred__0/i___66_carry_n_2\,
      CO(0) => \area1_inferred__0/i___66_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \i___100_carry_i_1__0_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \area1_inferred__0/i___66_carry_n_4\,
      O(2) => \area1_inferred__0/i___66_carry_n_5\,
      O(1) => \area1_inferred__0/i___66_carry_n_6\,
      O(0) => \area1_inferred__0/i___66_carry_n_7\,
      S(3) => \i___66_carry_i_4__0_n_0\,
      S(2 downto 1) => \i___100_carry_i_1__0_1\(1 downto 0),
      S(0) => \i___66_carry_i_7__0_n_0\
    );
\area1_inferred__0/i___66_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___66_carry_n_0\,
      CO(3) => \area1_inferred__0/i___66_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___66_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___66_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___66_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \i___100_carry__0_i_6__0_0\(3 downto 0),
      O(3) => \area1_inferred__0/i___66_carry__0_n_4\,
      O(2) => \area1_inferred__0/i___66_carry__0_n_5\,
      O(1) => \area1_inferred__0/i___66_carry__0_n_6\,
      O(0) => \area1_inferred__0/i___66_carry__0_n_7\,
      S(3 downto 0) => \i___100_carry__0_i_6__0_1\(3 downto 0)
    );
\area1_inferred__0/i___66_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___66_carry__0_n_0\,
      CO(3) => \NLW_area1_inferred__0/i___66_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \area1_inferred__0/i___66_carry__1_n_1\,
      CO(1) => \area1_inferred__0/i___66_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___66_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i___66_carry__1_i_1__0_n_0\,
      DI(1 downto 0) => \i___100_carry__2_i_1__0_0\(1 downto 0),
      O(3) => \area1_inferred__0/i___66_carry__1_n_4\,
      O(2 downto 0) => \^i___66_carry__1_i_6__0\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \i___100_carry__2_i_1__0_1\(2 downto 0)
    );
area2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => area2_carry_n_0,
      CO(2) => area2_carry_n_1,
      CO(1) => area2_carry_n_2,
      CO(0) => area2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => x1_wire(3 downto 0),
      O(3) => area2_carry_n_4,
      O(2) => area2_carry_n_5,
      O(1) => area2_carry_n_6,
      O(0) => area2_carry_n_7,
      S(3 downto 0) => \area1__0_carry_i_5__0_0\(3 downto 0)
    );
\area2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => area2_carry_n_0,
      CO(3) => \x1_reg[7]\(0),
      CO(2) => \area2_carry__0_n_1\,
      CO(1) => \area2_carry__0_n_2\,
      CO(0) => \area2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x1_wire(7 downto 4),
      O(3 downto 0) => \^x1_reg[7]_0\(3 downto 0),
      S(3 downto 0) => \area1__33_carry__1_i_1__0\(3 downto 0)
    );
\area2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area2_inferred__0/i__carry_n_0\,
      CO(2) => \area2_inferred__0/i__carry_n_1\,
      CO(1) => \area2_inferred__0/i__carry_n_2\,
      CO(0) => \area2_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \i__carry_i_1__8_n_0\,
      S(2) => \i__carry_i_2__8_n_0\,
      S(1) => \i__carry_i_3__8_n_0\,
      S(0) => \i__carry_i_4__8_n_0\
    );
\area2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_inferred__0/i__carry_n_0\,
      CO(3) => \area2_inferred__0/i__carry__0_n_0\,
      CO(2) => \area2_inferred__0/i__carry__0_n_1\,
      CO(1) => \area2_inferred__0/i__carry__0_n_2\,
      CO(0) => \area2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => \^y_reg[7]\(3 downto 0),
      S(3) => \i__carry__0_i_1__2_n_0\,
      S(2) => \i__carry__0_i_2__2_n_0\,
      S(1) => \i__carry__0_i_3__2_n_0\,
      S(0) => \i__carry__0_i_4__2_n_0\
    );
\area2_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area2_inferred__1/i__carry_n_0\,
      CO(2) => \area2_inferred__1/i__carry_n_1\,
      CO(1) => \area2_inferred__1/i__carry_n_2\,
      CO(0) => \area2_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => y1_wire(3 downto 0),
      O(3) => \area2_inferred__1/i__carry_n_4\,
      O(2) => \area2_inferred__1/i__carry_n_5\,
      O(1) => \area2_inferred__1/i__carry_n_6\,
      O(0) => \area2_inferred__1/i__carry_n_7\,
      S(3 downto 0) => \i___0_carry_i_5__0_0\(3 downto 0)
    );
\area2_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_inferred__1/i__carry_n_0\,
      CO(3) => \y1_reg[7]\(0),
      CO(2) => \area2_inferred__1/i__carry__0_n_1\,
      CO(1) => \area2_inferred__1/i__carry__0_n_2\,
      CO(0) => \area2_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y1_wire(7 downto 4),
      O(3 downto 0) => \^y1_reg[7]_0\(3 downto 0),
      S(3 downto 0) => \i___33_carry__1_i_1__0\(3 downto 0)
    );
\area2_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area2_inferred__2/i__carry_n_0\,
      CO(2) => \area2_inferred__2/i__carry_n_1\,
      CO(1) => \area2_inferred__2/i__carry_n_2\,
      CO(0) => \area2_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \area2_inferred__2/i__carry__0_0\(3 downto 0),
      O(3 downto 0) => \^x_reg[3]\(3 downto 0),
      S(3) => \i__carry_i_1__9_n_0\,
      S(2) => \i__carry_i_2__9_n_0\,
      S(1) => \i__carry_i_3__9_n_0\,
      S(0) => \i__carry_i_4__9_n_0\
    );
\area2_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_inferred__2/i__carry_n_0\,
      CO(3) => \area2_inferred__2/i__carry__0_n_0\,
      CO(2) => \area2_inferred__2/i__carry__0_n_1\,
      CO(1) => \area2_inferred__2/i__carry__0_n_2\,
      CO(0) => \area2_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \area2_inferred__2/i__carry__0_0\(7 downto 4),
      O(3 downto 0) => \^x_reg[7]\(3 downto 0),
      S(3) => \i__carry__0_i_1__3_n_0\,
      S(2) => \i__carry__0_i_2__3_n_0\,
      S(1) => \i__carry__0_i_3__3_n_0\,
      S(0) => \i__carry__0_i_4__3_n_0\
    );
\area_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry_n_7\,
      Q => \area_reg_n_0_[0]\
    );
\area_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__1_n_5\,
      Q => \area_reg_n_0_[10]\
    );
\area_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__1_n_4\,
      Q => \area_reg_n_0_[11]\
    );
\area_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__2_n_7\,
      Q => \area_reg_n_0_[12]\
    );
\area_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__2_n_6\,
      Q => \area_reg_n_0_[13]\
    );
\area_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__2_n_5\,
      Q => \area_reg_n_0_[14]\
    );
\area_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__2_n_4\,
      Q => \area_reg_n_0_[15]\
    );
\area_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__3_n_7\,
      Q => \area_reg_n_0_[16]\
    );
\area_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__3_n_6\,
      Q => \^area_reg[17]_0\(0)
    );
\area_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry_n_6\,
      Q => \area_reg_n_0_[1]\
    );
\area_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry_n_5\,
      Q => \area_reg_n_0_[2]\
    );
\area_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry_n_4\,
      Q => \area_reg_n_0_[3]\
    );
\area_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__0_n_7\,
      Q => \area_reg_n_0_[4]\
    );
\area_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__0_n_6\,
      Q => \area_reg_n_0_[5]\
    );
\area_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__0_n_5\,
      Q => \area_reg_n_0_[6]\
    );
\area_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__0_n_4\,
      Q => \area_reg_n_0_[7]\
    );
\area_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__1_n_7\,
      Q => \area_reg_n_0_[8]\
    );
\area_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__1_n_6\,
      Q => \area_reg_n_0_[9]\
    );
\i___0_carry__0_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(0),
      I1 => \area2_inferred__1/i__carry_n_5\,
      O => \i___0_carry__0_i_10__0_n_0\
    );
\i___0_carry__0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(3),
      I1 => \area2_inferred__1/i__carry_n_5\,
      O => \i___0_carry__0_i_11__0_n_0\
    );
\i___0_carry__0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(2),
      I1 => \area2_inferred__1/i__carry_n_5\,
      O => \i___0_carry__0_i_12__0_n_0\
    );
\i___0_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_5\,
      I1 => \^x_reg[7]\(0),
      I2 => \area2_inferred__1/i__carry_n_6\,
      I3 => \^x_reg[7]\(1),
      I4 => \area2_inferred__1/i__carry_n_7\,
      I5 => \^x_reg[7]\(2),
      O => \i___0_carry__0_i_1__0_n_0\
    );
\i___0_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_5\,
      I1 => \^x_reg[3]\(3),
      I2 => \area2_inferred__1/i__carry_n_6\,
      I3 => \^x_reg[7]\(0),
      I4 => \area2_inferred__1/i__carry_n_7\,
      I5 => \^x_reg[7]\(1),
      O => \i___0_carry__0_i_2__0_n_0\
    );
\i___0_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_5\,
      I1 => \^x_reg[3]\(2),
      I2 => \area2_inferred__1/i__carry_n_6\,
      I3 => \^x_reg[3]\(3),
      I4 => \area2_inferred__1/i__carry_n_7\,
      I5 => \^x_reg[7]\(0),
      O => \i___0_carry__0_i_3__0_n_0\
    );
\i___0_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_5\,
      I1 => \^x_reg[3]\(1),
      I2 => \area2_inferred__1/i__carry_n_6\,
      I3 => \^x_reg[3]\(2),
      I4 => \area2_inferred__1/i__carry_n_7\,
      I5 => \^x_reg[3]\(3),
      O => \i___0_carry__0_i_4__0_n_0\
    );
\i___0_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___0_carry__0_i_1__0_n_0\,
      I1 => \area2_inferred__1/i__carry_n_6\,
      I2 => \^x_reg[7]\(2),
      I3 => \i___0_carry__0_i_9__0_n_0\,
      I4 => \^x_reg[7]\(3),
      I5 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry__0_i_5__0_n_0\
    );
\i___0_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___0_carry__0_i_2__0_n_0\,
      I1 => \area2_inferred__1/i__carry_n_6\,
      I2 => \^x_reg[7]\(1),
      I3 => \i___0_carry__0_i_10__0_n_0\,
      I4 => \^x_reg[7]\(2),
      I5 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry__0_i_6__0_n_0\
    );
\i___0_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___0_carry__0_i_3__0_n_0\,
      I1 => \area2_inferred__1/i__carry_n_6\,
      I2 => \^x_reg[7]\(0),
      I3 => \i___0_carry__0_i_11__0_n_0\,
      I4 => \^x_reg[7]\(1),
      I5 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry__0_i_7__0_n_0\
    );
\i___0_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___0_carry__0_i_4__0_n_0\,
      I1 => \area2_inferred__1/i__carry_n_6\,
      I2 => \^x_reg[3]\(3),
      I3 => \i___0_carry__0_i_12__0_n_0\,
      I4 => \^x_reg[7]\(0),
      I5 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry__0_i_8__0_n_0\
    );
\i___0_carry__0_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(1),
      I1 => \area2_inferred__1/i__carry_n_5\,
      O => \i___0_carry__0_i_9__0_n_0\
    );
\i___0_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_6\,
      I1 => \^x_reg[7]_0\(0),
      I2 => \area2_inferred__1/i__carry_n_5\,
      I3 => \^x_reg[7]\(3),
      O => \i___0_carry__1_i_1__0_n_0\
    );
\i___0_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_5\,
      I1 => \^x_reg[7]\(2),
      I2 => \area2_inferred__1/i__carry_n_6\,
      I3 => \^x_reg[7]\(3),
      I4 => \area2_inferred__1/i__carry_n_7\,
      I5 => \^x_reg[7]_0\(0),
      O => \i___0_carry__1_i_2__0_n_0\
    );
\i___0_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_5\,
      I1 => \^x_reg[7]\(1),
      I2 => \area2_inferred__1/i__carry_n_6\,
      I3 => \^x_reg[7]\(2),
      I4 => \area2_inferred__1/i__carry_n_7\,
      I5 => \^x_reg[7]\(3),
      O => \i___0_carry__1_i_3__0_n_0\
    );
\i___0_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => \^x_reg[7]\(3),
      I1 => \area2_inferred__1/i__carry_n_6\,
      I2 => \area2_inferred__1/i__carry_n_5\,
      I3 => \^x_reg[7]_0\(0),
      O => \i___0_carry__1_i_4__0_n_0\
    );
\i___0_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_7\,
      I1 => \^x_reg[7]\(2),
      I2 => \^x_reg[7]\(3),
      I3 => \area2_inferred__1/i__carry_n_5\,
      I4 => \^x_reg[7]_0\(0),
      I5 => \area2_inferred__1/i__carry_n_6\,
      O => \i___0_carry__1_i_5__0_n_0\
    );
\i___0_carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \i___0_carry__1_i_3__0_n_0\,
      I1 => \area2_inferred__1/i__carry_n_6\,
      I2 => \^x_reg[7]\(3),
      I3 => \i___0_carry__1_i_8__0_n_0\,
      I4 => \^x_reg[7]_0\(0),
      I5 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry__1_i_6__0_n_0\
    );
\i___0_carry__1_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_inferred__2/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_i___0_carry__1_i_7__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^x_reg[7]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___0_carry__1_i_7__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___0_carry__1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(2),
      I1 => \area2_inferred__1/i__carry_n_5\,
      O => \i___0_carry__1_i_8__0_n_0\
    );
\i___0_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_6\,
      I1 => \^x_reg[3]\(2),
      I2 => \area2_inferred__1/i__carry_n_5\,
      I3 => \^x_reg[3]\(1),
      I4 => \^x_reg[3]\(3),
      I5 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry_i_1__0_n_0\
    );
\i___0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_6\,
      I1 => \^x_reg[3]\(1),
      I2 => \area2_inferred__1/i__carry_n_5\,
      I3 => \^x_reg[3]\(0),
      O => \i___0_carry_i_2__0_n_0\
    );
\i___0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_7\,
      I1 => \^x_reg[3]\(1),
      O => \i___0_carry_i_3__0_n_0\
    );
\i___0_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^x_reg[3]\(2),
      I1 => \i___0_carry_i_8__0_n_0\,
      I2 => \^x_reg[3]\(1),
      I3 => \area2_inferred__1/i__carry_n_6\,
      I4 => \^x_reg[3]\(0),
      I5 => \area2_inferred__1/i__carry_n_5\,
      O => \i___0_carry_i_4__0_n_0\
    );
\i___0_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^x_reg[3]\(0),
      I1 => \area2_inferred__1/i__carry_n_5\,
      I2 => \^x_reg[3]\(1),
      I3 => \area2_inferred__1/i__carry_n_6\,
      I4 => \area2_inferred__1/i__carry_n_7\,
      I5 => \^x_reg[3]\(2),
      O => \i___0_carry_i_5__0_n_0\
    );
\i___0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_7\,
      I1 => \^x_reg[3]\(1),
      I2 => \area2_inferred__1/i__carry_n_6\,
      I3 => \^x_reg[3]\(0),
      O => \i___0_carry_i_6__0_n_0\
    );
\i___0_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^x_reg[3]\(0),
      I1 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry_i_7__0_n_0\
    );
\i___0_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(3),
      I1 => \area2_inferred__1/i__carry_n_7\,
      O => \i___0_carry_i_8__0_n_0\
    );
\i___100_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry__0_n_4\,
      I1 => \area1_inferred__0/i___66_carry__0_n_7\,
      I2 => \area1_inferred__0/i___0_carry__1_n_5\,
      I3 => \area1_inferred__0/i___66_carry_n_4\,
      I4 => \area1_inferred__0/i___33_carry__0_n_5\,
      O => \i___100_carry__0_i_1__0_n_0\
    );
\i___100_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__1_n_6\,
      I1 => \area1_inferred__0/i___66_carry_n_4\,
      I2 => \area1_inferred__0/i___33_carry__0_n_5\,
      O => \i___100_carry__0_i_2__0_n_0\
    );
\i___100_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_4\,
      I1 => \area1_inferred__0/i___33_carry__0_n_5\,
      I2 => \area1_inferred__0/i___0_carry__1_n_6\,
      O => \i___100_carry__0_i_3__0_n_0\
    );
\i___100_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_6\,
      I1 => \area1_inferred__0/i___33_carry__0_n_7\,
      I2 => \area1_inferred__0/i___0_carry__0_n_4\,
      O => \i___100_carry__0_i_4__0_n_0\
    );
\i___100_carry__0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \i___100_carry__0_i_1__0_n_0\,
      I1 => \i___100_carry__0_i_9__0_n_0\,
      I2 => \area1_inferred__0/i___66_carry__0_n_7\,
      I3 => \area1_inferred__0/i___33_carry__0_n_4\,
      I4 => \area1_inferred__0/i___0_carry__1_n_5\,
      O => \i___100_carry__0_i_5__0_n_0\
    );
\i___100_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \i___100_carry__0_i_2__0_n_0\,
      I1 => \area1_inferred__0/i___0_carry__1_n_5\,
      I2 => \area1_inferred__0/i___66_carry__0_n_7\,
      I3 => \area1_inferred__0/i___33_carry__0_n_4\,
      I4 => \area1_inferred__0/i___33_carry__0_n_5\,
      I5 => \area1_inferred__0/i___66_carry_n_4\,
      O => \i___100_carry__0_i_6__0_n_0\
    );
\i___100_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__1_n_6\,
      I1 => \area1_inferred__0/i___33_carry__0_n_5\,
      I2 => \area1_inferred__0/i___66_carry_n_4\,
      I3 => \area1_inferred__0/i___0_carry__1_n_7\,
      I4 => \area1_inferred__0/i___33_carry__0_n_6\,
      I5 => \area1_inferred__0/i___66_carry_n_5\,
      O => \i___100_carry__0_i_7__0_n_0\
    );
\i___100_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___100_carry__0_i_4__0_n_0\,
      I1 => \area1_inferred__0/i___33_carry__0_n_6\,
      I2 => \area1_inferred__0/i___66_carry_n_5\,
      I3 => \area1_inferred__0/i___0_carry__1_n_7\,
      O => \i___100_carry__0_i_8__0_n_0\
    );
\i___100_carry__0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__1_n_0\,
      I1 => \area1_inferred__0/i___66_carry__0_n_6\,
      I2 => \area1_inferred__0/i___33_carry__1_n_7\,
      O => \i___100_carry__0_i_9__0_n_0\
    );
\i___100_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^i___66_carry__1_i_6__0\(0),
      I1 => \^i___33_carry__1_i_6__0_0\(0),
      I2 => \area1_inferred__0/i___33_carry__1_n_5\,
      I3 => \area1_inferred__0/i___66_carry__0_n_4\,
      O => \i___100_carry__1_i_1__0_n_0\
    );
\i___100_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__0_n_4\,
      I1 => \area1_inferred__0/i___33_carry__1_n_5\,
      I2 => \area1_inferred__0/i___33_carry__1_n_6\,
      I3 => \area1_inferred__0/i___66_carry__0_n_5\,
      O => \i___100_carry__1_i_2__0_n_0\
    );
\i___100_carry__1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__0_n_5\,
      I1 => \area1_inferred__0/i___33_carry__1_n_6\,
      I2 => \area1_inferred__0/i___0_carry__1_n_0\,
      I3 => \area1_inferred__0/i___33_carry__1_n_7\,
      I4 => \area1_inferred__0/i___66_carry__0_n_6\,
      O => \i___100_carry__1_i_3__0_n_0\
    );
\i___100_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry__1_n_7\,
      I1 => \area1_inferred__0/i___66_carry__0_n_6\,
      I2 => \area1_inferred__0/i___0_carry__1_n_0\,
      I3 => \area1_inferred__0/i___0_carry__1_n_5\,
      I4 => \area1_inferred__0/i___33_carry__0_n_4\,
      I5 => \area1_inferred__0/i___66_carry__0_n_7\,
      O => \i___100_carry__1_i_4__0_n_0\
    );
\i___100_carry__1_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__0_n_4\,
      I1 => \area1_inferred__0/i___33_carry__1_n_5\,
      I2 => \^i___66_carry__1_i_6__0\(1),
      I3 => \^i___66_carry__1_i_6__0\(0),
      I4 => \^i___33_carry__1_i_6__0_0\(0),
      O => \i___100_carry__1_i_5__0_n_0\
    );
\i___100_carry__1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \i___100_carry__1_i_2__0_n_0\,
      I1 => \^i___33_carry__1_i_6__0_0\(0),
      I2 => \^i___66_carry__1_i_6__0\(0),
      I3 => \area1_inferred__0/i___66_carry__0_n_4\,
      I4 => \area1_inferred__0/i___33_carry__1_n_5\,
      O => \i___100_carry__1_i_6__0_n_0\
    );
\i___100_carry__1_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__0_n_4\,
      I1 => \area1_inferred__0/i___33_carry__1_n_5\,
      I2 => \area1_inferred__0/i___33_carry__1_n_6\,
      I3 => \area1_inferred__0/i___66_carry__0_n_5\,
      I4 => \i___100_carry__1_i_3__0_n_0\,
      O => \i___100_carry__1_i_7__0_n_0\
    );
\i___100_carry__1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \i___100_carry__1_i_4__0_n_0\,
      I1 => \area1_inferred__0/i___33_carry__1_n_6\,
      I2 => \area1_inferred__0/i___66_carry__0_n_5\,
      I3 => \area1_inferred__0/i___66_carry__0_n_6\,
      I4 => \area1_inferred__0/i___33_carry__1_n_7\,
      I5 => \area1_inferred__0/i___0_carry__1_n_0\,
      O => \i___100_carry__1_i_8__0_n_0\
    );
\i___100_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_7\,
      I1 => \area1_inferred__0/i___33_carry_n_4\,
      I2 => \area1_inferred__0/i___0_carry__0_n_5\,
      O => \i___100_carry_i_1__0_n_0\
    );
\i___100_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry_n_5\,
      I1 => \area1_inferred__0/i___0_carry__0_n_6\,
      O => \i___100_carry_i_2__0_n_0\
    );
\i___100_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__0_n_7\,
      I1 => \area1_inferred__0/i___33_carry_n_6\,
      O => \i___100_carry_i_3__0_n_0\
    );
\i___100_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_4\,
      I1 => \area1_inferred__0/i___33_carry_n_7\,
      O => \i___100_carry_i_4__0_n_0\
    );
\i___100_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_6\,
      I1 => \area1_inferred__0/i___33_carry__0_n_7\,
      I2 => \area1_inferred__0/i___0_carry__0_n_4\,
      I3 => \i___100_carry_i_1__0_n_0\,
      O => \i___100_carry_i_5__0_n_0\
    );
\i___100_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_7\,
      I1 => \area1_inferred__0/i___33_carry_n_4\,
      I2 => \area1_inferred__0/i___0_carry__0_n_5\,
      I3 => \i___100_carry_i_2__0_n_0\,
      O => \i___100_carry_i_6__0_n_0\
    );
\i___100_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry_n_5\,
      I1 => \area1_inferred__0/i___0_carry__0_n_6\,
      I2 => \area1_inferred__0/i___0_carry__0_n_7\,
      I3 => \area1_inferred__0/i___33_carry_n_6\,
      O => \i___100_carry_i_7__0_n_0\
    );
\i___100_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_4\,
      I1 => \area1_inferred__0/i___33_carry_n_7\,
      I2 => \area1_inferred__0/i___33_carry_n_6\,
      I3 => \area1_inferred__0/i___0_carry__0_n_7\,
      O => \i___100_carry_i_8__0_n_0\
    );
\i___33_carry__0_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(0),
      I1 => \^y1_reg[7]_0\(1),
      O => \i___33_carry__0_i_10__0_n_0\
    );
\i___33_carry__0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(3),
      I1 => \^y1_reg[7]_0\(1),
      O => \i___33_carry__0_i_11__0_n_0\
    );
\i___33_carry__0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(2),
      I1 => \^y1_reg[7]_0\(1),
      O => \i___33_carry__0_i_12__0_n_0\
    );
\i___33_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y1_reg[7]_0\(1),
      I1 => \^x_reg[7]\(0),
      I2 => \^y1_reg[7]_0\(0),
      I3 => \^x_reg[7]\(1),
      I4 => \area2_inferred__1/i__carry_n_4\,
      I5 => \^x_reg[7]\(2),
      O => \i___33_carry__0_i_1__0_n_0\
    );
\i___33_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y1_reg[7]_0\(1),
      I1 => \^x_reg[3]\(3),
      I2 => \^y1_reg[7]_0\(0),
      I3 => \^x_reg[7]\(0),
      I4 => \area2_inferred__1/i__carry_n_4\,
      I5 => \^x_reg[7]\(1),
      O => \i___33_carry__0_i_2__0_n_0\
    );
\i___33_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y1_reg[7]_0\(1),
      I1 => \^x_reg[3]\(2),
      I2 => \^y1_reg[7]_0\(0),
      I3 => \^x_reg[3]\(3),
      I4 => \area2_inferred__1/i__carry_n_4\,
      I5 => \^x_reg[7]\(0),
      O => \i___33_carry__0_i_3__0_n_0\
    );
\i___33_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y1_reg[7]_0\(1),
      I1 => \^x_reg[3]\(1),
      I2 => \^y1_reg[7]_0\(0),
      I3 => \^x_reg[3]\(2),
      I4 => \area2_inferred__1/i__carry_n_4\,
      I5 => \^x_reg[3]\(3),
      O => \i___33_carry__0_i_4__0_n_0\
    );
\i___33_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___33_carry__0_i_1__0_n_0\,
      I1 => \^y1_reg[7]_0\(0),
      I2 => \^x_reg[7]\(2),
      I3 => \i___33_carry__0_i_9__0_n_0\,
      I4 => \^x_reg[7]\(3),
      I5 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry__0_i_5__0_n_0\
    );
\i___33_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___33_carry__0_i_2__0_n_0\,
      I1 => \^y1_reg[7]_0\(0),
      I2 => \^x_reg[7]\(1),
      I3 => \i___33_carry__0_i_10__0_n_0\,
      I4 => \^x_reg[7]\(2),
      I5 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry__0_i_6__0_n_0\
    );
\i___33_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___33_carry__0_i_3__0_n_0\,
      I1 => \^y1_reg[7]_0\(0),
      I2 => \^x_reg[7]\(0),
      I3 => \i___33_carry__0_i_11__0_n_0\,
      I4 => \^x_reg[7]\(1),
      I5 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry__0_i_7__0_n_0\
    );
\i___33_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___33_carry__0_i_4__0_n_0\,
      I1 => \^y1_reg[7]_0\(0),
      I2 => \^x_reg[3]\(3),
      I3 => \i___33_carry__0_i_12__0_n_0\,
      I4 => \^x_reg[7]\(0),
      I5 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry__0_i_8__0_n_0\
    );
\i___33_carry__0_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(1),
      I1 => \^y1_reg[7]_0\(1),
      O => \i___33_carry__0_i_9__0_n_0\
    );
\i___33_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => \^y1_reg[7]_0\(1),
      I1 => \^x_reg[7]\(2),
      I2 => \^y1_reg[7]_0\(0),
      I3 => \^x_reg[7]\(3),
      I4 => \area2_inferred__1/i__carry_n_4\,
      I5 => \^x_reg[7]_0\(0),
      O => \i___33_carry__1_i_2__0_n_0\
    );
\i___33_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^y1_reg[7]_0\(1),
      I1 => \^x_reg[7]\(1),
      I2 => \^y1_reg[7]_0\(0),
      I3 => \^x_reg[7]\(2),
      I4 => \area2_inferred__1/i__carry_n_4\,
      I5 => \^x_reg[7]\(3),
      O => \i___33_carry__1_i_3__0_n_0\
    );
\i___33_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => \^x_reg[7]\(3),
      I1 => \^y1_reg[7]_0\(0),
      I2 => \^y1_reg[7]_0\(1),
      I3 => \^x_reg[7]_0\(0),
      O => \i___33_carry__1_i_4__0_n_0\
    );
\i___33_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_4\,
      I1 => \^x_reg[7]\(2),
      I2 => \^x_reg[7]\(3),
      I3 => \^y1_reg[7]_0\(1),
      I4 => \^x_reg[7]_0\(0),
      I5 => \^y1_reg[7]_0\(0),
      O => \i___33_carry__1_i_5__0_n_0\
    );
\i___33_carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \i___33_carry__1_i_3__0_n_0\,
      I1 => \^y1_reg[7]_0\(0),
      I2 => \^x_reg[7]\(3),
      I3 => \i___33_carry__1_i_7__0_n_0\,
      I4 => \^x_reg[7]_0\(0),
      I5 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry__1_i_6__0_n_0\
    );
\i___33_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(2),
      I1 => \^y1_reg[7]_0\(1),
      O => \i___33_carry__1_i_7__0_n_0\
    );
\i___33_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^y1_reg[7]_0\(0),
      I1 => \^x_reg[3]\(2),
      I2 => \^y1_reg[7]_0\(1),
      I3 => \^x_reg[3]\(1),
      I4 => \^x_reg[3]\(3),
      I5 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry_i_1__0_n_0\
    );
\i___33_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_4\,
      I1 => \^x_reg[3]\(1),
      O => \i___33_carry_i_3__0_n_0\
    );
\i___33_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^x_reg[3]\(2),
      I1 => \i___33_carry_i_8__0_n_0\,
      I2 => \^x_reg[3]\(1),
      I3 => \^y1_reg[7]_0\(0),
      I4 => \^x_reg[3]\(0),
      I5 => \^y1_reg[7]_0\(1),
      O => \i___33_carry_i_4__0_n_0\
    );
\i___33_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^x_reg[3]\(0),
      I1 => \^y1_reg[7]_0\(1),
      I2 => \^x_reg[3]\(1),
      I3 => \^y1_reg[7]_0\(0),
      I4 => \area2_inferred__1/i__carry_n_4\,
      I5 => \^x_reg[3]\(2),
      O => \i___33_carry_i_5__0_n_0\
    );
\i___33_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area2_inferred__1/i__carry_n_4\,
      I1 => \^x_reg[3]\(1),
      I2 => \^y1_reg[7]_0\(0),
      I3 => \^x_reg[3]\(0),
      O => \i___33_carry_i_6__0_n_0\
    );
\i___33_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^x_reg[3]\(0),
      I1 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry_i_7__0_n_0\
    );
\i___33_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(3),
      I1 => \area2_inferred__1/i__carry_n_4\,
      O => \i___33_carry_i_8__0_n_0\
    );
\i___66_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => \^x_reg[7]\(3),
      I1 => \area1_inferred__0/i___66_carry__1_0\(0),
      I2 => \^y1_reg[7]_0\(3),
      I3 => \^x_reg[7]_0\(0),
      O => \i___66_carry__1_i_1__0_n_0\
    );
\i___66_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96CC963C96CC663C"
    )
        port map (
      I0 => \^x_reg[3]\(2),
      I1 => \i___66_carry_i_9__0_n_0\,
      I2 => \^x_reg[3]\(1),
      I3 => \^y1_reg[7]_0\(3),
      I4 => \area1_inferred__0/i___66_carry__1_0\(0),
      I5 => \^x_reg[3]\(0),
      O => \i___66_carry_i_4__0_n_0\
    );
\i___66_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^x_reg[3]\(0),
      I1 => \^y1_reg[7]_0\(2),
      O => \i___66_carry_i_7__0_n_0\
    );
\i___66_carry_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(3),
      I1 => \^y1_reg[7]_0\(2),
      O => \i___66_carry_i_9__0_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => y3_wire(7),
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(7),
      I1 => x3_wire(7),
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => y3_wire(6),
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(6),
      I1 => x3_wire(6),
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => y3_wire(5),
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(5),
      I1 => x3_wire(5),
      O => \i__carry__0_i_3__3_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => y3_wire(4),
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(4),
      I1 => x3_wire(4),
      O => \i__carry__0_i_4__3_n_0\
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => y3_wire(3),
      O => \i__carry_i_1__8_n_0\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(3),
      I1 => x3_wire(3),
      O => \i__carry_i_1__9_n_0\
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => y3_wire(2),
      O => \i__carry_i_2__8_n_0\
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(2),
      I1 => x3_wire(2),
      O => \i__carry_i_2__9_n_0\
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => y3_wire(1),
      O => \i__carry_i_3__8_n_0\
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(1),
      I1 => x3_wire(1),
      O => \i__carry_i_3__9_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => y3_wire(0),
      O => \i__carry_i_4__8_n_0\
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__2/i__carry__0_0\(0),
      I1 => x3_wire(0),
      O => \i__carry_i_4__9_n_0\
    );
\pixel_color[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[12]\,
      I1 => \area_reg_n_0_[13]\,
      O => \pixel_color[23]_i_10_n_0\
    );
\pixel_color[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[10]\,
      I1 => \area_reg_n_0_[11]\,
      O => \pixel_color[23]_i_11_n_0\
    );
\pixel_color[23]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[0]\,
      I1 => \area_reg_n_0_[1]\,
      O => \pixel_color[23]_i_22_n_0\
    );
\pixel_color[23]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[8]\,
      I1 => \area_reg_n_0_[9]\,
      O => \pixel_color[23]_i_23_n_0\
    );
\pixel_color[23]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[6]\,
      I1 => \area_reg_n_0_[7]\,
      O => \pixel_color[23]_i_24_n_0\
    );
\pixel_color[23]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[4]\,
      I1 => \area_reg_n_0_[5]\,
      O => \pixel_color[23]_i_25_n_0\
    );
\pixel_color[23]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[2]\,
      I1 => \area_reg_n_0_[3]\,
      O => \pixel_color[23]_i_26_n_0\
    );
\pixel_color[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[16]\,
      I1 => \^area_reg[17]_0\(0),
      O => \pixel_color[23]_i_8_n_0\
    );
\pixel_color[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[14]\,
      I1 => \area_reg_n_0_[15]\,
      O => \pixel_color[23]_i_9_n_0\
    );
\pixel_color_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_color_reg[23]_i_7_n_0\,
      CO(3) => \area_reg[17]_1\(0),
      CO(2) => \pixel_color_reg[23]_i_3_n_1\,
      CO(1) => \pixel_color_reg[23]_i_3_n_2\,
      CO(0) => \pixel_color_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \^area_reg[17]_0\(0),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_pixel_color_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \pixel_color[23]_i_8_n_0\,
      S(2) => \pixel_color[23]_i_9_n_0\,
      S(1) => \pixel_color[23]_i_10_n_0\,
      S(0) => \pixel_color[23]_i_11_n_0\
    );
\pixel_color_reg[23]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_color_reg[23]_i_7_n_0\,
      CO(2) => \pixel_color_reg[23]_i_7_n_1\,
      CO(1) => \pixel_color_reg[23]_i_7_n_2\,
      CO(0) => \pixel_color_reg[23]_i_7_n_3\,
      CYINIT => \pixel_color[23]_i_22_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_pixel_color_reg[23]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \pixel_color[23]_i_23_n_0\,
      S(2) => \pixel_color[23]_i_24_n_0\,
      S(1) => \pixel_color[23]_i_25_n_0\,
      S(0) => \pixel_color[23]_i_26_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_spCORE_0_0_edge_fill_v2_2 is
  port (
    \y_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_i_6__1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_6__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__1_i_6__1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__2_i_1__1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \area0_carry__2_i_4__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__3_i_1__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[3]_0\ : out STD_LOGIC;
    \y_reg[3]_1\ : out STD_LOGIC;
    \y_reg[7]_1\ : out STD_LOGIC;
    \y_reg[7]_2\ : out STD_LOGIC;
    \y_reg[7]_3\ : out STD_LOGIC;
    \x_reg[3]_0\ : out STD_LOGIC;
    \x_reg[3]_1\ : out STD_LOGIC;
    \x_reg[7]_1\ : out STD_LOGIC;
    \x_reg[7]_2\ : out STD_LOGIC;
    \x_reg[7]_3\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area0__32_carry_i_4__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry_i_6__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_7__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_7__1_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry_i_7__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__1_i_7__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__0_i_4__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_4__1_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__0_i_5__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_5__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__2_i_2__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__2_i_2__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area0_carry__2_i_2__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area2_inferred__0/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry_i_8__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry_i_8__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_8__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__0_i_8__1_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area0__32_carry_i_1__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__1_i_8__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry_i_1__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry_i_1__1_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__0_i_6__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_6__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__2_i_1__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__2_i_1__1_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area_reg[17]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1_inferred__0/i___33_carry_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1_inferred__0/i___66_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst : in STD_LOGIC;
    \FSM_sequential_state[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    y1_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x1_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___66_carry__1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    area : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pixel_color[23]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pixel_color[23]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pixel_y_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pixel_y_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_spCORE_0_0_edge_fill_v2_2 : entity is "edge_fill_v2";
end design_1_spCORE_0_0_edge_fill_v2_2;

architecture STRUCTURE of design_1_spCORE_0_0_edge_fill_v2_2 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_n_0\ : STD_LOGIC;
  signal \area0__32_carry__0_n_1\ : STD_LOGIC;
  signal \area0__32_carry__0_n_2\ : STD_LOGIC;
  signal \area0__32_carry__0_n_3\ : STD_LOGIC;
  signal \area0__32_carry__0_n_4\ : STD_LOGIC;
  signal \area0__32_carry__0_n_5\ : STD_LOGIC;
  signal \area0__32_carry__0_n_6\ : STD_LOGIC;
  signal \area0__32_carry__0_n_7\ : STD_LOGIC;
  signal \area0__32_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__1_n_1\ : STD_LOGIC;
  signal \area0__32_carry__1_n_2\ : STD_LOGIC;
  signal \area0__32_carry__1_n_3\ : STD_LOGIC;
  signal \area0__32_carry__1_n_4\ : STD_LOGIC;
  signal \area0__32_carry__1_n_5\ : STD_LOGIC;
  signal \area0__32_carry__1_n_6\ : STD_LOGIC;
  signal \area0__32_carry__1_n_7\ : STD_LOGIC;
  signal \area0__32_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_n_0\ : STD_LOGIC;
  signal \area0__32_carry__2_n_1\ : STD_LOGIC;
  signal \area0__32_carry__2_n_2\ : STD_LOGIC;
  signal \area0__32_carry__2_n_3\ : STD_LOGIC;
  signal \area0__32_carry__2_n_4\ : STD_LOGIC;
  signal \area0__32_carry__2_n_5\ : STD_LOGIC;
  signal \area0__32_carry__2_n_6\ : STD_LOGIC;
  signal \area0__32_carry__2_n_7\ : STD_LOGIC;
  signal \area0__32_carry__3_n_3\ : STD_LOGIC;
  signal \area0__32_carry__3_n_6\ : STD_LOGIC;
  signal \area0__32_carry__3_n_7\ : STD_LOGIC;
  signal \area0__32_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \area0__32_carry_n_0\ : STD_LOGIC;
  signal \area0__32_carry_n_1\ : STD_LOGIC;
  signal \area0__32_carry_n_2\ : STD_LOGIC;
  signal \area0__32_carry_n_3\ : STD_LOGIC;
  signal \area0__32_carry_n_4\ : STD_LOGIC;
  signal \area0__32_carry_n_5\ : STD_LOGIC;
  signal \area0__32_carry_n_6\ : STD_LOGIC;
  signal \area0__32_carry_n_7\ : STD_LOGIC;
  signal \area0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \area0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \area0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \area0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \area0_carry__0_n_0\ : STD_LOGIC;
  signal \area0_carry__0_n_1\ : STD_LOGIC;
  signal \area0_carry__0_n_2\ : STD_LOGIC;
  signal \area0_carry__0_n_3\ : STD_LOGIC;
  signal \area0_carry__0_n_4\ : STD_LOGIC;
  signal \area0_carry__0_n_5\ : STD_LOGIC;
  signal \area0_carry__0_n_6\ : STD_LOGIC;
  signal \area0_carry__0_n_7\ : STD_LOGIC;
  signal \area0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \area0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \area0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \area0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \area0_carry__1_n_0\ : STD_LOGIC;
  signal \area0_carry__1_n_1\ : STD_LOGIC;
  signal \area0_carry__1_n_2\ : STD_LOGIC;
  signal \area0_carry__1_n_3\ : STD_LOGIC;
  signal \area0_carry__1_n_4\ : STD_LOGIC;
  signal \area0_carry__1_n_5\ : STD_LOGIC;
  signal \area0_carry__1_n_6\ : STD_LOGIC;
  signal \area0_carry__1_n_7\ : STD_LOGIC;
  signal \area0_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \area0_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \area0_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \area0_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \area0_carry__2_n_0\ : STD_LOGIC;
  signal \area0_carry__2_n_1\ : STD_LOGIC;
  signal \area0_carry__2_n_2\ : STD_LOGIC;
  signal \area0_carry__2_n_3\ : STD_LOGIC;
  signal \area0_carry__2_n_5\ : STD_LOGIC;
  signal \area0_carry__2_n_6\ : STD_LOGIC;
  signal \area0_carry__2_n_7\ : STD_LOGIC;
  signal \area0_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \area0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \area0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \area0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \area0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \area0_carry_i_5__1_n_0\ : STD_LOGIC;
  signal area0_carry_n_0 : STD_LOGIC;
  signal area0_carry_n_1 : STD_LOGIC;
  signal area0_carry_n_2 : STD_LOGIC;
  signal area0_carry_n_3 : STD_LOGIC;
  signal area0_carry_n_4 : STD_LOGIC;
  signal area0_carry_n_5 : STD_LOGIC;
  signal area0_carry_n_6 : STD_LOGIC;
  signal area0_carry_n_7 : STD_LOGIC;
  signal \area1__0_carry__0_n_0\ : STD_LOGIC;
  signal \area1__0_carry__0_n_1\ : STD_LOGIC;
  signal \area1__0_carry__0_n_2\ : STD_LOGIC;
  signal \area1__0_carry__0_n_3\ : STD_LOGIC;
  signal \area1__0_carry__0_n_4\ : STD_LOGIC;
  signal \area1__0_carry__0_n_5\ : STD_LOGIC;
  signal \area1__0_carry__0_n_6\ : STD_LOGIC;
  signal \area1__0_carry__0_n_7\ : STD_LOGIC;
  signal \area1__0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_n_0\ : STD_LOGIC;
  signal \area1__0_carry__1_n_2\ : STD_LOGIC;
  signal \area1__0_carry__1_n_3\ : STD_LOGIC;
  signal \area1__0_carry__1_n_5\ : STD_LOGIC;
  signal \area1__0_carry__1_n_6\ : STD_LOGIC;
  signal \area1__0_carry__1_n_7\ : STD_LOGIC;
  signal \area1__0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \area1__0_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \area1__0_carry_n_0\ : STD_LOGIC;
  signal \area1__0_carry_n_1\ : STD_LOGIC;
  signal \area1__0_carry_n_2\ : STD_LOGIC;
  signal \area1__0_carry_n_3\ : STD_LOGIC;
  signal \area1__0_carry_n_4\ : STD_LOGIC;
  signal \area1__0_carry_n_5\ : STD_LOGIC;
  signal \area1__0_carry_n_6\ : STD_LOGIC;
  signal \area1__0_carry_n_7\ : STD_LOGIC;
  signal \area1__100_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_n_0\ : STD_LOGIC;
  signal \area1__100_carry__0_n_1\ : STD_LOGIC;
  signal \area1__100_carry__0_n_2\ : STD_LOGIC;
  signal \area1__100_carry__0_n_3\ : STD_LOGIC;
  signal \area1__100_carry__0_n_4\ : STD_LOGIC;
  signal \area1__100_carry__0_n_5\ : STD_LOGIC;
  signal \area1__100_carry__0_n_6\ : STD_LOGIC;
  signal \area1__100_carry__0_n_7\ : STD_LOGIC;
  signal \area1__100_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_i_9__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__1_n_1\ : STD_LOGIC;
  signal \area1__100_carry__1_n_2\ : STD_LOGIC;
  signal \area1__100_carry__1_n_3\ : STD_LOGIC;
  signal \area1__100_carry__1_n_4\ : STD_LOGIC;
  signal \area1__100_carry__1_n_5\ : STD_LOGIC;
  signal \area1__100_carry__1_n_6\ : STD_LOGIC;
  signal \area1__100_carry__1_n_7\ : STD_LOGIC;
  signal \area1__100_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry__2_n_2\ : STD_LOGIC;
  signal \area1__100_carry__2_n_3\ : STD_LOGIC;
  signal \area1__100_carry__2_n_5\ : STD_LOGIC;
  signal \area1__100_carry__2_n_6\ : STD_LOGIC;
  signal \area1__100_carry__2_n_7\ : STD_LOGIC;
  signal \area1__100_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \area1__100_carry_n_0\ : STD_LOGIC;
  signal \area1__100_carry_n_1\ : STD_LOGIC;
  signal \area1__100_carry_n_2\ : STD_LOGIC;
  signal \area1__100_carry_n_3\ : STD_LOGIC;
  signal \area1__100_carry_n_4\ : STD_LOGIC;
  signal \area1__100_carry_n_5\ : STD_LOGIC;
  signal \area1__100_carry_n_6\ : STD_LOGIC;
  signal \area1__100_carry_n_7\ : STD_LOGIC;
  signal \area1__33_carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_n_1\ : STD_LOGIC;
  signal \area1__33_carry__0_n_2\ : STD_LOGIC;
  signal \area1__33_carry__0_n_3\ : STD_LOGIC;
  signal \area1__33_carry__0_n_4\ : STD_LOGIC;
  signal \area1__33_carry__0_n_5\ : STD_LOGIC;
  signal \area1__33_carry__0_n_6\ : STD_LOGIC;
  signal \area1__33_carry__0_n_7\ : STD_LOGIC;
  signal \area1__33_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_n_2\ : STD_LOGIC;
  signal \area1__33_carry__1_n_3\ : STD_LOGIC;
  signal \area1__33_carry__1_n_5\ : STD_LOGIC;
  signal \area1__33_carry__1_n_6\ : STD_LOGIC;
  signal \area1__33_carry__1_n_7\ : STD_LOGIC;
  signal \area1__33_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \area1__33_carry_n_0\ : STD_LOGIC;
  signal \area1__33_carry_n_1\ : STD_LOGIC;
  signal \area1__33_carry_n_2\ : STD_LOGIC;
  signal \area1__33_carry_n_3\ : STD_LOGIC;
  signal \area1__33_carry_n_4\ : STD_LOGIC;
  signal \area1__33_carry_n_5\ : STD_LOGIC;
  signal \area1__33_carry_n_6\ : STD_LOGIC;
  signal \area1__33_carry_n_7\ : STD_LOGIC;
  signal \area1__66_carry__0_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_n_1\ : STD_LOGIC;
  signal \area1__66_carry__0_n_2\ : STD_LOGIC;
  signal \area1__66_carry__0_n_3\ : STD_LOGIC;
  signal \area1__66_carry__0_n_4\ : STD_LOGIC;
  signal \area1__66_carry__0_n_5\ : STD_LOGIC;
  signal \area1__66_carry__0_n_6\ : STD_LOGIC;
  signal \area1__66_carry__0_n_7\ : STD_LOGIC;
  signal \area1__66_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \^area1__66_carry__1_i_6__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \area1__66_carry__1_n_1\ : STD_LOGIC;
  signal \area1__66_carry__1_n_2\ : STD_LOGIC;
  signal \area1__66_carry__1_n_3\ : STD_LOGIC;
  signal \area1__66_carry__1_n_4\ : STD_LOGIC;
  signal \area1__66_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \area1__66_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \area1__66_carry_i_9__1_n_0\ : STD_LOGIC;
  signal \area1__66_carry_n_0\ : STD_LOGIC;
  signal \area1__66_carry_n_1\ : STD_LOGIC;
  signal \area1__66_carry_n_2\ : STD_LOGIC;
  signal \area1__66_carry_n_3\ : STD_LOGIC;
  signal \area1__66_carry_n_4\ : STD_LOGIC;
  signal \area1__66_carry_n_5\ : STD_LOGIC;
  signal \area1__66_carry_n_6\ : STD_LOGIC;
  signal \area1__66_carry_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__0_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry__1_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___0_carry_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__0_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__1_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry__2_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___100_carry_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__0_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry__1_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___33_carry_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__0_n_7\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry__1_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_0\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_1\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_2\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_3\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_4\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_5\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_6\ : STD_LOGIC;
  signal \area1_inferred__0/i___66_carry_n_7\ : STD_LOGIC;
  signal \area2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \area2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \area2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \area2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \area2_carry__0_n_0\ : STD_LOGIC;
  signal \area2_carry__0_n_1\ : STD_LOGIC;
  signal \area2_carry__0_n_2\ : STD_LOGIC;
  signal \area2_carry__0_n_3\ : STD_LOGIC;
  signal area2_carry_i_1_n_0 : STD_LOGIC;
  signal area2_carry_i_2_n_0 : STD_LOGIC;
  signal area2_carry_i_3_n_0 : STD_LOGIC;
  signal area2_carry_i_4_n_0 : STD_LOGIC;
  signal area2_carry_n_0 : STD_LOGIC;
  signal area2_carry_n_1 : STD_LOGIC;
  signal area2_carry_n_2 : STD_LOGIC;
  signal area2_carry_n_3 : STD_LOGIC;
  signal \area2_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \area2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \area_reg_n_0_[0]\ : STD_LOGIC;
  signal \area_reg_n_0_[10]\ : STD_LOGIC;
  signal \area_reg_n_0_[11]\ : STD_LOGIC;
  signal \area_reg_n_0_[12]\ : STD_LOGIC;
  signal \area_reg_n_0_[13]\ : STD_LOGIC;
  signal \area_reg_n_0_[14]\ : STD_LOGIC;
  signal \area_reg_n_0_[15]\ : STD_LOGIC;
  signal \area_reg_n_0_[16]\ : STD_LOGIC;
  signal \area_reg_n_0_[17]\ : STD_LOGIC;
  signal \area_reg_n_0_[1]\ : STD_LOGIC;
  signal \area_reg_n_0_[2]\ : STD_LOGIC;
  signal \area_reg_n_0_[3]\ : STD_LOGIC;
  signal \area_reg_n_0_[4]\ : STD_LOGIC;
  signal \area_reg_n_0_[5]\ : STD_LOGIC;
  signal \area_reg_n_0_[6]\ : STD_LOGIC;
  signal \area_reg_n_0_[7]\ : STD_LOGIC;
  signal \area_reg_n_0_[8]\ : STD_LOGIC;
  signal \area_reg_n_0_[9]\ : STD_LOGIC;
  signal \i___0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \i___100_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \^i___100_carry__2_i_1__1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i___100_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i___100_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \^i___33_carry__1_i_6__1_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i___33_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i___33_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \i___66_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \^i___66_carry__1_i_6__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i___66_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i___66_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i___66_carry_i_9__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_18_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_19_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_20_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_21_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_32_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_33_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_34_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_35_n_0\ : STD_LOGIC;
  signal \pixel_color[23]_i_36_n_0\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_17_n_0\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_17_n_1\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_17_n_2\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_17_n_3\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_5_n_1\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_5_n_2\ : STD_LOGIC;
  signal \pixel_color_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal pixel_x0 : STD_LOGIC;
  signal pixel_x22_in : STD_LOGIC;
  signal \^x_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^y_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_area0__32_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area0__32_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_area0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_area0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area1__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1__0_carry__1_i_7__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area1__0_carry__1_i_7__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_area1__100_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_area1__100_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1__33_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1__33_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1__66_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1_inferred__0/i___0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1_inferred__0/i___0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1_inferred__0/i___100_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area1_inferred__0/i___100_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_area1_inferred__0/i___33_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_area1_inferred__0/i___33_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1_inferred__0/i___66_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i___0_carry__1_i_7__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___0_carry__1_i_7__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_color_reg[23]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_color_reg[23]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__3\ : label is "soft_lutpair74";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "finish:100,idle:001,calc1:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "finish:100,idle:001,calc1:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "finish:100,idle:001,calc1:010";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \area0__32_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \area0__32_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of area0_carry : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \area0_carry__3\ : label is 35;
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_10__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_11__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_12__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_9__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \area1__0_carry__1_i_8__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \area1__0_carry_i_8__1\ : label is "soft_lutpair75";
  attribute ADDER_THRESHOLD of \area1__100_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \area1__100_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area1__100_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area1__100_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_10__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_11__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_12__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_9__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \area1__33_carry__1_i_7__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \area1__33_carry_i_8__1\ : label is "soft_lutpair80";
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \area1_inferred__0/i___100_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \i___0_carry__0_i_10__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \i___0_carry__0_i_11__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \i___0_carry__0_i_12__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i___0_carry__0_i_9__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \i___0_carry__1_i_8__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \i___0_carry_i_8__1\ : label is "soft_lutpair81";
  attribute HLUTNM : string;
  attribute HLUTNM of \i___100_carry__0_i_4__1\ : label is "lutpair8";
  attribute HLUTNM of \i___100_carry__1_i_2__1\ : label is "lutpair9";
  attribute HLUTNM of \i___100_carry__1_i_7__1\ : label is "lutpair9";
  attribute HLUTNM of \i___100_carry_i_1__1\ : label is "lutpair7";
  attribute HLUTNM of \i___100_carry_i_2__1\ : label is "lutpair15";
  attribute HLUTNM of \i___100_carry_i_5__1\ : label is "lutpair8";
  attribute HLUTNM of \i___100_carry_i_6__1\ : label is "lutpair7";
  attribute HLUTNM of \i___100_carry_i_7__1\ : label is "lutpair15";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_10__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_11__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_12__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_9__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \i___33_carry__1_i_7__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \i___33_carry_i_8__1\ : label is "soft_lutpair86";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \pixel_color_reg[23]_i_17\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pixel_color_reg[23]_i_5\ : label is 11;
begin
  CO(0) <= \^co\(0);
  \area1__66_carry__1_i_6__1\(2 downto 0) <= \^area1__66_carry__1_i_6__1\(2 downto 0);
  \i___100_carry__2_i_1__1\(1 downto 0) <= \^i___100_carry__2_i_1__1\(1 downto 0);
  \i___33_carry__1_i_6__1_0\(0) <= \^i___33_carry__1_i_6__1_0\(0);
  \i___66_carry__1_i_6__1\(2 downto 0) <= \^i___66_carry__1_i_6__1\(2 downto 0);
  \x_reg[3]\(3 downto 0) <= \^x_reg[3]\(3 downto 0);
  \x_reg[7]\(3 downto 0) <= \^x_reg[7]\(3 downto 0);
  \x_reg[7]_0\(0) <= \^x_reg[7]_0\(0);
  \y_reg[3]\(3 downto 0) <= \^y_reg[3]\(3 downto 0);
  \y_reg[7]\(3 downto 0) <= \^y_reg[7]\(3 downto 0);
  \y_reg[7]_0\(0) <= \^y_reg[7]_0\(0);
\FSM_onehot_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => rst,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg[0]_0\,
      O => \FSM_onehot_state[0]_i_1__3_n_0\
    );
\FSM_onehot_state[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rst,
      I1 => \FSM_onehot_state_reg[0]_0\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[1]_i_1__3_n_0\
    );
\FSM_onehot_state[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => rst,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[2]_i_1__3_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1__3_n_0\,
      PRE => rst,
      Q => \FSM_onehot_state_reg_n_0_[0]\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_onehot_state[1]_i_1__3_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_onehot_state[2]_i_1__3_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\
    );
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]\(0),
      I1 => \FSM_sequential_state_reg[0]_0\(0),
      I2 => \FSM_sequential_state_reg[0]\(2),
      I3 => \FSM_sequential_state[0]_i_2_n_0\,
      O => D(0)
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8BB8888"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_3_n_0\,
      I1 => \FSM_sequential_state_reg[0]\(1),
      I2 => rst,
      I3 => \FSM_sequential_state_reg[0]_1\(0),
      I4 => \FSM_sequential_state_reg[0]\(0),
      I5 => \FSM_sequential_state_reg[0]_2\(0),
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => rst,
      I2 => \FSM_sequential_state[0]_i_2_0\(0),
      I3 => \FSM_sequential_state[0]_i_2_1\(0),
      I4 => \FSM_sequential_state_reg[0]\(0),
      O => \FSM_sequential_state[0]_i_3_n_0\
    );
\area0__32_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area0__32_carry_n_0\,
      CO(2) => \area0__32_carry_n_1\,
      CO(1) => \area0__32_carry_n_2\,
      CO(0) => \area0__32_carry_n_3\,
      CYINIT => '0',
      DI(3) => area0_carry_n_5,
      DI(2) => \area1_inferred__0/i___0_carry_n_5\,
      DI(1) => \area1_inferred__0/i___0_carry_n_6\,
      DI(0) => \area1_inferred__0/i___0_carry_n_7\,
      O(3) => \area0__32_carry_n_4\,
      O(2) => \area0__32_carry_n_5\,
      O(1) => \area0__32_carry_n_6\,
      O(0) => \area0__32_carry_n_7\,
      S(3) => \area0__32_carry_i_1__1_n_0\,
      S(2) => \area0__32_carry_i_2__1_n_0\,
      S(1) => \area0__32_carry_i_3__1_n_0\,
      S(0) => \area0__32_carry_i_4__1_n_0\
    );
\area0__32_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry_n_0\,
      CO(3) => \area0__32_carry__0_n_0\,
      CO(2) => \area0__32_carry__0_n_1\,
      CO(1) => \area0__32_carry__0_n_2\,
      CO(0) => \area0__32_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \area1_inferred__0/i___100_carry_n_4\,
      DI(2) => \area1_inferred__0/i___100_carry_n_5\,
      DI(1) => \area1_inferred__0/i___100_carry_n_6\,
      DI(0) => \area1_inferred__0/i___100_carry_n_7\,
      O(3) => \area0__32_carry__0_n_4\,
      O(2) => \area0__32_carry__0_n_5\,
      O(1) => \area0__32_carry__0_n_6\,
      O(0) => \area0__32_carry__0_n_7\,
      S(3) => \area0__32_carry__0_i_1__1_n_0\,
      S(2) => \area0__32_carry__0_i_2__1_n_0\,
      S(1) => \area0__32_carry__0_i_3__1_n_0\,
      S(0) => \area0__32_carry__0_i_4__1_n_0\
    );
\area0__32_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry_n_4\,
      I1 => \area0_carry__0_n_5\,
      O => \area0__32_carry__0_i_1__1_n_0\
    );
\area0__32_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry_n_5\,
      I1 => \area0_carry__0_n_6\,
      O => \area0__32_carry__0_i_2__1_n_0\
    );
\area0__32_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry_n_6\,
      I1 => \area0_carry__0_n_7\,
      O => \area0__32_carry__0_i_3__1_n_0\
    );
\area0__32_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry_n_7\,
      I1 => area0_carry_n_4,
      O => \area0__32_carry__0_i_4__1_n_0\
    );
\area0__32_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry__0_n_0\,
      CO(3) => \area0__32_carry__1_n_0\,
      CO(2) => \area0__32_carry__1_n_1\,
      CO(1) => \area0__32_carry__1_n_2\,
      CO(0) => \area0__32_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \area1_inferred__0/i___100_carry__0_n_4\,
      DI(2) => \area1_inferred__0/i___100_carry__0_n_5\,
      DI(1) => \area1_inferred__0/i___100_carry__0_n_6\,
      DI(0) => \area1_inferred__0/i___100_carry__0_n_7\,
      O(3) => \area0__32_carry__1_n_4\,
      O(2) => \area0__32_carry__1_n_5\,
      O(1) => \area0__32_carry__1_n_6\,
      O(0) => \area0__32_carry__1_n_7\,
      S(3) => \area0__32_carry__1_i_1__1_n_0\,
      S(2) => \area0__32_carry__1_i_2__1_n_0\,
      S(1) => \area0__32_carry__1_i_3__1_n_0\,
      S(0) => \area0__32_carry__1_i_4__1_n_0\
    );
\area0__32_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__0_n_4\,
      I1 => \area0_carry__1_n_5\,
      O => \area0__32_carry__1_i_1__1_n_0\
    );
\area0__32_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__0_n_5\,
      I1 => \area0_carry__1_n_6\,
      O => \area0__32_carry__1_i_2__1_n_0\
    );
\area0__32_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__0_n_6\,
      I1 => \area0_carry__1_n_7\,
      O => \area0__32_carry__1_i_3__1_n_0\
    );
\area0__32_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__0_n_7\,
      I1 => \area0_carry__0_n_4\,
      O => \area0__32_carry__1_i_4__1_n_0\
    );
\area0__32_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry__1_n_0\,
      CO(3) => \area0__32_carry__2_n_0\,
      CO(2) => \area0__32_carry__2_n_1\,
      CO(1) => \area0__32_carry__2_n_2\,
      CO(0) => \area0__32_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \area1_inferred__0/i___100_carry__1_n_4\,
      DI(2) => \area1_inferred__0/i___100_carry__1_n_5\,
      DI(1) => \area1_inferred__0/i___100_carry__1_n_6\,
      DI(0) => \area1_inferred__0/i___100_carry__1_n_7\,
      O(3) => \area0__32_carry__2_n_4\,
      O(2) => \area0__32_carry__2_n_5\,
      O(1) => \area0__32_carry__2_n_6\,
      O(0) => \area0__32_carry__2_n_7\,
      S(3) => \area0__32_carry__2_i_1__1_n_0\,
      S(2) => \area0__32_carry__2_i_2__1_n_0\,
      S(1) => \area0__32_carry__2_i_3__1_n_0\,
      S(0) => \area0__32_carry__2_i_4__1_n_0\
    );
\area0__32_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__1_n_4\,
      I1 => \area0_carry__2_n_5\,
      O => \area0__32_carry__2_i_1__1_n_0\
    );
\area0__32_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__1_n_5\,
      I1 => \area0_carry__2_n_6\,
      O => \area0__32_carry__2_i_2__1_n_0\
    );
\area0__32_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__1_n_6\,
      I1 => \area0_carry__2_n_7\,
      O => \area0__32_carry__2_i_3__1_n_0\
    );
\area0__32_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__1_n_7\,
      I1 => \area0_carry__1_n_4\,
      O => \area0__32_carry__2_i_4__1_n_0\
    );
\area0__32_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0__32_carry__2_n_0\,
      CO(3 downto 1) => \NLW_area0__32_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \area0__32_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^i___100_carry__2_i_1__1\(0),
      O(3 downto 2) => \NLW_area0__32_carry__3_O_UNCONNECTED\(3 downto 2),
      O(1) => \area0__32_carry__3_n_6\,
      O(0) => \area0__32_carry__3_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \area_reg[17]_1\(1 downto 0)
    );
\area0__32_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry_n_7\,
      I1 => \area1_inferred__0/i___0_carry_n_4\,
      I2 => area0_carry_n_5,
      O => \area0__32_carry_i_1__1_n_0\
    );
\area0__32_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_5\,
      I1 => area0_carry_n_6,
      O => \area0__32_carry_i_2__1_n_0\
    );
\area0__32_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_6\,
      I1 => area0_carry_n_7,
      O => \area0__32_carry_i_3__1_n_0\
    );
\area0__32_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_7\,
      I1 => \area1__0_carry_n_7\,
      O => \area0__32_carry_i_4__1_n_0\
    );
area0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => area0_carry_n_0,
      CO(2) => area0_carry_n_1,
      CO(1) => area0_carry_n_2,
      CO(0) => area0_carry_n_3,
      CYINIT => \area0_carry_i_1__1_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => area0_carry_n_4,
      O(2) => area0_carry_n_5,
      O(1) => area0_carry_n_6,
      O(0) => area0_carry_n_7,
      S(3) => \area0_carry_i_2__1_n_0\,
      S(2) => \area0_carry_i_3__1_n_0\,
      S(1) => \area0_carry_i_4__1_n_0\,
      S(0) => \area0_carry_i_5__1_n_0\
    );
\area0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => area0_carry_n_0,
      CO(3) => \area0_carry__0_n_0\,
      CO(2) => \area0_carry__0_n_1\,
      CO(1) => \area0_carry__0_n_2\,
      CO(0) => \area0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \area0_carry__0_n_4\,
      O(2) => \area0_carry__0_n_5\,
      O(1) => \area0_carry__0_n_6\,
      O(0) => \area0_carry__0_n_7\,
      S(3) => \area0_carry__0_i_1__1_n_0\,
      S(2) => \area0_carry__0_i_2__1_n_0\,
      S(1) => \area0_carry__0_i_3__1_n_0\,
      S(0) => \area0_carry__0_i_4__1_n_0\
    );
\area0_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__0_n_6\,
      O => \area0_carry__0_i_1__1_n_0\
    );
\area0_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__0_n_7\,
      O => \area0_carry__0_i_2__1_n_0\
    );
\area0_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry_n_4\,
      O => \area0_carry__0_i_3__1_n_0\
    );
\area0_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry_n_5\,
      O => \area0_carry__0_i_4__1_n_0\
    );
\area0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0_carry__0_n_0\,
      CO(3) => \area0_carry__1_n_0\,
      CO(2) => \area0_carry__1_n_1\,
      CO(1) => \area0_carry__1_n_2\,
      CO(0) => \area0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \area0_carry__1_n_4\,
      O(2) => \area0_carry__1_n_5\,
      O(1) => \area0_carry__1_n_6\,
      O(0) => \area0_carry__1_n_7\,
      S(3) => \area0_carry__1_i_1__1_n_0\,
      S(2) => \area0_carry__1_i_2__1_n_0\,
      S(1) => \area0_carry__1_i_3__1_n_0\,
      S(0) => \area0_carry__1_i_4__1_n_0\
    );
\area0_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__1_n_6\,
      O => \area0_carry__1_i_1__1_n_0\
    );
\area0_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__1_n_7\,
      O => \area0_carry__1_i_2__1_n_0\
    );
\area0_carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__0_n_4\,
      O => \area0_carry__1_i_3__1_n_0\
    );
\area0_carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__0_n_5\,
      O => \area0_carry__1_i_4__1_n_0\
    );
\area0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0_carry__1_n_0\,
      CO(3) => \area0_carry__2_n_0\,
      CO(2) => \area0_carry__2_n_1\,
      CO(1) => \area0_carry__2_n_2\,
      CO(0) => \area0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \area0_carry__2_i_4__1_0\(0),
      O(2) => \area0_carry__2_n_5\,
      O(1) => \area0_carry__2_n_6\,
      O(0) => \area0_carry__2_n_7\,
      S(3) => \area0_carry__2_i_1__1_n_0\,
      S(2) => \area0_carry__2_i_2__1_n_0\,
      S(1) => \area0_carry__2_i_3__1_n_0\,
      S(0) => \area0_carry__2_i_4__1_n_0\
    );
\area0_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__2_n_6\,
      O => \area0_carry__2_i_1__1_n_0\
    );
\area0_carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__2_n_7\,
      O => \area0_carry__2_i_2__1_n_0\
    );
\area0_carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__1_n_4\,
      O => \area0_carry__2_i_3__1_n_0\
    );
\area0_carry__2_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__1_n_5\,
      O => \area0_carry__2_i_4__1_n_0\
    );
\area0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \area0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_area0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_area0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \area0_carry__3_i_1__1_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \area0_carry__3_i_1__1_n_0\
    );
\area0_carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry__2_n_5\,
      O => \area0_carry__3_i_1__1_n_0\
    );
\area0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__0_carry_n_7\,
      O => \area0_carry_i_1__1_n_0\
    );
\area0_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry_n_6\,
      O => \area0_carry_i_2__1_n_0\
    );
\area0_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__100_carry_n_7\,
      O => \area0_carry_i_3__1_n_0\
    );
\area0_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__0_carry_n_5\,
      O => \area0_carry_i_4__1_n_0\
    );
\area0_carry_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area1__0_carry_n_6\,
      O => \area0_carry_i_5__1_n_0\
    );
\area1__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__0_carry_n_0\,
      CO(2) => \area1__0_carry_n_1\,
      CO(1) => \area1__0_carry_n_2\,
      CO(0) => \area1__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \area0__32_carry_i_4__1_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \area1__0_carry_n_4\,
      O(2) => \area1__0_carry_n_5\,
      O(1) => \area1__0_carry_n_6\,
      O(0) => \area1__0_carry_n_7\,
      S(3) => \area1__0_carry_i_4__1_n_0\,
      S(2) => \area1__0_carry_i_5__1_n_0\,
      S(1) => S(0),
      S(0) => \area1__0_carry_i_7__1_n_0\
    );
\area1__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__0_carry_n_0\,
      CO(3) => \area1__0_carry__0_n_0\,
      CO(2) => \area1__0_carry__0_n_1\,
      CO(1) => \area1__0_carry__0_n_2\,
      CO(0) => \area1__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \area1__0_carry__0_n_4\,
      O(2) => \area1__0_carry__0_n_5\,
      O(1) => \area1__0_carry__0_n_6\,
      O(0) => \area1__0_carry__0_n_7\,
      S(3 downto 0) => \area1__100_carry_i_6__1_0\(3 downto 0)
    );
\area1__0_carry__0_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(0),
      I1 => O(2),
      O => \y_reg[7]_1\
    );
\area1__0_carry__0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[3]\(3),
      I1 => O(2),
      O => \y_reg[3]_1\
    );
\area1__0_carry__0_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[3]\(2),
      I1 => O(2),
      O => \y_reg[3]_0\
    );
\area1__0_carry__0_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(1),
      I1 => O(2),
      O => \y_reg[7]_2\
    );
\area1__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__0_carry__0_n_0\,
      CO(3) => \area1__0_carry__1_n_0\,
      CO(2) => \NLW_area1__0_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1__0_carry__1_n_2\,
      CO(0) => \area1__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \area1__100_carry__0_i_7__1_0\(2 downto 0),
      O(3) => \NLW_area1__0_carry__1_O_UNCONNECTED\(3),
      O(2) => \area1__0_carry__1_n_5\,
      O(1) => \area1__0_carry__1_n_6\,
      O(0) => \area1__0_carry__1_n_7\,
      S(3) => '1',
      S(2) => \area1__0_carry__1_i_4__1_n_0\,
      S(1 downto 0) => \area1__100_carry__0_i_7__1_1\(1 downto 0)
    );
\area1__0_carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => \^y_reg[7]\(3),
      I1 => O(1),
      I2 => O(2),
      I3 => \^y_reg[7]_0\(0),
      O => \area1__0_carry__1_i_4__1_n_0\
    );
\area1__0_carry__1_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_carry__0_n_0\,
      CO(3 downto 1) => \NLW_area1__0_carry__1_i_7__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^y_reg[7]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_area1__0_carry__1_i_7__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\area1__0_carry__1_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(2),
      I1 => O(2),
      O => \y_reg[7]_3\
    );
\area1__0_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^y_reg[3]\(2),
      I1 => \area1__0_carry_i_8__1_n_0\,
      I2 => \^y_reg[3]\(1),
      I3 => O(1),
      I4 => \^y_reg[3]\(0),
      I5 => O(2),
      O => \area1__0_carry_i_4__1_n_0\
    );
\area1__0_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^y_reg[3]\(0),
      I1 => O(2),
      I2 => \^y_reg[3]\(1),
      I3 => O(1),
      I4 => O(0),
      I5 => \^y_reg[3]\(2),
      O => \area1__0_carry_i_5__1_n_0\
    );
\area1__0_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y_reg[3]\(0),
      I1 => O(0),
      O => \area1__0_carry_i_7__1_n_0\
    );
\area1__0_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[3]\(3),
      I1 => O(0),
      O => \area1__0_carry_i_8__1_n_0\
    );
\area1__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__100_carry_n_0\,
      CO(2) => \area1__100_carry_n_1\,
      CO(1) => \area1__100_carry_n_2\,
      CO(0) => \area1__100_carry_n_3\,
      CYINIT => '0',
      DI(3) => \area1__100_carry_i_1__1_n_0\,
      DI(2) => \area1__100_carry_i_2__1_n_0\,
      DI(1) => \area1__100_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3) => \area1__100_carry_n_4\,
      O(2) => \area1__100_carry_n_5\,
      O(1) => \area1__100_carry_n_6\,
      O(0) => \area1__100_carry_n_7\,
      S(3) => \area1__100_carry_i_4__1_n_0\,
      S(2) => \area1__100_carry_i_5__1_n_0\,
      S(1) => \area1__100_carry_i_6__1_n_0\,
      S(0) => \area1__100_carry_i_7__1_n_0\
    );
\area1__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__100_carry_n_0\,
      CO(3) => \area1__100_carry__0_n_0\,
      CO(2) => \area1__100_carry__0_n_1\,
      CO(1) => \area1__100_carry__0_n_2\,
      CO(0) => \area1__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \area1__100_carry__0_i_1__1_n_0\,
      DI(2) => \area1__100_carry__0_i_2__1_n_0\,
      DI(1) => \area1__100_carry__0_i_3__1_n_0\,
      DI(0) => \area1__100_carry__0_i_4__1_n_0\,
      O(3) => \area1__100_carry__0_n_4\,
      O(2) => \area1__100_carry__0_n_5\,
      O(1) => \area1__100_carry__0_n_6\,
      O(0) => \area1__100_carry__0_n_7\,
      S(3) => \area1__100_carry__0_i_5__1_n_0\,
      S(2) => \area1__100_carry__0_i_6__1_n_0\,
      S(1) => \area1__100_carry__0_i_7__1_n_0\,
      S(0) => \area1__100_carry__0_i_8__1_n_0\
    );
\area1__100_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \area1__0_carry__1_n_6\,
      I1 => \area1__66_carry_n_4\,
      I2 => \area1__33_carry__0_n_5\,
      O => \area1__100_carry__0_i_1__1_n_0\
    );
\area1__100_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \area1__66_carry_n_4\,
      I1 => \area1__33_carry__0_n_5\,
      I2 => \area1__0_carry__1_n_6\,
      O => \area1__100_carry__0_i_2__1_n_0\
    );
\area1__100_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1__66_carry_n_6\,
      I1 => \area1__33_carry__0_n_7\,
      I2 => \area1__0_carry__0_n_4\,
      O => \area1__100_carry__0_i_3__1_n_0\
    );
\area1__100_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1__66_carry_n_7\,
      I1 => \area1__33_carry_n_4\,
      I2 => \area1__0_carry__0_n_5\,
      O => \area1__100_carry__0_i_4__1_n_0\
    );
\area1__100_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \area1__100_carry__0_i_1__1_n_0\,
      I1 => \area1__0_carry__1_n_5\,
      I2 => \area1__66_carry__0_n_7\,
      I3 => \area1__33_carry__0_n_4\,
      I4 => \area1__33_carry__0_n_5\,
      I5 => \area1__66_carry_n_4\,
      O => \area1__100_carry__0_i_5__1_n_0\
    );
\area1__100_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \area1__0_carry__1_n_6\,
      I1 => \area1__33_carry__0_n_5\,
      I2 => \area1__66_carry_n_4\,
      I3 => \area1__0_carry__1_n_7\,
      I4 => \area1__33_carry__0_n_6\,
      I5 => \area1__66_carry_n_5\,
      O => \area1__100_carry__0_i_6__1_n_0\
    );
\area1__100_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1__100_carry__0_i_3__1_n_0\,
      I1 => \area1__33_carry__0_n_6\,
      I2 => \area1__66_carry_n_5\,
      I3 => \area1__0_carry__1_n_7\,
      O => \area1__100_carry__0_i_7__1_n_0\
    );
\area1__100_carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1__66_carry_n_6\,
      I1 => \area1__33_carry__0_n_7\,
      I2 => \area1__0_carry__0_n_4\,
      I3 => \area1__100_carry__0_i_4__1_n_0\,
      O => \area1__100_carry__0_i_8__1_n_0\
    );
\area1__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__100_carry__0_n_0\,
      CO(3) => \area1__100_carry__1_n_0\,
      CO(2) => \area1__100_carry__1_n_1\,
      CO(1) => \area1__100_carry__1_n_2\,
      CO(0) => \area1__100_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \area1__100_carry__1_i_1__1_n_0\,
      DI(2) => \area1__100_carry__1_i_2__1_n_0\,
      DI(1) => \area1__100_carry__1_i_3__1_n_0\,
      DI(0) => \area1__100_carry__1_i_4__1_n_0\,
      O(3) => \area1__100_carry__1_n_4\,
      O(2) => \area1__100_carry__1_n_5\,
      O(1) => \area1__100_carry__1_n_6\,
      O(0) => \area1__100_carry__1_n_7\,
      S(3) => \area1__100_carry__1_i_5__1_n_0\,
      S(2) => \area1__100_carry__1_i_6__1_n_0\,
      S(1) => \area1__100_carry__1_i_7__1_n_0\,
      S(0) => \area1__100_carry__1_i_8__1_n_0\
    );
\area1__100_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \area1__66_carry__0_n_4\,
      I1 => \area1__33_carry__1_n_5\,
      I2 => \area1__33_carry__1_n_6\,
      I3 => \area1__66_carry__0_n_5\,
      O => \area1__100_carry__1_i_1__1_n_0\
    );
\area1__100_carry__1_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \area1__66_carry__0_n_5\,
      I1 => \area1__33_carry__1_n_6\,
      I2 => \area1__0_carry__1_n_0\,
      I3 => \area1__33_carry__1_n_7\,
      I4 => \area1__66_carry__0_n_6\,
      O => \area1__100_carry__1_i_2__1_n_0\
    );
\area1__100_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \area1__33_carry__1_n_7\,
      I1 => \area1__66_carry__0_n_6\,
      I2 => \area1__0_carry__1_n_0\,
      I3 => \area1__0_carry__1_n_5\,
      I4 => \area1__33_carry__0_n_4\,
      I5 => \area1__66_carry__0_n_7\,
      O => \area1__100_carry__1_i_3__1_n_0\
    );
\area1__100_carry__1_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \area1__33_carry__0_n_4\,
      I1 => \area1__66_carry__0_n_7\,
      I2 => \area1__0_carry__1_n_5\,
      I3 => \area1__66_carry_n_4\,
      I4 => \area1__33_carry__0_n_5\,
      O => \area1__100_carry__1_i_4__1_n_0\
    );
\area1__100_carry__1_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \area1__100_carry__1_i_1__1_n_0\,
      I1 => \^co\(0),
      I2 => \^area1__66_carry__1_i_6__1\(0),
      I3 => \area1__66_carry__0_n_4\,
      I4 => \area1__33_carry__1_n_5\,
      O => \area1__100_carry__1_i_5__1_n_0\
    );
\area1__100_carry__1_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \area1__66_carry__0_n_4\,
      I1 => \area1__33_carry__1_n_5\,
      I2 => \area1__33_carry__1_n_6\,
      I3 => \area1__66_carry__0_n_5\,
      I4 => \area1__100_carry__1_i_2__1_n_0\,
      O => \area1__100_carry__1_i_6__1_n_0\
    );
\area1__100_carry__1_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \area1__100_carry__1_i_3__1_n_0\,
      I1 => \area1__33_carry__1_n_6\,
      I2 => \area1__66_carry__0_n_5\,
      I3 => \area1__66_carry__0_n_6\,
      I4 => \area1__33_carry__1_n_7\,
      I5 => \area1__0_carry__1_n_0\,
      O => \area1__100_carry__1_i_7__1_n_0\
    );
\area1__100_carry__1_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \area1__100_carry__1_i_4__1_n_0\,
      I1 => \area1__100_carry__1_i_9__1_n_0\,
      I2 => \area1__66_carry__0_n_7\,
      I3 => \area1__33_carry__0_n_4\,
      I4 => \area1__0_carry__1_n_5\,
      O => \area1__100_carry__1_i_8__1_n_0\
    );
\area1__100_carry__1_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \area1__0_carry__1_n_0\,
      I1 => \area1__66_carry__0_n_6\,
      I2 => \area1__33_carry__1_n_7\,
      O => \area1__100_carry__1_i_9__1_n_0\
    );
\area1__100_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__100_carry__1_n_0\,
      CO(3 downto 2) => \NLW_area1__100_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \area1__100_carry__2_n_2\,
      CO(0) => \area1__100_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^area1__66_carry__1_i_6__1\(2),
      DI(0) => \area1__100_carry__2_i_1__1_n_0\,
      O(3) => \NLW_area1__100_carry__2_O_UNCONNECTED\(3),
      O(2) => \area1__100_carry__2_n_5\,
      O(1) => \area1__100_carry__2_n_6\,
      O(0) => \area1__100_carry__2_n_7\,
      S(3) => '0',
      S(2) => \area1__66_carry__1_n_4\,
      S(1) => \area0_carry__2_i_2__1_0\(0),
      S(0) => \area1__100_carry__2_i_3__1_n_0\
    );
\area1__100_carry__2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^area1__66_carry__1_i_6__1\(0),
      I1 => \^co\(0),
      I2 => \area1__33_carry__1_n_5\,
      I3 => \area1__66_carry__0_n_4\,
      O => \area1__100_carry__2_i_1__1_n_0\
    );
\area1__100_carry__2_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \area1__66_carry__0_n_4\,
      I1 => \area1__33_carry__1_n_5\,
      I2 => \^area1__66_carry__1_i_6__1\(1),
      I3 => \^area1__66_carry__1_i_6__1\(0),
      I4 => \^co\(0),
      O => \area1__100_carry__2_i_3__1_n_0\
    );
\area1__100_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__33_carry_n_5\,
      I1 => \area1__0_carry__0_n_6\,
      O => \area1__100_carry_i_1__1_n_0\
    );
\area1__100_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__0_carry__0_n_7\,
      I1 => \area1__33_carry_n_6\,
      O => \area1__100_carry_i_2__1_n_0\
    );
\area1__100_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__0_carry_n_4\,
      I1 => \area1__33_carry_n_7\,
      O => \area1__100_carry_i_3__1_n_0\
    );
\area1__100_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1__66_carry_n_7\,
      I1 => \area1__33_carry_n_4\,
      I2 => \area1__0_carry__0_n_5\,
      I3 => \area1__100_carry_i_1__1_n_0\,
      O => \area1__100_carry_i_4__1_n_0\
    );
\area1__100_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \area1__33_carry_n_5\,
      I1 => \area1__0_carry__0_n_6\,
      I2 => \area1__0_carry__0_n_7\,
      I3 => \area1__33_carry_n_6\,
      O => \area1__100_carry_i_5__1_n_0\
    );
\area1__100_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \area1__0_carry_n_4\,
      I1 => \area1__33_carry_n_7\,
      I2 => \area1__33_carry_n_6\,
      I3 => \area1__0_carry__0_n_7\,
      O => \area1__100_carry_i_6__1_n_0\
    );
\area1__100_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area1__0_carry_n_4\,
      I1 => \area1__33_carry_n_7\,
      O => \area1__100_carry_i_7__1_n_0\
    );
\area1__33_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__33_carry_n_0\,
      CO(2) => \area1__33_carry_n_1\,
      CO(1) => \area1__33_carry_n_2\,
      CO(0) => \area1__33_carry_n_3\,
      CYINIT => '0',
      DI(3) => \area1__33_carry_i_1__1_n_0\,
      DI(2 downto 1) => \area1__100_carry_i_7__1_0\(1 downto 0),
      DI(0) => '0',
      O(3) => \area1__33_carry_n_4\,
      O(2) => \area1__33_carry_n_5\,
      O(1) => \area1__33_carry_n_6\,
      O(0) => \area1__33_carry_n_7\,
      S(3) => \area1__33_carry_i_4__1_n_0\,
      S(2) => \area1__33_carry_i_5__1_n_0\,
      S(1) => \area1__33_carry_i_6__1_n_0\,
      S(0) => \area1__33_carry_i_7__1_n_0\
    );
\area1__33_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__33_carry_n_0\,
      CO(3) => \area1__33_carry__0_n_0\,
      CO(2) => \area1__33_carry__0_n_1\,
      CO(1) => \area1__33_carry__0_n_2\,
      CO(0) => \area1__33_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \area1__33_carry__0_i_1__1_n_0\,
      DI(2) => \area1__33_carry__0_i_2__1_n_0\,
      DI(1) => \area1__33_carry__0_i_3__1_n_0\,
      DI(0) => \area1__33_carry__0_i_4__1_n_0\,
      O(3) => \area1__33_carry__0_n_4\,
      O(2) => \area1__33_carry__0_n_5\,
      O(1) => \area1__33_carry__0_n_6\,
      O(0) => \area1__33_carry__0_n_7\,
      S(3) => \area1__33_carry__0_i_5__1_n_0\,
      S(2) => \area1__33_carry__0_i_6__1_n_0\,
      S(1) => \area1__33_carry__0_i_7__1_n_0\,
      S(0) => \area1__33_carry__0_i_8__1_n_0\
    );
\area1__33_carry__0_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(0),
      I1 => \area1__66_carry__1_0\(1),
      O => \area1__33_carry__0_i_10__1_n_0\
    );
\area1__33_carry__0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[3]\(3),
      I1 => \area1__66_carry__1_0\(1),
      O => \area1__33_carry__0_i_11__1_n_0\
    );
\area1__33_carry__0_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[3]\(2),
      I1 => \area1__66_carry__1_0\(1),
      O => \area1__33_carry__0_i_12__1_n_0\
    );
\area1__33_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1__66_carry__1_0\(1),
      I1 => \^y_reg[7]\(0),
      I2 => \area1__66_carry__1_0\(0),
      I3 => \^y_reg[7]\(1),
      I4 => O(3),
      I5 => \^y_reg[7]\(2),
      O => \area1__33_carry__0_i_1__1_n_0\
    );
\area1__33_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1__66_carry__1_0\(1),
      I1 => \^y_reg[3]\(3),
      I2 => \area1__66_carry__1_0\(0),
      I3 => \^y_reg[7]\(0),
      I4 => O(3),
      I5 => \^y_reg[7]\(1),
      O => \area1__33_carry__0_i_2__1_n_0\
    );
\area1__33_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1__66_carry__1_0\(1),
      I1 => \^y_reg[3]\(2),
      I2 => \area1__66_carry__1_0\(0),
      I3 => \^y_reg[3]\(3),
      I4 => O(3),
      I5 => \^y_reg[7]\(0),
      O => \area1__33_carry__0_i_3__1_n_0\
    );
\area1__33_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1__66_carry__1_0\(1),
      I1 => \^y_reg[3]\(1),
      I2 => \area1__66_carry__1_0\(0),
      I3 => \^y_reg[3]\(2),
      I4 => O(3),
      I5 => \^y_reg[3]\(3),
      O => \area1__33_carry__0_i_4__1_n_0\
    );
\area1__33_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__33_carry__0_i_1__1_n_0\,
      I1 => \area1__66_carry__1_0\(0),
      I2 => \^y_reg[7]\(2),
      I3 => \area1__33_carry__0_i_9__1_n_0\,
      I4 => \^y_reg[7]\(3),
      I5 => O(3),
      O => \area1__33_carry__0_i_5__1_n_0\
    );
\area1__33_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__33_carry__0_i_2__1_n_0\,
      I1 => \area1__66_carry__1_0\(0),
      I2 => \^y_reg[7]\(1),
      I3 => \area1__33_carry__0_i_10__1_n_0\,
      I4 => \^y_reg[7]\(2),
      I5 => O(3),
      O => \area1__33_carry__0_i_6__1_n_0\
    );
\area1__33_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__33_carry__0_i_3__1_n_0\,
      I1 => \area1__66_carry__1_0\(0),
      I2 => \^y_reg[7]\(0),
      I3 => \area1__33_carry__0_i_11__1_n_0\,
      I4 => \^y_reg[7]\(1),
      I5 => O(3),
      O => \area1__33_carry__0_i_7__1_n_0\
    );
\area1__33_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \area1__33_carry__0_i_4__1_n_0\,
      I1 => \area1__66_carry__1_0\(0),
      I2 => \^y_reg[3]\(3),
      I3 => \area1__33_carry__0_i_12__1_n_0\,
      I4 => \^y_reg[7]\(0),
      I5 => O(3),
      O => \area1__33_carry__0_i_8__1_n_0\
    );
\area1__33_carry__0_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(1),
      I1 => \area1__66_carry__1_0\(1),
      O => \area1__33_carry__0_i_9__1_n_0\
    );
\area1__33_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__33_carry__0_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \NLW_area1__33_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1__33_carry__1_n_2\,
      CO(0) => \area1__33_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \area1__100_carry__1_i_7__1_0\(0),
      DI(1) => \area1__33_carry__1_i_2__1_n_0\,
      DI(0) => \area1__33_carry__1_i_3__1_n_0\,
      O(3) => \NLW_area1__33_carry__1_O_UNCONNECTED\(3),
      O(2) => \area1__33_carry__1_n_5\,
      O(1) => \area1__33_carry__1_n_6\,
      O(0) => \area1__33_carry__1_n_7\,
      S(3) => '1',
      S(2) => \area1__33_carry__1_i_4__1_n_0\,
      S(1) => \area1__33_carry__1_i_5__1_n_0\,
      S(0) => \area1__33_carry__1_i_6__1_n_0\
    );
\area1__33_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => \area1__66_carry__1_0\(1),
      I1 => \^y_reg[7]\(2),
      I2 => \area1__66_carry__1_0\(0),
      I3 => \^y_reg[7]\(3),
      I4 => O(3),
      I5 => \^y_reg[7]_0\(0),
      O => \area1__33_carry__1_i_2__1_n_0\
    );
\area1__33_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1__66_carry__1_0\(1),
      I1 => \^y_reg[7]\(1),
      I2 => \area1__66_carry__1_0\(0),
      I3 => \^y_reg[7]\(2),
      I4 => O(3),
      I5 => \^y_reg[7]\(3),
      O => \area1__33_carry__1_i_3__1_n_0\
    );
\area1__33_carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => \^y_reg[7]\(3),
      I1 => \area1__66_carry__1_0\(0),
      I2 => \area1__66_carry__1_0\(1),
      I3 => \^y_reg[7]_0\(0),
      O => \area1__33_carry__1_i_4__1_n_0\
    );
\area1__33_carry__1_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => O(3),
      I1 => \^y_reg[7]\(2),
      I2 => \^y_reg[7]\(3),
      I3 => \area1__66_carry__1_0\(1),
      I4 => \^y_reg[7]_0\(0),
      I5 => \area1__66_carry__1_0\(0),
      O => \area1__33_carry__1_i_5__1_n_0\
    );
\area1__33_carry__1_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \area1__33_carry__1_i_3__1_n_0\,
      I1 => \area1__66_carry__1_0\(0),
      I2 => \^y_reg[7]\(3),
      I3 => \area1__33_carry__1_i_7__1_n_0\,
      I4 => \^y_reg[7]_0\(0),
      I5 => O(3),
      O => \area1__33_carry__1_i_6__1_n_0\
    );
\area1__33_carry__1_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[7]\(2),
      I1 => \area1__66_carry__1_0\(1),
      O => \area1__33_carry__1_i_7__1_n_0\
    );
\area1__33_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \area1__66_carry__1_0\(0),
      I1 => \^y_reg[3]\(2),
      I2 => \area1__66_carry__1_0\(1),
      I3 => \^y_reg[3]\(1),
      I4 => \^y_reg[3]\(3),
      I5 => O(3),
      O => \area1__33_carry_i_1__1_n_0\
    );
\area1__33_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^y_reg[3]\(2),
      I1 => \area1__33_carry_i_8__1_n_0\,
      I2 => \^y_reg[3]\(1),
      I3 => \area1__66_carry__1_0\(0),
      I4 => \^y_reg[3]\(0),
      I5 => \area1__66_carry__1_0\(1),
      O => \area1__33_carry_i_4__1_n_0\
    );
\area1__33_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^y_reg[3]\(0),
      I1 => \area1__66_carry__1_0\(1),
      I2 => \^y_reg[3]\(1),
      I3 => \area1__66_carry__1_0\(0),
      I4 => O(3),
      I5 => \^y_reg[3]\(2),
      O => \area1__33_carry_i_5__1_n_0\
    );
\area1__33_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => O(3),
      I1 => \^y_reg[3]\(1),
      I2 => \area1__66_carry__1_0\(0),
      I3 => \^y_reg[3]\(0),
      O => \area1__33_carry_i_6__1_n_0\
    );
\area1__33_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y_reg[3]\(0),
      I1 => O(3),
      O => \area1__33_carry_i_7__1_n_0\
    );
\area1__33_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[3]\(3),
      I1 => O(3),
      O => \area1__33_carry_i_8__1_n_0\
    );
\area1__66_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1__66_carry_n_0\,
      CO(2) => \area1__66_carry_n_1\,
      CO(1) => \area1__66_carry_n_2\,
      CO(0) => \area1__66_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \area1__100_carry__0_i_4__1_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \area1__66_carry_n_4\,
      O(2) => \area1__66_carry_n_5\,
      O(1) => \area1__66_carry_n_6\,
      O(0) => \area1__66_carry_n_7\,
      S(3) => \area1__66_carry_i_4__1_n_0\,
      S(2 downto 1) => \area1__100_carry__0_i_4__1_1\(1 downto 0),
      S(0) => \area1__66_carry_i_7__1_n_0\
    );
\area1__66_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__66_carry_n_0\,
      CO(3) => \area1__66_carry__0_n_0\,
      CO(2) => \area1__66_carry__0_n_1\,
      CO(1) => \area1__66_carry__0_n_2\,
      CO(0) => \area1__66_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \area1__100_carry__0_i_5__1_0\(3 downto 0),
      O(3) => \area1__66_carry__0_n_4\,
      O(2) => \area1__66_carry__0_n_5\,
      O(1) => \area1__66_carry__0_n_6\,
      O(0) => \area1__66_carry__0_n_7\,
      S(3 downto 0) => \area1__100_carry__0_i_5__1_1\(3 downto 0)
    );
\area1__66_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__66_carry__0_n_0\,
      CO(3) => \NLW_area1__66_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \area1__66_carry__1_n_1\,
      CO(1) => \area1__66_carry__1_n_2\,
      CO(0) => \area1__66_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \area1__66_carry__1_i_1__1_n_0\,
      DI(1 downto 0) => \area1__100_carry__2_i_2__1\(1 downto 0),
      O(3) => \area1__66_carry__1_n_4\,
      O(2 downto 0) => \^area1__66_carry__1_i_6__1\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \area1__100_carry__2_i_2__1_0\(2 downto 0)
    );
\area1__66_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => \^y_reg[7]\(3),
      I1 => \area1__66_carry__1_1\(0),
      I2 => \area1__66_carry__1_0\(3),
      I3 => \^y_reg[7]_0\(0),
      O => \area1__66_carry__1_i_1__1_n_0\
    );
\area1__66_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96CC963C96CC663C"
    )
        port map (
      I0 => \^y_reg[3]\(2),
      I1 => \area1__66_carry_i_9__1_n_0\,
      I2 => \^y_reg[3]\(1),
      I3 => \area1__66_carry__1_0\(3),
      I4 => \area1__66_carry__1_1\(0),
      I5 => \^y_reg[3]\(0),
      O => \area1__66_carry_i_4__1_n_0\
    );
\area1__66_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y_reg[3]\(0),
      I1 => \area1__66_carry__1_0\(2),
      O => \area1__66_carry_i_7__1_n_0\
    );
\area1__66_carry_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_reg[3]\(3),
      I1 => \area1__66_carry__1_0\(2),
      O => \area1__66_carry_i_9__1_n_0\
    );
\area1_inferred__0/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___0_carry_n_0\,
      CO(2) => \area1_inferred__0/i___0_carry_n_1\,
      CO(1) => \area1_inferred__0/i___0_carry_n_2\,
      CO(0) => \area1_inferred__0/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \area_reg[3]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \area1_inferred__0/i___0_carry_n_4\,
      O(2) => \area1_inferred__0/i___0_carry_n_5\,
      O(1) => \area1_inferred__0/i___0_carry_n_6\,
      O(0) => \area1_inferred__0/i___0_carry_n_7\,
      S(3) => \i___0_carry_i_4__1_n_0\,
      S(2) => \i___0_carry_i_5__1_n_0\,
      S(1) => \area_reg[3]_1\(0),
      S(0) => \i___0_carry_i_7__1_n_0\
    );
\area1_inferred__0/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___0_carry_n_0\,
      CO(3) => \area1_inferred__0/i___0_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___0_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___0_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \i___100_carry_i_8__1_0\(3 downto 0),
      O(3) => \area1_inferred__0/i___0_carry__0_n_4\,
      O(2) => \area1_inferred__0/i___0_carry__0_n_5\,
      O(1) => \area1_inferred__0/i___0_carry__0_n_6\,
      O(0) => \area1_inferred__0/i___0_carry__0_n_7\,
      S(3 downto 0) => \i___100_carry_i_8__1_1\(3 downto 0)
    );
\area1_inferred__0/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___0_carry__0_n_0\,
      CO(3) => \area1_inferred__0/i___0_carry__1_n_0\,
      CO(2) => \NLW_area1_inferred__0/i___0_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1_inferred__0/i___0_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \i___100_carry__0_i_8__1_0\(2 downto 0),
      O(3) => \NLW_area1_inferred__0/i___0_carry__1_O_UNCONNECTED\(3),
      O(2) => \area1_inferred__0/i___0_carry__1_n_5\,
      O(1) => \area1_inferred__0/i___0_carry__1_n_6\,
      O(0) => \area1_inferred__0/i___0_carry__1_n_7\,
      S(3) => '1',
      S(2) => \i___0_carry__1_i_4__1_n_0\,
      S(1 downto 0) => \i___100_carry__0_i_8__1_1\(1 downto 0)
    );
\area1_inferred__0/i___100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___100_carry_n_0\,
      CO(2) => \area1_inferred__0/i___100_carry_n_1\,
      CO(1) => \area1_inferred__0/i___100_carry_n_2\,
      CO(0) => \area1_inferred__0/i___100_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___100_carry_i_1__1_n_0\,
      DI(2) => \i___100_carry_i_2__1_n_0\,
      DI(1) => \i___100_carry_i_3__1_n_0\,
      DI(0) => \i___100_carry_i_4__1_n_0\,
      O(3) => \area1_inferred__0/i___100_carry_n_4\,
      O(2) => \area1_inferred__0/i___100_carry_n_5\,
      O(1) => \area1_inferred__0/i___100_carry_n_6\,
      O(0) => \area1_inferred__0/i___100_carry_n_7\,
      S(3) => \i___100_carry_i_5__1_n_0\,
      S(2) => \i___100_carry_i_6__1_n_0\,
      S(1) => \i___100_carry_i_7__1_n_0\,
      S(0) => \i___100_carry_i_8__1_n_0\
    );
\area1_inferred__0/i___100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___100_carry_n_0\,
      CO(3) => \area1_inferred__0/i___100_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___100_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___100_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___100_carry__0_i_1__1_n_0\,
      DI(2) => \i___100_carry__0_i_2__1_n_0\,
      DI(1) => \i___100_carry__0_i_3__1_n_0\,
      DI(0) => \i___100_carry__0_i_4__1_n_0\,
      O(3) => \area1_inferred__0/i___100_carry__0_n_4\,
      O(2) => \area1_inferred__0/i___100_carry__0_n_5\,
      O(1) => \area1_inferred__0/i___100_carry__0_n_6\,
      O(0) => \area1_inferred__0/i___100_carry__0_n_7\,
      S(3) => \i___100_carry__0_i_5__1_n_0\,
      S(2) => \i___100_carry__0_i_6__1_n_0\,
      S(1) => \i___100_carry__0_i_7__1_n_0\,
      S(0) => \i___100_carry__0_i_8__1_n_0\
    );
\area1_inferred__0/i___100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___100_carry__0_n_0\,
      CO(3) => \area1_inferred__0/i___100_carry__1_n_0\,
      CO(2) => \area1_inferred__0/i___100_carry__1_n_1\,
      CO(1) => \area1_inferred__0/i___100_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___100_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i___100_carry__1_i_1__1_n_0\,
      DI(2) => \i___100_carry__1_i_2__1_n_0\,
      DI(1) => \i___100_carry__1_i_3__1_n_0\,
      DI(0) => \i___100_carry__1_i_4__1_n_0\,
      O(3) => \area1_inferred__0/i___100_carry__1_n_4\,
      O(2) => \area1_inferred__0/i___100_carry__1_n_5\,
      O(1) => \area1_inferred__0/i___100_carry__1_n_6\,
      O(0) => \area1_inferred__0/i___100_carry__1_n_7\,
      S(3) => \i___100_carry__1_i_5__1_n_0\,
      S(2) => \i___100_carry__1_i_6__1_n_0\,
      S(1) => \i___100_carry__1_i_7__1_n_0\,
      S(0) => \i___100_carry__1_i_8__1_n_0\
    );
\area1_inferred__0/i___100_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___100_carry__1_n_0\,
      CO(3 downto 1) => \NLW_area1_inferred__0/i___100_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \area1_inferred__0/i___100_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^i___66_carry__1_i_6__1\(2),
      O(3 downto 2) => \NLW_area1_inferred__0/i___100_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^i___100_carry__2_i_1__1\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \area1_inferred__0/i___66_carry__1_n_4\,
      S(0) => \area_reg[17]_0\(0)
    );
\area1_inferred__0/i___33_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___33_carry_n_0\,
      CO(2) => \area1_inferred__0/i___33_carry_n_1\,
      CO(1) => \area1_inferred__0/i___33_carry_n_2\,
      CO(0) => \area1_inferred__0/i___33_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___33_carry_i_1__1_n_0\,
      DI(2 downto 1) => \area0__32_carry_i_1__1_0\(1 downto 0),
      DI(0) => '0',
      O(3) => \area1_inferred__0/i___33_carry_n_4\,
      O(2) => \area1_inferred__0/i___33_carry_n_5\,
      O(1) => \area1_inferred__0/i___33_carry_n_6\,
      O(0) => \area1_inferred__0/i___33_carry_n_7\,
      S(3) => \i___33_carry_i_4__1_n_0\,
      S(2) => \i___33_carry_i_5__1_n_0\,
      S(1) => \i___33_carry_i_6__1_n_0\,
      S(0) => \i___33_carry_i_7__1_n_0\
    );
\area1_inferred__0/i___33_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___33_carry_n_0\,
      CO(3) => \area1_inferred__0/i___33_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___33_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___33_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___33_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___33_carry__0_i_1__1_n_0\,
      DI(2) => \i___33_carry__0_i_2__1_n_0\,
      DI(1) => \i___33_carry__0_i_3__1_n_0\,
      DI(0) => \i___33_carry__0_i_4__1_n_0\,
      O(3) => \area1_inferred__0/i___33_carry__0_n_4\,
      O(2) => \area1_inferred__0/i___33_carry__0_n_5\,
      O(1) => \area1_inferred__0/i___33_carry__0_n_6\,
      O(0) => \area1_inferred__0/i___33_carry__0_n_7\,
      S(3) => \i___33_carry__0_i_5__1_n_0\,
      S(2) => \i___33_carry__0_i_6__1_n_0\,
      S(1) => \i___33_carry__0_i_7__1_n_0\,
      S(0) => \i___33_carry__0_i_8__1_n_0\
    );
\area1_inferred__0/i___33_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___33_carry__0_n_0\,
      CO(3) => \^i___33_carry__1_i_6__1_0\(0),
      CO(2) => \NLW_area1_inferred__0/i___33_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \area1_inferred__0/i___33_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___33_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i___100_carry__1_i_8__1_0\(0),
      DI(1) => \i___33_carry__1_i_2__1_n_0\,
      DI(0) => \i___33_carry__1_i_3__1_n_0\,
      O(3) => \NLW_area1_inferred__0/i___33_carry__1_O_UNCONNECTED\(3),
      O(2) => \area1_inferred__0/i___33_carry__1_n_5\,
      O(1) => \area1_inferred__0/i___33_carry__1_n_6\,
      O(0) => \area1_inferred__0/i___33_carry__1_n_7\,
      S(3) => '1',
      S(2) => \i___33_carry__1_i_4__1_n_0\,
      S(1) => \i___33_carry__1_i_5__1_n_0\,
      S(0) => \i___33_carry__1_i_6__1_n_0\
    );
\area1_inferred__0/i___66_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area1_inferred__0/i___66_carry_n_0\,
      CO(2) => \area1_inferred__0/i___66_carry_n_1\,
      CO(1) => \area1_inferred__0/i___66_carry_n_2\,
      CO(0) => \area1_inferred__0/i___66_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \i___100_carry_i_1__1_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \area1_inferred__0/i___66_carry_n_4\,
      O(2) => \area1_inferred__0/i___66_carry_n_5\,
      O(1) => \area1_inferred__0/i___66_carry_n_6\,
      O(0) => \area1_inferred__0/i___66_carry_n_7\,
      S(3) => \i___66_carry_i_4__1_n_0\,
      S(2 downto 1) => \i___100_carry_i_1__1_1\(1 downto 0),
      S(0) => \i___66_carry_i_7__1_n_0\
    );
\area1_inferred__0/i___66_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___66_carry_n_0\,
      CO(3) => \area1_inferred__0/i___66_carry__0_n_0\,
      CO(2) => \area1_inferred__0/i___66_carry__0_n_1\,
      CO(1) => \area1_inferred__0/i___66_carry__0_n_2\,
      CO(0) => \area1_inferred__0/i___66_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \i___100_carry__0_i_6__1_0\(3 downto 0),
      O(3) => \area1_inferred__0/i___66_carry__0_n_4\,
      O(2) => \area1_inferred__0/i___66_carry__0_n_5\,
      O(1) => \area1_inferred__0/i___66_carry__0_n_6\,
      O(0) => \area1_inferred__0/i___66_carry__0_n_7\,
      S(3 downto 0) => \i___100_carry__0_i_6__1_1\(3 downto 0)
    );
\area1_inferred__0/i___66_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1_inferred__0/i___66_carry__0_n_0\,
      CO(3) => \NLW_area1_inferred__0/i___66_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \area1_inferred__0/i___66_carry__1_n_1\,
      CO(1) => \area1_inferred__0/i___66_carry__1_n_2\,
      CO(0) => \area1_inferred__0/i___66_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i___66_carry__1_i_1__1_n_0\,
      DI(1 downto 0) => \i___100_carry__2_i_1__1_0\(1 downto 0),
      O(3) => \area1_inferred__0/i___66_carry__1_n_4\,
      O(2 downto 0) => \^i___66_carry__1_i_6__1\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \i___100_carry__2_i_1__1_1\(2 downto 0)
    );
area2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => area2_carry_n_0,
      CO(2) => area2_carry_n_1,
      CO(1) => area2_carry_n_2,
      CO(0) => area2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => \^y_reg[3]\(3 downto 0),
      S(3) => area2_carry_i_1_n_0,
      S(2) => area2_carry_i_2_n_0,
      S(1) => area2_carry_i_3_n_0,
      S(0) => area2_carry_i_4_n_0
    );
\area2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => area2_carry_n_0,
      CO(3) => \area2_carry__0_n_0\,
      CO(2) => \area2_carry__0_n_1\,
      CO(1) => \area2_carry__0_n_2\,
      CO(0) => \area2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => \^y_reg[7]\(3 downto 0),
      S(3) => \area2_carry__0_i_1_n_0\,
      S(2) => \area2_carry__0_i_2_n_0\,
      S(1) => \area2_carry__0_i_3_n_0\,
      S(0) => \area2_carry__0_i_4_n_0\
    );
\area2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => y1_wire(7),
      O => \area2_carry__0_i_1_n_0\
    );
\area2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => y1_wire(6),
      O => \area2_carry__0_i_2_n_0\
    );
\area2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => y1_wire(5),
      O => \area2_carry__0_i_3_n_0\
    );
\area2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => y1_wire(4),
      O => \area2_carry__0_i_4_n_0\
    );
area2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => y1_wire(3),
      O => area2_carry_i_1_n_0
    );
area2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => y1_wire(2),
      O => area2_carry_i_2_n_0
    );
area2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => y1_wire(1),
      O => area2_carry_i_3_n_0
    );
area2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => y1_wire(0),
      O => area2_carry_i_4_n_0
    );
\area2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \area2_inferred__0/i__carry_n_0\,
      CO(2) => \area2_inferred__0/i__carry_n_1\,
      CO(1) => \area2_inferred__0/i__carry_n_2\,
      CO(0) => \area2_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \area2_inferred__0/i__carry__0_0\(3 downto 0),
      O(3 downto 0) => \^x_reg[3]\(3 downto 0),
      S(3) => \i__carry_i_1__7_n_0\,
      S(2) => \i__carry_i_2__7_n_0\,
      S(1) => \i__carry_i_3__7_n_0\,
      S(0) => \i__carry_i_4__7_n_0\
    );
\area2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_inferred__0/i__carry_n_0\,
      CO(3) => \area2_inferred__0/i__carry__0_n_0\,
      CO(2) => \area2_inferred__0/i__carry__0_n_1\,
      CO(1) => \area2_inferred__0/i__carry__0_n_2\,
      CO(0) => \area2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \area2_inferred__0/i__carry__0_0\(7 downto 4),
      O(3 downto 0) => \^x_reg[7]\(3 downto 0),
      S(3) => \i__carry__0_i_1__1_n_0\,
      S(2) => \i__carry__0_i_2__1_n_0\,
      S(1) => \i__carry__0_i_3__1_n_0\,
      S(0) => \i__carry__0_i_4__1_n_0\
    );
\area_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry_n_7\,
      Q => \area_reg_n_0_[0]\
    );
\area_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__1_n_5\,
      Q => \area_reg_n_0_[10]\
    );
\area_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__1_n_4\,
      Q => \area_reg_n_0_[11]\
    );
\area_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__2_n_7\,
      Q => \area_reg_n_0_[12]\
    );
\area_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__2_n_6\,
      Q => \area_reg_n_0_[13]\
    );
\area_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__2_n_5\,
      Q => \area_reg_n_0_[14]\
    );
\area_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__2_n_4\,
      Q => \area_reg_n_0_[15]\
    );
\area_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__3_n_7\,
      Q => \area_reg_n_0_[16]\
    );
\area_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__3_n_6\,
      Q => \area_reg_n_0_[17]\
    );
\area_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry_n_6\,
      Q => \area_reg_n_0_[1]\
    );
\area_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry_n_5\,
      Q => \area_reg_n_0_[2]\
    );
\area_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry_n_4\,
      Q => \area_reg_n_0_[3]\
    );
\area_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__0_n_7\,
      Q => \area_reg_n_0_[4]\
    );
\area_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__0_n_6\,
      Q => \area_reg_n_0_[5]\
    );
\area_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__0_n_5\,
      Q => \area_reg_n_0_[6]\
    );
\area_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__0_n_4\,
      Q => \area_reg_n_0_[7]\
    );
\area_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__1_n_7\,
      Q => \area_reg_n_0_[8]\
    );
\area_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_state_reg_n_0_[1]\,
      CLR => rst,
      D => \area0__32_carry__1_n_6\,
      Q => \area_reg_n_0_[9]\
    );
\i___0_carry__0_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(0),
      I1 => \area1_inferred__0/i___33_carry_0\(2),
      O => \x_reg[7]_1\
    );
\i___0_carry__0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(3),
      I1 => \area1_inferred__0/i___33_carry_0\(2),
      O => \x_reg[3]_1\
    );
\i___0_carry__0_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(2),
      I1 => \area1_inferred__0/i___33_carry_0\(2),
      O => \x_reg[3]_0\
    );
\i___0_carry__0_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(1),
      I1 => \area1_inferred__0/i___33_carry_0\(2),
      O => \x_reg[7]_2\
    );
\i___0_carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => \^x_reg[7]\(3),
      I1 => \area1_inferred__0/i___33_carry_0\(1),
      I2 => \area1_inferred__0/i___33_carry_0\(2),
      I3 => \^x_reg[7]_0\(0),
      O => \i___0_carry__1_i_4__1_n_0\
    );
\i___0_carry__1_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area2_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_i___0_carry__1_i_7__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^x_reg[7]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___0_carry__1_i_7__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___0_carry__1_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(2),
      I1 => \area1_inferred__0/i___33_carry_0\(2),
      O => \x_reg[7]_3\
    );
\i___0_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^x_reg[3]\(2),
      I1 => \i___0_carry_i_8__1_n_0\,
      I2 => \^x_reg[3]\(1),
      I3 => \area1_inferred__0/i___33_carry_0\(1),
      I4 => \^x_reg[3]\(0),
      I5 => \area1_inferred__0/i___33_carry_0\(2),
      O => \i___0_carry_i_4__1_n_0\
    );
\i___0_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^x_reg[3]\(0),
      I1 => \area1_inferred__0/i___33_carry_0\(2),
      I2 => \^x_reg[3]\(1),
      I3 => \area1_inferred__0/i___33_carry_0\(1),
      I4 => \area1_inferred__0/i___33_carry_0\(0),
      I5 => \^x_reg[3]\(2),
      O => \i___0_carry_i_5__1_n_0\
    );
\i___0_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^x_reg[3]\(0),
      I1 => \area1_inferred__0/i___33_carry_0\(0),
      O => \i___0_carry_i_7__1_n_0\
    );
\i___0_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(3),
      I1 => \area1_inferred__0/i___33_carry_0\(0),
      O => \i___0_carry_i_8__1_n_0\
    );
\i___100_carry__0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry__0_n_4\,
      I1 => \area1_inferred__0/i___66_carry__0_n_7\,
      I2 => \area1_inferred__0/i___0_carry__1_n_5\,
      I3 => \area1_inferred__0/i___66_carry_n_4\,
      I4 => \area1_inferred__0/i___33_carry__0_n_5\,
      O => \i___100_carry__0_i_1__1_n_0\
    );
\i___100_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__1_n_6\,
      I1 => \area1_inferred__0/i___66_carry_n_4\,
      I2 => \area1_inferred__0/i___33_carry__0_n_5\,
      O => \i___100_carry__0_i_2__1_n_0\
    );
\i___100_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_4\,
      I1 => \area1_inferred__0/i___33_carry__0_n_5\,
      I2 => \area1_inferred__0/i___0_carry__1_n_6\,
      O => \i___100_carry__0_i_3__1_n_0\
    );
\i___100_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_6\,
      I1 => \area1_inferred__0/i___33_carry__0_n_7\,
      I2 => \area1_inferred__0/i___0_carry__0_n_4\,
      O => \i___100_carry__0_i_4__1_n_0\
    );
\i___100_carry__0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \i___100_carry__0_i_1__1_n_0\,
      I1 => \i___100_carry__0_i_9__1_n_0\,
      I2 => \area1_inferred__0/i___66_carry__0_n_7\,
      I3 => \area1_inferred__0/i___33_carry__0_n_4\,
      I4 => \area1_inferred__0/i___0_carry__1_n_5\,
      O => \i___100_carry__0_i_5__1_n_0\
    );
\i___100_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \i___100_carry__0_i_2__1_n_0\,
      I1 => \area1_inferred__0/i___0_carry__1_n_5\,
      I2 => \area1_inferred__0/i___66_carry__0_n_7\,
      I3 => \area1_inferred__0/i___33_carry__0_n_4\,
      I4 => \area1_inferred__0/i___33_carry__0_n_5\,
      I5 => \area1_inferred__0/i___66_carry_n_4\,
      O => \i___100_carry__0_i_6__1_n_0\
    );
\i___100_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__1_n_6\,
      I1 => \area1_inferred__0/i___33_carry__0_n_5\,
      I2 => \area1_inferred__0/i___66_carry_n_4\,
      I3 => \area1_inferred__0/i___0_carry__1_n_7\,
      I4 => \area1_inferred__0/i___33_carry__0_n_6\,
      I5 => \area1_inferred__0/i___66_carry_n_5\,
      O => \i___100_carry__0_i_7__1_n_0\
    );
\i___100_carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___100_carry__0_i_4__1_n_0\,
      I1 => \area1_inferred__0/i___33_carry__0_n_6\,
      I2 => \area1_inferred__0/i___66_carry_n_5\,
      I3 => \area1_inferred__0/i___0_carry__1_n_7\,
      O => \i___100_carry__0_i_8__1_n_0\
    );
\i___100_carry__0_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__1_n_0\,
      I1 => \area1_inferred__0/i___66_carry__0_n_6\,
      I2 => \area1_inferred__0/i___33_carry__1_n_7\,
      O => \i___100_carry__0_i_9__1_n_0\
    );
\i___100_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^i___66_carry__1_i_6__1\(0),
      I1 => \^i___33_carry__1_i_6__1_0\(0),
      I2 => \area1_inferred__0/i___33_carry__1_n_5\,
      I3 => \area1_inferred__0/i___66_carry__0_n_4\,
      O => \i___100_carry__1_i_1__1_n_0\
    );
\i___100_carry__1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__0_n_4\,
      I1 => \area1_inferred__0/i___33_carry__1_n_5\,
      I2 => \area1_inferred__0/i___33_carry__1_n_6\,
      I3 => \area1_inferred__0/i___66_carry__0_n_5\,
      O => \i___100_carry__1_i_2__1_n_0\
    );
\i___100_carry__1_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__0_n_5\,
      I1 => \area1_inferred__0/i___33_carry__1_n_6\,
      I2 => \area1_inferred__0/i___0_carry__1_n_0\,
      I3 => \area1_inferred__0/i___33_carry__1_n_7\,
      I4 => \area1_inferred__0/i___66_carry__0_n_6\,
      O => \i___100_carry__1_i_3__1_n_0\
    );
\i___100_carry__1_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry__1_n_7\,
      I1 => \area1_inferred__0/i___66_carry__0_n_6\,
      I2 => \area1_inferred__0/i___0_carry__1_n_0\,
      I3 => \area1_inferred__0/i___0_carry__1_n_5\,
      I4 => \area1_inferred__0/i___33_carry__0_n_4\,
      I5 => \area1_inferred__0/i___66_carry__0_n_7\,
      O => \i___100_carry__1_i_4__1_n_0\
    );
\i___100_carry__1_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__0_n_4\,
      I1 => \area1_inferred__0/i___33_carry__1_n_5\,
      I2 => \^i___66_carry__1_i_6__1\(1),
      I3 => \^i___66_carry__1_i_6__1\(0),
      I4 => \^i___33_carry__1_i_6__1_0\(0),
      O => \i___100_carry__1_i_5__1_n_0\
    );
\i___100_carry__1_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \i___100_carry__1_i_2__1_n_0\,
      I1 => \^i___33_carry__1_i_6__1_0\(0),
      I2 => \^i___66_carry__1_i_6__1\(0),
      I3 => \area1_inferred__0/i___66_carry__0_n_4\,
      I4 => \area1_inferred__0/i___33_carry__1_n_5\,
      O => \i___100_carry__1_i_6__1_n_0\
    );
\i___100_carry__1_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__0_n_4\,
      I1 => \area1_inferred__0/i___33_carry__1_n_5\,
      I2 => \area1_inferred__0/i___33_carry__1_n_6\,
      I3 => \area1_inferred__0/i___66_carry__0_n_5\,
      I4 => \i___100_carry__1_i_3__1_n_0\,
      O => \i___100_carry__1_i_7__1_n_0\
    );
\i___100_carry__1_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \i___100_carry__1_i_4__1_n_0\,
      I1 => \area1_inferred__0/i___33_carry__1_n_6\,
      I2 => \area1_inferred__0/i___66_carry__0_n_5\,
      I3 => \area1_inferred__0/i___66_carry__0_n_6\,
      I4 => \area1_inferred__0/i___33_carry__1_n_7\,
      I5 => \area1_inferred__0/i___0_carry__1_n_0\,
      O => \i___100_carry__1_i_8__1_n_0\
    );
\i___100_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_7\,
      I1 => \area1_inferred__0/i___33_carry_n_4\,
      I2 => \area1_inferred__0/i___0_carry__0_n_5\,
      O => \i___100_carry_i_1__1_n_0\
    );
\i___100_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry_n_5\,
      I1 => \area1_inferred__0/i___0_carry__0_n_6\,
      O => \i___100_carry_i_2__1_n_0\
    );
\i___100_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry__0_n_7\,
      I1 => \area1_inferred__0/i___33_carry_n_6\,
      O => \i___100_carry_i_3__1_n_0\
    );
\i___100_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_4\,
      I1 => \area1_inferred__0/i___33_carry_n_7\,
      O => \i___100_carry_i_4__1_n_0\
    );
\i___100_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_6\,
      I1 => \area1_inferred__0/i___33_carry__0_n_7\,
      I2 => \area1_inferred__0/i___0_carry__0_n_4\,
      I3 => \i___100_carry_i_1__1_n_0\,
      O => \i___100_carry_i_5__1_n_0\
    );
\i___100_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry_n_7\,
      I1 => \area1_inferred__0/i___33_carry_n_4\,
      I2 => \area1_inferred__0/i___0_carry__0_n_5\,
      I3 => \i___100_carry_i_2__1_n_0\,
      O => \i___100_carry_i_6__1_n_0\
    );
\i___100_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry_n_5\,
      I1 => \area1_inferred__0/i___0_carry__0_n_6\,
      I2 => \area1_inferred__0/i___0_carry__0_n_7\,
      I3 => \area1_inferred__0/i___33_carry_n_6\,
      O => \i___100_carry_i_7__1_n_0\
    );
\i___100_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \area1_inferred__0/i___0_carry_n_4\,
      I1 => \area1_inferred__0/i___33_carry_n_7\,
      I2 => \area1_inferred__0/i___33_carry_n_6\,
      I3 => \area1_inferred__0/i___0_carry__0_n_7\,
      O => \i___100_carry_i_8__1_n_0\
    );
\i___33_carry__0_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(0),
      I1 => \area1_inferred__0/i___66_carry__1_0\(1),
      O => \i___33_carry__0_i_10__1_n_0\
    );
\i___33_carry__0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(3),
      I1 => \area1_inferred__0/i___66_carry__1_0\(1),
      O => \i___33_carry__0_i_11__1_n_0\
    );
\i___33_carry__0_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(2),
      I1 => \area1_inferred__0/i___66_carry__1_0\(1),
      O => \i___33_carry__0_i_12__1_n_0\
    );
\i___33_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_0\(1),
      I1 => \^x_reg[7]\(0),
      I2 => \area1_inferred__0/i___66_carry__1_0\(0),
      I3 => \^x_reg[7]\(1),
      I4 => \area1_inferred__0/i___33_carry_0\(3),
      I5 => \^x_reg[7]\(2),
      O => \i___33_carry__0_i_1__1_n_0\
    );
\i___33_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_0\(1),
      I1 => \^x_reg[3]\(3),
      I2 => \area1_inferred__0/i___66_carry__1_0\(0),
      I3 => \^x_reg[7]\(0),
      I4 => \area1_inferred__0/i___33_carry_0\(3),
      I5 => \^x_reg[7]\(1),
      O => \i___33_carry__0_i_2__1_n_0\
    );
\i___33_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_0\(1),
      I1 => \^x_reg[3]\(2),
      I2 => \area1_inferred__0/i___66_carry__1_0\(0),
      I3 => \^x_reg[3]\(3),
      I4 => \area1_inferred__0/i___33_carry_0\(3),
      I5 => \^x_reg[7]\(0),
      O => \i___33_carry__0_i_3__1_n_0\
    );
\i___33_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_0\(1),
      I1 => \^x_reg[3]\(1),
      I2 => \area1_inferred__0/i___66_carry__1_0\(0),
      I3 => \^x_reg[3]\(2),
      I4 => \area1_inferred__0/i___33_carry_0\(3),
      I5 => \^x_reg[3]\(3),
      O => \i___33_carry__0_i_4__1_n_0\
    );
\i___33_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___33_carry__0_i_1__1_n_0\,
      I1 => \area1_inferred__0/i___66_carry__1_0\(0),
      I2 => \^x_reg[7]\(2),
      I3 => \i___33_carry__0_i_9__1_n_0\,
      I4 => \^x_reg[7]\(3),
      I5 => \area1_inferred__0/i___33_carry_0\(3),
      O => \i___33_carry__0_i_5__1_n_0\
    );
\i___33_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___33_carry__0_i_2__1_n_0\,
      I1 => \area1_inferred__0/i___66_carry__1_0\(0),
      I2 => \^x_reg[7]\(1),
      I3 => \i___33_carry__0_i_10__1_n_0\,
      I4 => \^x_reg[7]\(2),
      I5 => \area1_inferred__0/i___33_carry_0\(3),
      O => \i___33_carry__0_i_6__1_n_0\
    );
\i___33_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___33_carry__0_i_3__1_n_0\,
      I1 => \area1_inferred__0/i___66_carry__1_0\(0),
      I2 => \^x_reg[7]\(0),
      I3 => \i___33_carry__0_i_11__1_n_0\,
      I4 => \^x_reg[7]\(1),
      I5 => \area1_inferred__0/i___33_carry_0\(3),
      O => \i___33_carry__0_i_7__1_n_0\
    );
\i___33_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \i___33_carry__0_i_4__1_n_0\,
      I1 => \area1_inferred__0/i___66_carry__1_0\(0),
      I2 => \^x_reg[3]\(3),
      I3 => \i___33_carry__0_i_12__1_n_0\,
      I4 => \^x_reg[7]\(0),
      I5 => \area1_inferred__0/i___33_carry_0\(3),
      O => \i___33_carry__0_i_8__1_n_0\
    );
\i___33_carry__0_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(1),
      I1 => \area1_inferred__0/i___66_carry__1_0\(1),
      O => \i___33_carry__0_i_9__1_n_0\
    );
\i___33_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_0\(1),
      I1 => \^x_reg[7]\(2),
      I2 => \area1_inferred__0/i___66_carry__1_0\(0),
      I3 => \^x_reg[7]\(3),
      I4 => \area1_inferred__0/i___33_carry_0\(3),
      I5 => \^x_reg[7]_0\(0),
      O => \i___33_carry__1_i_2__1_n_0\
    );
\i___33_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_0\(1),
      I1 => \^x_reg[7]\(1),
      I2 => \area1_inferred__0/i___66_carry__1_0\(0),
      I3 => \^x_reg[7]\(2),
      I4 => \area1_inferred__0/i___33_carry_0\(3),
      I5 => \^x_reg[7]\(3),
      O => \i___33_carry__1_i_3__1_n_0\
    );
\i___33_carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => \^x_reg[7]\(3),
      I1 => \area1_inferred__0/i___66_carry__1_0\(0),
      I2 => \area1_inferred__0/i___66_carry__1_0\(1),
      I3 => \^x_reg[7]_0\(0),
      O => \i___33_carry__1_i_4__1_n_0\
    );
\i___33_carry__1_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry_0\(3),
      I1 => \^x_reg[7]\(2),
      I2 => \^x_reg[7]\(3),
      I3 => \area1_inferred__0/i___66_carry__1_0\(1),
      I4 => \^x_reg[7]_0\(0),
      I5 => \area1_inferred__0/i___66_carry__1_0\(0),
      O => \i___33_carry__1_i_5__1_n_0\
    );
\i___33_carry__1_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \i___33_carry__1_i_3__1_n_0\,
      I1 => \area1_inferred__0/i___66_carry__1_0\(0),
      I2 => \^x_reg[7]\(3),
      I3 => \i___33_carry__1_i_7__1_n_0\,
      I4 => \^x_reg[7]_0\(0),
      I5 => \area1_inferred__0/i___33_carry_0\(3),
      O => \i___33_carry__1_i_6__1_n_0\
    );
\i___33_carry__1_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[7]\(2),
      I1 => \area1_inferred__0/i___66_carry__1_0\(1),
      O => \i___33_carry__1_i_7__1_n_0\
    );
\i___33_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_0\(0),
      I1 => \^x_reg[3]\(2),
      I2 => \area1_inferred__0/i___66_carry__1_0\(1),
      I3 => \^x_reg[3]\(1),
      I4 => \^x_reg[3]\(3),
      I5 => \area1_inferred__0/i___33_carry_0\(3),
      O => \i___33_carry_i_1__1_n_0\
    );
\i___33_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^x_reg[3]\(2),
      I1 => \i___33_carry_i_8__1_n_0\,
      I2 => \^x_reg[3]\(1),
      I3 => \area1_inferred__0/i___66_carry__1_0\(0),
      I4 => \^x_reg[3]\(0),
      I5 => \area1_inferred__0/i___66_carry__1_0\(1),
      O => \i___33_carry_i_4__1_n_0\
    );
\i___33_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^x_reg[3]\(0),
      I1 => \area1_inferred__0/i___66_carry__1_0\(1),
      I2 => \^x_reg[3]\(1),
      I3 => \area1_inferred__0/i___66_carry__1_0\(0),
      I4 => \area1_inferred__0/i___33_carry_0\(3),
      I5 => \^x_reg[3]\(2),
      O => \i___33_carry_i_5__1_n_0\
    );
\i___33_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1_inferred__0/i___33_carry_0\(3),
      I1 => \^x_reg[3]\(1),
      I2 => \area1_inferred__0/i___66_carry__1_0\(0),
      I3 => \^x_reg[3]\(0),
      O => \i___33_carry_i_6__1_n_0\
    );
\i___33_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^x_reg[3]\(0),
      I1 => \area1_inferred__0/i___33_carry_0\(3),
      O => \i___33_carry_i_7__1_n_0\
    );
\i___33_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(3),
      I1 => \area1_inferred__0/i___33_carry_0\(3),
      O => \i___33_carry_i_8__1_n_0\
    );
\i___66_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => \^x_reg[7]\(3),
      I1 => \area1_inferred__0/i___66_carry__1_1\(0),
      I2 => \area1_inferred__0/i___66_carry__1_0\(3),
      I3 => \^x_reg[7]_0\(0),
      O => \i___66_carry__1_i_1__1_n_0\
    );
\i___66_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96CC963C96CC663C"
    )
        port map (
      I0 => \^x_reg[3]\(2),
      I1 => \i___66_carry_i_9__1_n_0\,
      I2 => \^x_reg[3]\(1),
      I3 => \area1_inferred__0/i___66_carry__1_0\(3),
      I4 => \area1_inferred__0/i___66_carry__1_1\(0),
      I5 => \^x_reg[3]\(0),
      O => \i___66_carry_i_4__1_n_0\
    );
\i___66_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^x_reg[3]\(0),
      I1 => \area1_inferred__0/i___66_carry__1_0\(2),
      O => \i___66_carry_i_7__1_n_0\
    );
\i___66_carry_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_reg[3]\(3),
      I1 => \area1_inferred__0/i___66_carry__1_0\(2),
      O => \i___66_carry_i_9__1_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__0/i__carry__0_0\(7),
      I1 => x1_wire(7),
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__0/i__carry__0_0\(6),
      I1 => x1_wire(6),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__0/i__carry__0_0\(5),
      I1 => x1_wire(5),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__0/i__carry__0_0\(4),
      I1 => x1_wire(4),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__0/i__carry__0_0\(3),
      I1 => x1_wire(3),
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__0/i__carry__0_0\(2),
      I1 => x1_wire(2),
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__0/i__carry__0_0\(1),
      I1 => x1_wire(1),
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \area2_inferred__0/i__carry__0_0\(0),
      I1 => x1_wire(0),
      O => \i__carry_i_4__7_n_0\
    );
\pixel_color[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pixel_color[23]_i_2_n_0\,
      I1 => \FSM_sequential_state_reg[0]\(2),
      I2 => \FSM_sequential_state_reg[0]\(0),
      I3 => \FSM_sequential_state_reg[0]\(1),
      O => E(0)
    );
\pixel_color[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[16]\,
      I1 => \area_reg_n_0_[17]\,
      O => \pixel_color[23]_i_18_n_0\
    );
\pixel_color[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[14]\,
      I1 => \area_reg_n_0_[15]\,
      O => \pixel_color[23]_i_19_n_0\
    );
\pixel_color[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \pixel_y_reg[0]\(0),
      I1 => \pixel_y_reg[0]_0\(0),
      I2 => area(0),
      I3 => pixel_x22_in,
      I4 => pixel_x0,
      O => \pixel_color[23]_i_2_n_0\
    );
\pixel_color[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[12]\,
      I1 => \area_reg_n_0_[13]\,
      O => \pixel_color[23]_i_20_n_0\
    );
\pixel_color[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[10]\,
      I1 => \area_reg_n_0_[11]\,
      O => \pixel_color[23]_i_21_n_0\
    );
\pixel_color[23]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[0]\,
      I1 => \area_reg_n_0_[1]\,
      O => \pixel_color[23]_i_32_n_0\
    );
\pixel_color[23]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[8]\,
      I1 => \area_reg_n_0_[9]\,
      O => \pixel_color[23]_i_33_n_0\
    );
\pixel_color[23]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[6]\,
      I1 => \area_reg_n_0_[7]\,
      O => \pixel_color[23]_i_34_n_0\
    );
\pixel_color[23]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[4]\,
      I1 => \area_reg_n_0_[5]\,
      O => \pixel_color[23]_i_35_n_0\
    );
\pixel_color[23]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area_reg_n_0_[2]\,
      I1 => \area_reg_n_0_[3]\,
      O => \pixel_color[23]_i_36_n_0\
    );
\pixel_color[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \area_reg_n_0_[17]\,
      I1 => area(0),
      I2 => \pixel_color[23]_i_2_0\(0),
      I3 => \pixel_color[23]_i_2_1\(0),
      O => pixel_x0
    );
\pixel_color_reg[23]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_color_reg[23]_i_17_n_0\,
      CO(2) => \pixel_color_reg[23]_i_17_n_1\,
      CO(1) => \pixel_color_reg[23]_i_17_n_2\,
      CO(0) => \pixel_color_reg[23]_i_17_n_3\,
      CYINIT => \pixel_color[23]_i_32_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_pixel_color_reg[23]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \pixel_color[23]_i_33_n_0\,
      S(2) => \pixel_color[23]_i_34_n_0\,
      S(1) => \pixel_color[23]_i_35_n_0\,
      S(0) => \pixel_color[23]_i_36_n_0\
    );
\pixel_color_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_color_reg[23]_i_17_n_0\,
      CO(3) => pixel_x22_in,
      CO(2) => \pixel_color_reg[23]_i_5_n_1\,
      CO(1) => \pixel_color_reg[23]_i_5_n_2\,
      CO(0) => \pixel_color_reg[23]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \area_reg_n_0_[17]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_pixel_color_reg[23]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \pixel_color[23]_i_18_n_0\,
      S(2) => \pixel_color[23]_i_19_n_0\,
      S(1) => \pixel_color[23]_i_20_n_0\,
      S(0) => \pixel_color[23]_i_21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_spCORE_0_0_f_circle_acc is
  port (
    acc_finish_vec_5 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \j_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pixel_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixel_y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \y_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    x2_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_reg[31]_0\ : in STD_LOGIC;
    x1_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    y1_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_reg[7]_0\ : in STD_LOGIC;
    \d_reg[6]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_spCORE_0_0_f_circle_acc : entity is "f_circle_acc";
end design_1_spCORE_0_0_f_circle_acc;

architecture STRUCTURE of design_1_spCORE_0_0_f_circle_acc is
  signal \FSM_sequential_state[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_2__0_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_2__0_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_2__0_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^acc_finish_vec_5\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \d[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \d[11]_i_3_n_0\ : STD_LOGIC;
  signal \d[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \d[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \d[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \d[11]_i_7_n_0\ : STD_LOGIC;
  signal \d[11]_i_8_n_0\ : STD_LOGIC;
  signal \d[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \d[15]_i_10_n_0\ : STD_LOGIC;
  signal \d[15]_i_11_n_0\ : STD_LOGIC;
  signal \d[15]_i_12_n_0\ : STD_LOGIC;
  signal \d[15]_i_13_n_0\ : STD_LOGIC;
  signal \d[15]_i_3_n_0\ : STD_LOGIC;
  signal \d[15]_i_4_n_0\ : STD_LOGIC;
  signal \d[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \d[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \d[15]_i_7_n_0\ : STD_LOGIC;
  signal \d[15]_i_8_n_0\ : STD_LOGIC;
  signal \d[19]_i_3_n_0\ : STD_LOGIC;
  signal \d[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \d[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \d[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \d[23]_i_3_n_0\ : STD_LOGIC;
  signal \d[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \d[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \d[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \d[27]_i_3_n_0\ : STD_LOGIC;
  signal \d[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \d[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \d[27]_i_6__0_n_0\ : STD_LOGIC;
  signal \d[31]_i_4_n_0\ : STD_LOGIC;
  signal \d[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \d[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \d[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \d[3]_i_3_n_0\ : STD_LOGIC;
  signal \d[3]_i_4_n_0\ : STD_LOGIC;
  signal \d[3]_i_5_n_0\ : STD_LOGIC;
  signal \d[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \d[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \d[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \d[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \d[7]_i_14__0_n_0\ : STD_LOGIC;
  signal \d[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \d[7]_i_16__0_n_0\ : STD_LOGIC;
  signal \d[7]_i_17__0_n_0\ : STD_LOGIC;
  signal \d[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \d[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \d[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \d[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \d[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \d[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \d_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_reg[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \d_reg[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \d_reg[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \d_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_reg[15]_i_2__0_n_1\ : STD_LOGIC;
  signal \d_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \d_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \d_reg[15]_i_9_n_1\ : STD_LOGIC;
  signal \d_reg[15]_i_9_n_2\ : STD_LOGIC;
  signal \d_reg[15]_i_9_n_3\ : STD_LOGIC;
  signal \d_reg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_reg[19]_i_2__0_n_1\ : STD_LOGIC;
  signal \d_reg[19]_i_2__0_n_2\ : STD_LOGIC;
  signal \d_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \d_reg[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_reg[23]_i_2__0_n_1\ : STD_LOGIC;
  signal \d_reg[23]_i_2__0_n_2\ : STD_LOGIC;
  signal \d_reg[23]_i_2__0_n_3\ : STD_LOGIC;
  signal \d_reg[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_reg[27]_i_2__0_n_1\ : STD_LOGIC;
  signal \d_reg[27]_i_2__0_n_2\ : STD_LOGIC;
  signal \d_reg[27]_i_2__0_n_3\ : STD_LOGIC;
  signal \d_reg[31]_i_3__0_n_1\ : STD_LOGIC;
  signal \d_reg[31]_i_3__0_n_2\ : STD_LOGIC;
  signal \d_reg[31]_i_3__0_n_3\ : STD_LOGIC;
  signal \d_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \d_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \d_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \d_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \d_reg[7]_i_12_n_1\ : STD_LOGIC;
  signal \d_reg[7]_i_12_n_2\ : STD_LOGIC;
  signal \d_reg[7]_i_12_n_3\ : STD_LOGIC;
  signal \d_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_reg[7]_i_3__0_n_1\ : STD_LOGIC;
  signal \d_reg[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \d_reg[7]_i_3__0_n_3\ : STD_LOGIC;
  signal \d_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_reg_n_0_[20]\ : STD_LOGIC;
  signal \d_reg_n_0_[21]\ : STD_LOGIC;
  signal \d_reg_n_0_[22]\ : STD_LOGIC;
  signal \d_reg_n_0_[23]\ : STD_LOGIC;
  signal \d_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_reg_n_0_[9]\ : STD_LOGIC;
  signal \finish_i_1__0_n_0\ : STD_LOGIC;
  signal \i[3]_i_2_n_0\ : STD_LOGIC;
  signal \i[3]_i_3_n_0\ : STD_LOGIC;
  signal \i[3]_i_4_n_0\ : STD_LOGIC;
  signal \i[3]_i_5_n_0\ : STD_LOGIC;
  signal \i[3]_i_6_n_0\ : STD_LOGIC;
  signal \i[3]_i_7_n_0\ : STD_LOGIC;
  signal \i[3]_i_8_n_0\ : STD_LOGIC;
  signal \i[3]_i_9_n_0\ : STD_LOGIC;
  signal \i[7]_i_1_n_0\ : STD_LOGIC;
  signal \i[7]_i_3_n_0\ : STD_LOGIC;
  signal \i[7]_i_4_n_0\ : STD_LOGIC;
  signal \i[7]_i_5_n_0\ : STD_LOGIC;
  signal \i[7]_i_6_n_0\ : STD_LOGIC;
  signal \i[7]_i_7_n_0\ : STD_LOGIC;
  signal \i[7]_i_8_n_0\ : STD_LOGIC;
  signal \i[7]_i_9_n_0\ : STD_LOGIC;
  signal \i__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \^i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \i_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \i_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal in17 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \j[3]_i_2_n_0\ : STD_LOGIC;
  signal \j[3]_i_3_n_0\ : STD_LOGIC;
  signal \j[3]_i_4_n_0\ : STD_LOGIC;
  signal \j[3]_i_5_n_0\ : STD_LOGIC;
  signal \j[3]_i_6_n_0\ : STD_LOGIC;
  signal \j[3]_i_7_n_0\ : STD_LOGIC;
  signal \j[3]_i_8_n_0\ : STD_LOGIC;
  signal \j[3]_i_9_n_0\ : STD_LOGIC;
  signal \j[7]_i_1_n_0\ : STD_LOGIC;
  signal \j[7]_i_3_n_0\ : STD_LOGIC;
  signal \j[7]_i_4_n_0\ : STD_LOGIC;
  signal \j[7]_i_5_n_0\ : STD_LOGIC;
  signal \j[7]_i_6_n_0\ : STD_LOGIC;
  signal \j[7]_i_7_n_0\ : STD_LOGIC;
  signal \j[7]_i_8_n_0\ : STD_LOGIC;
  signal \j[7]_i_9_n_0\ : STD_LOGIC;
  signal \j__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \j_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \j_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \j_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \^j_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \j_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \j_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \j_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal \pixel_x[0]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_x[1]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_x[2]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_x[3]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_x[4]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_x[5]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_x[6]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_x[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \pixel_x[7]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_y[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \pixel_y[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \pixel_y[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \pixel_y[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \pixel_y[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \pixel_y[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \pixel_y[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \pixel_y[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \pixel_y[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \pixel_y_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \pixel_y_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \pixel_y_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \pixel_y_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \pixel_y_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \pixel_y_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \pixel_y_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \pixel_y_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal x : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \x[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \x[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \x[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \^x_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y : STD_LOGIC;
  signal \y[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \y[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \y[3]_i_4_n_0\ : STD_LOGIC;
  signal \y[3]_i_5_n_0\ : STD_LOGIC;
  signal \y[3]_i_6_n_0\ : STD_LOGIC;
  signal \y[3]_i_7_n_0\ : STD_LOGIC;
  signal \y[3]_i_8_n_0\ : STD_LOGIC;
  signal \y[3]_i_9_n_0\ : STD_LOGIC;
  signal \y[7]_i_10_n_0\ : STD_LOGIC;
  signal \y[7]_i_12_n_0\ : STD_LOGIC;
  signal \y[7]_i_13_n_0\ : STD_LOGIC;
  signal \y[7]_i_14_n_0\ : STD_LOGIC;
  signal \y[7]_i_15_n_0\ : STD_LOGIC;
  signal \y[7]_i_16_n_0\ : STD_LOGIC;
  signal \y[7]_i_17_n_0\ : STD_LOGIC;
  signal \y[7]_i_18_n_0\ : STD_LOGIC;
  signal \y[7]_i_19_n_0\ : STD_LOGIC;
  signal \y[7]_i_21_n_0\ : STD_LOGIC;
  signal \y[7]_i_22_n_0\ : STD_LOGIC;
  signal \y[7]_i_23_n_0\ : STD_LOGIC;
  signal \y[7]_i_24_n_0\ : STD_LOGIC;
  signal \y[7]_i_25_n_0\ : STD_LOGIC;
  signal \y[7]_i_26_n_0\ : STD_LOGIC;
  signal \y[7]_i_27_n_0\ : STD_LOGIC;
  signal \y[7]_i_28_n_0\ : STD_LOGIC;
  signal \y[7]_i_30_n_0\ : STD_LOGIC;
  signal \y[7]_i_31_n_0\ : STD_LOGIC;
  signal \y[7]_i_32_n_0\ : STD_LOGIC;
  signal \y[7]_i_33_n_0\ : STD_LOGIC;
  signal \y[7]_i_34_n_0\ : STD_LOGIC;
  signal \y[7]_i_35_n_0\ : STD_LOGIC;
  signal \y[7]_i_36_n_0\ : STD_LOGIC;
  signal \y[7]_i_37_n_0\ : STD_LOGIC;
  signal \y[7]_i_38_n_0\ : STD_LOGIC;
  signal \y[7]_i_39_n_0\ : STD_LOGIC;
  signal \y[7]_i_40_n_0\ : STD_LOGIC;
  signal \y[7]_i_41_n_0\ : STD_LOGIC;
  signal \y[7]_i_42_n_0\ : STD_LOGIC;
  signal \y[7]_i_43_n_0\ : STD_LOGIC;
  signal \y[7]_i_44_n_0\ : STD_LOGIC;
  signal \y[7]_i_45_n_0\ : STD_LOGIC;
  signal \y[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \y[7]_i_5_n_0\ : STD_LOGIC;
  signal \y[7]_i_6_n_0\ : STD_LOGIC;
  signal \y[7]_i_7_n_0\ : STD_LOGIC;
  signal \y[7]_i_8_n_0\ : STD_LOGIC;
  signal \y[7]_i_9_n_0\ : STD_LOGIC;
  signal \y_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \y_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \y_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \y_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \^y_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \y_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \y_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \y_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \y_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \y_reg[7]_i_20_n_1\ : STD_LOGIC;
  signal \y_reg[7]_i_20_n_2\ : STD_LOGIC;
  signal \y_reg[7]_i_20_n_3\ : STD_LOGIC;
  signal \y_reg[7]_i_29_n_0\ : STD_LOGIC;
  signal \y_reg[7]_i_29_n_1\ : STD_LOGIC;
  signal \y_reg[7]_i_29_n_2\ : STD_LOGIC;
  signal \y_reg[7]_i_29_n_3\ : STD_LOGIC;
  signal \y_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \y_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \y_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \y_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \y_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \y_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \y_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \y_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \y_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \y_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \NLW_FSM_sequential_state_reg[1]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_reg[15]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_d_reg[31]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_j_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_y_reg[7]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_reg[7]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_reg[7]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_reg[7]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1__2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1__1\ : label is "soft_lutpair9";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "draw2:011,draw4:101,setcheck:001,idle:000,draw1:010,draw3:100,compute:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "draw2:011,draw4:101,setcheck:001,idle:000,draw1:010,draw3:100,compute:110";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_state_reg[1]_i_2__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_state_reg[1]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "draw2:011,draw4:101,setcheck:001,idle:000,draw1:010,draw3:100,compute:110";
  attribute SOFT_HLUTNM of \d[0]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \d[10]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \d[11]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \d[12]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \d[13]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \d[14]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \d[15]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \d[16]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \d[17]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \d[18]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \d[19]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \d[1]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \d[20]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \d[21]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \d[22]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \d[23]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \d[24]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \d[25]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \d[26]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \d[27]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \d[28]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \d[29]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \d[2]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \d[30]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \d[31]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \d[3]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \d[6]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \d[7]_i_13__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \d[7]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \d[8]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \d[9]_i_1__0\ : label is "soft_lutpair10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \d_reg[11]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \d_reg[11]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_reg[15]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \d_reg[15]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_reg[15]_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \d_reg[15]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_reg[19]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \d_reg[19]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_reg[23]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \d_reg[23]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_reg[27]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \d_reg[27]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_reg[31]_i_3__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \d_reg[31]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_reg[3]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \d_reg[3]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_reg[7]_i_12\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \d_reg[7]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_reg[7]_i_3__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \d_reg[7]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \i_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \i_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \i_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \i_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \j_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \j_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \j_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \j_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \pixel_y_reg[3]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \pixel_y_reg[3]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \pixel_y_reg[7]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \pixel_y_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \x[0]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \x[1]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \x[2]_i_1__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \x[3]_i_1__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \x[5]_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \x[6]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \x[7]_i_2__1\ : label is "soft_lutpair22";
  attribute ADDER_THRESHOLD of \y_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \y_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \y_reg[7]_i_11\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \y_reg[7]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \y_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \y_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \y_reg[7]_i_20\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \y_reg[7]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \y_reg[7]_i_29\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \y_reg[7]_i_29\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \y_reg[7]_i_3\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \y_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(0) <= \^q\(0);
  acc_finish_vec_5 <= \^acc_finish_vec_5\;
  \i_reg[7]_0\(7 downto 0) <= \^i_reg[7]_0\(7 downto 0);
  \j_reg[7]_0\(7 downto 0) <= \^j_reg[7]_0\(7 downto 0);
  \x_reg[7]_0\(7 downto 0) <= \^x_reg[7]_0\(7 downto 0);
  \y_reg[7]_0\(7 downto 0) <= \^y_reg[7]_0\(7 downto 0);
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0FE"
    )
        port map (
      I0 => \y_reg[0]_0\(0),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => state(0),
      O => \state__0\(0)
    );
\FSM_sequential_state[1]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_reg[7]_0\(2),
      I1 => \^y_reg[7]_0\(2),
      I2 => \^x_reg[7]_0\(3),
      I3 => \^y_reg[7]_0\(3),
      O => \FSM_sequential_state[1]_i_10__0_n_0\
    );
\FSM_sequential_state[1]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_reg[7]_0\(0),
      I1 => \^y_reg[7]_0\(0),
      I2 => \^x_reg[7]_0\(1),
      I3 => \^y_reg[7]_0\(1),
      O => \FSM_sequential_state[1]_i_11__0_n_0\
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C500F00FC500F0"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_0\(0),
      I2 => state(1),
      I3 => \^q\(0),
      I4 => state(0),
      I5 => \FSM_sequential_state_reg[1]_0\(0),
      O => \state__0\(1)
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x_reg[7]_0\(6),
      I1 => \^y_reg[7]_0\(6),
      I2 => \^y_reg[7]_0\(7),
      I3 => \^x_reg[7]_0\(7),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[1]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x_reg[7]_0\(4),
      I1 => \^y_reg[7]_0\(4),
      I2 => \^y_reg[7]_0\(5),
      I3 => \^x_reg[7]_0\(5),
      O => \FSM_sequential_state[1]_i_5__0_n_0\
    );
\FSM_sequential_state[1]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x_reg[7]_0\(2),
      I1 => \^y_reg[7]_0\(2),
      I2 => \^y_reg[7]_0\(3),
      I3 => \^x_reg[7]_0\(3),
      O => \FSM_sequential_state[1]_i_6__0_n_0\
    );
\FSM_sequential_state[1]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x_reg[7]_0\(0),
      I1 => \^y_reg[7]_0\(0),
      I2 => \^y_reg[7]_0\(1),
      I3 => \^x_reg[7]_0\(1),
      O => \FSM_sequential_state[1]_i_7__0_n_0\
    );
\FSM_sequential_state[1]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_reg[7]_0\(6),
      I1 => \^y_reg[7]_0\(6),
      I2 => \^x_reg[7]_0\(7),
      I3 => \^y_reg[7]_0\(7),
      O => \FSM_sequential_state[1]_i_8__0_n_0\
    );
\FSM_sequential_state[1]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_reg[7]_0\(4),
      I1 => \^y_reg[7]_0\(4),
      I2 => \^x_reg[7]_0\(5),
      I3 => \^y_reg[7]_0\(5),
      O => \FSM_sequential_state[1]_i_9__0_n_0\
    );
\FSM_sequential_state[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F0"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_0\(0),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => state(1),
      O => \FSM_sequential_state[2]_i_1__1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \state__0\(0),
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \state__0\(1),
      Q => state(1)
    );
\FSM_sequential_state_reg[1]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_state_reg[1]_i_2__0_n_0\,
      CO(2) => \FSM_sequential_state_reg[1]_i_2__0_n_1\,
      CO(1) => \FSM_sequential_state_reg[1]_i_2__0_n_2\,
      CO(0) => \FSM_sequential_state_reg[1]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_state[1]_i_4_n_0\,
      DI(2) => \FSM_sequential_state[1]_i_5__0_n_0\,
      DI(1) => \FSM_sequential_state[1]_i_6__0_n_0\,
      DI(0) => \FSM_sequential_state[1]_i_7__0_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[1]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[1]_i_8__0_n_0\,
      S(2) => \FSM_sequential_state[1]_i_9__0_n_0\,
      S(1) => \FSM_sequential_state[1]_i_10__0_n_0\,
      S(0) => \FSM_sequential_state[1]_i_11__0_n_0\
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_sequential_state[2]_i_1__1_n_0\,
      Q => \^q\(0)
    );
\d[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(0),
      I1 => in17(0),
      O => \^d\(0)
    );
\d[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(10),
      O => \^d\(10)
    );
\d[11]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \d[11]_i_6__0_n_0\,
      I1 => \d_reg_n_0_[8]\,
      I2 => d2(6),
      I3 => \^x_reg[7]_0\(6),
      I4 => sel,
      O => \d[11]_i_10__0_n_0\
    );
\d[11]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d2(7),
      I1 => \^x_reg[7]_0\(7),
      I2 => sel,
      O => p_1_in(12)
    );
\d[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(11),
      O => \^d\(11)
    );
\d[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \d_reg_n_0_[10]\,
      I1 => sel,
      I2 => \^x_reg[7]_0\(7),
      I3 => d2(7),
      O => \d[11]_i_3_n_0\
    );
\d[11]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \d_reg_n_0_[9]\,
      I1 => sel,
      I2 => \^x_reg[7]_0\(7),
      I3 => d2(7),
      O => \d[11]_i_4__0_n_0\
    );
\d[11]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \d_reg_n_0_[8]\,
      I1 => sel,
      I2 => \^x_reg[7]_0\(6),
      I3 => d2(6),
      O => \d[11]_i_5__0_n_0\
    );
\d[11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \d_reg_n_0_[7]\,
      I1 => sel,
      I2 => \^x_reg[7]_0\(5),
      I3 => d2(5),
      O => \d[11]_i_6__0_n_0\
    );
\d[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9C9C99CC"
    )
        port map (
      I0 => \d_reg_n_0_[10]\,
      I1 => \d_reg_n_0_[11]\,
      I2 => d2(7),
      I3 => \^x_reg[7]_0\(7),
      I4 => sel,
      O => \d[11]_i_7_n_0\
    );
\d[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9C9C99CC"
    )
        port map (
      I0 => \d_reg_n_0_[9]\,
      I1 => \d_reg_n_0_[10]\,
      I2 => d2(7),
      I3 => \^x_reg[7]_0\(7),
      I4 => sel,
      O => \d[11]_i_8_n_0\
    );
\d[11]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC0053FF53FFAC00"
    )
        port map (
      I0 => d2(6),
      I1 => \^x_reg[7]_0\(6),
      I2 => sel,
      I3 => \d_reg_n_0_[8]\,
      I4 => \d_reg_n_0_[9]\,
      I5 => p_1_in(12),
      O => \d[11]_i_9__0_n_0\
    );
\d[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(12),
      O => \^d\(12)
    );
\d[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(13),
      O => \^d\(13)
    );
\d[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(14),
      O => \^d\(14)
    );
\d[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x_reg[7]_0\(7),
      I1 => \^y_reg[7]_0\(7),
      O => \d[15]_i_10_n_0\
    );
\d[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x_reg[7]_0\(6),
      I1 => \^y_reg[7]_0\(6),
      O => \d[15]_i_11_n_0\
    );
\d[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x_reg[7]_0\(5),
      I1 => \^y_reg[7]_0\(5),
      O => \d[15]_i_12_n_0\
    );
\d[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x_reg[7]_0\(4),
      I1 => \^y_reg[7]_0\(4),
      O => \d[15]_i_13_n_0\
    );
\d[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(15),
      O => \^d\(15)
    );
\d[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABEF"
    )
        port map (
      I0 => \d_reg_n_0_[12]\,
      I1 => sel,
      I2 => \^x_reg[7]_0\(7),
      I3 => d2(7),
      O => \d[15]_i_3_n_0\
    );
\d[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => sel,
      I1 => \^x_reg[7]_0\(7),
      I2 => d2(7),
      I3 => \d_reg_n_0_[12]\,
      O => \d[15]_i_4_n_0\
    );
\d[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[14]\,
      I1 => \d_reg_n_0_[15]\,
      O => \d[15]_i_5__0_n_0\
    );
\d[15]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[13]\,
      I1 => \d_reg_n_0_[14]\,
      O => \d[15]_i_6__0_n_0\
    );
\d[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5300AC"
    )
        port map (
      I0 => d2(7),
      I1 => \^x_reg[7]_0\(7),
      I2 => sel,
      I3 => \d_reg_n_0_[12]\,
      I4 => \d_reg_n_0_[13]\,
      O => \d[15]_i_7_n_0\
    );
\d[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA665A"
    )
        port map (
      I0 => \d_reg_n_0_[12]\,
      I1 => d2(7),
      I2 => \^x_reg[7]_0\(7),
      I3 => sel,
      I4 => \d_reg_n_0_[11]\,
      O => \d[15]_i_8_n_0\
    );
\d[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(16),
      O => \^d\(16)
    );
\d[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(17),
      O => \^d\(17)
    );
\d[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(18),
      O => \^d\(18)
    );
\d[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(19),
      O => \^d\(19)
    );
\d[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[18]\,
      I1 => \d_reg_n_0_[19]\,
      O => \d[19]_i_3_n_0\
    );
\d[19]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[17]\,
      I1 => \d_reg_n_0_[18]\,
      O => \d[19]_i_4__0_n_0\
    );
\d[19]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[16]\,
      I1 => \d_reg_n_0_[17]\,
      O => \d[19]_i_5__0_n_0\
    );
\d[19]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[15]\,
      I1 => \d_reg_n_0_[16]\,
      O => \d[19]_i_6__0_n_0\
    );
\d[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B1"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(0),
      I2 => in17(1),
      O => \^d\(1)
    );
\d[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(20),
      O => \^d\(20)
    );
\d[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(21),
      O => \^d\(21)
    );
\d[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(22),
      O => \^d\(22)
    );
\d[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(23),
      O => \^d\(23)
    );
\d[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[22]\,
      I1 => \d_reg_n_0_[23]\,
      O => \d[23]_i_3_n_0\
    );
\d[23]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[21]\,
      I1 => \d_reg_n_0_[22]\,
      O => \d[23]_i_4__0_n_0\
    );
\d[23]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[20]\,
      I1 => \d_reg_n_0_[21]\,
      O => \d[23]_i_5__0_n_0\
    );
\d[23]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[19]\,
      I1 => \d_reg_n_0_[20]\,
      O => \d[23]_i_6__0_n_0\
    );
\d[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(24),
      O => \^d\(24)
    );
\d[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(25),
      O => \^d\(25)
    );
\d[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(26),
      O => \^d\(26)
    );
\d[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(27),
      O => \^d\(27)
    );
\d[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[26]\,
      I1 => \d_reg_n_0_[27]\,
      O => \d[27]_i_3_n_0\
    );
\d[27]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[25]\,
      I1 => \d_reg_n_0_[26]\,
      O => \d[27]_i_4__0_n_0\
    );
\d[27]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[24]\,
      I1 => \d_reg_n_0_[25]\,
      O => \d[27]_i_5__0_n_0\
    );
\d[27]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[23]\,
      I1 => \d_reg_n_0_[24]\,
      O => \d[27]_i_6__0_n_0\
    );
\d[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(28),
      O => \^d\(28)
    );
\d[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(29),
      O => \^d\(29)
    );
\d[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(1),
      I2 => in17(2),
      O => \^d\(2)
    );
\d[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(30),
      O => \^d\(30)
    );
\d[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(31),
      O => \^d\(31)
    );
\d[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[30]\,
      I1 => \d_reg_n_0_[31]\,
      O => \d[31]_i_4_n_0\
    );
\d[31]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[29]\,
      I1 => \d_reg_n_0_[30]\,
      O => \d[31]_i_5__0_n_0\
    );
\d[31]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[28]\,
      I1 => \d_reg_n_0_[29]\,
      O => \d[31]_i_6__0_n_0\
    );
\d[31]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_reg_n_0_[27]\,
      I1 => \d_reg_n_0_[28]\,
      O => \d[31]_i_7__0_n_0\
    );
\d[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE14"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(2),
      I2 => x2_wire(1),
      I3 => in17(3),
      O => \^d\(3)
    );
\d[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C35A"
    )
        port map (
      I0 => \^x_reg[7]_0\(1),
      I1 => d2(1),
      I2 => \d_reg_n_0_[3]\,
      I3 => sel,
      O => \d[3]_i_3_n_0\
    );
\d[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel,
      I1 => \d_reg_n_0_[2]\,
      O => \d[3]_i_4_n_0\
    );
\d[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5995A"
    )
        port map (
      I0 => \d_reg_n_0_[3]\,
      I1 => d2(1),
      I2 => \^x_reg[7]_0\(1),
      I3 => sel,
      I4 => \d_reg_n_0_[2]\,
      O => \d[3]_i_5_n_0\
    );
\d[3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"65A9"
    )
        port map (
      I0 => \d_reg_n_0_[2]\,
      I1 => sel,
      I2 => \^x_reg[7]_0\(0),
      I3 => d2(0),
      O => \d[3]_i_6__0_n_0\
    );
\d[3]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[1]\,
      O => \d[3]_i_7__0_n_0\
    );
\d[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB41"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(5),
      I2 => \d_reg[6]_0\,
      I3 => in17(6),
      O => \^d\(6)
    );
\d[7]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \d[7]_i_6__0_n_0\,
      I1 => \d_reg_n_0_[5]\,
      I2 => d2(3),
      I3 => \^x_reg[7]_0\(3),
      I4 => sel,
      O => \d[7]_i_10__0_n_0\
    );
\d[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11EE11E87877878"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \d_reg_n_0_[3]\,
      I2 => \d_reg_n_0_[4]\,
      I3 => d2(2),
      I4 => \^x_reg[7]_0\(2),
      I5 => sel,
      O => \d[7]_i_11__0_n_0\
    );
\d[7]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d2(1),
      I1 => \^x_reg[7]_0\(1),
      I2 => sel,
      O => p_1_in(3)
    );
\d[7]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x_reg[7]_0\(3),
      I1 => \^y_reg[7]_0\(3),
      O => \d[7]_i_14__0_n_0\
    );
\d[7]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x_reg[7]_0\(2),
      I1 => \^y_reg[7]_0\(2),
      O => \d[7]_i_15__0_n_0\
    );
\d[7]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x_reg[7]_0\(1),
      I1 => \^y_reg[7]_0\(1),
      O => \d[7]_i_16__0_n_0\
    );
\d[7]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x_reg[7]_0\(0),
      I1 => \^y_reg[7]_0\(0),
      O => \d[7]_i_17__0_n_0\
    );
\d[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB41"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(6),
      I2 => \d_reg[7]_0\,
      I3 => in17(7),
      O => \^d\(7)
    );
\d[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \d_reg_n_0_[6]\,
      I1 => sel,
      I2 => \^x_reg[7]_0\(4),
      I3 => d2(4),
      O => \d[7]_i_4__0_n_0\
    );
\d[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \d_reg_n_0_[5]\,
      I1 => sel,
      I2 => \^x_reg[7]_0\(3),
      I3 => d2(3),
      O => \d[7]_i_5__0_n_0\
    );
\d[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \d_reg_n_0_[4]\,
      I1 => sel,
      I2 => \^x_reg[7]_0\(2),
      I3 => d2(2),
      O => \d[7]_i_6__0_n_0\
    );
\d[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECA8"
    )
        port map (
      I0 => \d_reg_n_0_[3]\,
      I1 => sel,
      I2 => \^x_reg[7]_0\(1),
      I3 => d2(1),
      O => \d[7]_i_7__0_n_0\
    );
\d[7]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \d[7]_i_4__0_n_0\,
      I1 => \d_reg_n_0_[7]\,
      I2 => d2(5),
      I3 => \^x_reg[7]_0\(5),
      I4 => sel,
      O => \d[7]_i_8__0_n_0\
    );
\d[7]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \d[7]_i_5__0_n_0\,
      I1 => \d_reg_n_0_[6]\,
      I2 => d2(4),
      I3 => \^x_reg[7]_0\(4),
      I4 => sel,
      O => \d[7]_i_9__0_n_0\
    );
\d[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB41"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(8),
      O => \^d\(8)
    );
\d[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => x2_wire(7),
      I2 => \d_reg[31]_0\,
      I3 => in17(9),
      O => \^d\(9)
    );
\d_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(0),
      Q => \d_reg_n_0_[0]\
    );
\d_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(10),
      Q => \d_reg_n_0_[10]\
    );
\d_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(11),
      Q => \d_reg_n_0_[11]\
    );
\d_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[7]_i_3__0_n_0\,
      CO(3) => \d_reg[11]_i_2__0_n_0\,
      CO(2) => \d_reg[11]_i_2__0_n_1\,
      CO(1) => \d_reg[11]_i_2__0_n_2\,
      CO(0) => \d_reg[11]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \d[11]_i_3_n_0\,
      DI(2) => \d[11]_i_4__0_n_0\,
      DI(1) => \d[11]_i_5__0_n_0\,
      DI(0) => \d[11]_i_6__0_n_0\,
      O(3 downto 0) => in17(11 downto 8),
      S(3) => \d[11]_i_7_n_0\,
      S(2) => \d[11]_i_8_n_0\,
      S(1) => \d[11]_i_9__0_n_0\,
      S(0) => \d[11]_i_10__0_n_0\
    );
\d_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(12),
      Q => \d_reg_n_0_[12]\
    );
\d_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(13),
      Q => \d_reg_n_0_[13]\
    );
\d_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(14),
      Q => \d_reg_n_0_[14]\
    );
\d_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(15),
      Q => \d_reg_n_0_[15]\
    );
\d_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[11]_i_2__0_n_0\,
      CO(3) => \d_reg[15]_i_2__0_n_0\,
      CO(2) => \d_reg[15]_i_2__0_n_1\,
      CO(1) => \d_reg[15]_i_2__0_n_2\,
      CO(0) => \d_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \d_reg_n_0_[14]\,
      DI(2) => \d_reg_n_0_[13]\,
      DI(1) => \d[15]_i_3_n_0\,
      DI(0) => \d[15]_i_4_n_0\,
      O(3 downto 0) => in17(15 downto 12),
      S(3) => \d[15]_i_5__0_n_0\,
      S(2) => \d[15]_i_6__0_n_0\,
      S(1) => \d[15]_i_7_n_0\,
      S(0) => \d[15]_i_8_n_0\
    );
\d_reg[15]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[7]_i_12_n_0\,
      CO(3) => \NLW_d_reg[15]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \d_reg[15]_i_9_n_1\,
      CO(1) => \d_reg[15]_i_9_n_2\,
      CO(0) => \d_reg[15]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^x_reg[7]_0\(6 downto 4),
      O(3 downto 0) => d2(7 downto 4),
      S(3) => \d[15]_i_10_n_0\,
      S(2) => \d[15]_i_11_n_0\,
      S(1) => \d[15]_i_12_n_0\,
      S(0) => \d[15]_i_13_n_0\
    );
\d_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(16),
      Q => \d_reg_n_0_[16]\
    );
\d_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(17),
      Q => \d_reg_n_0_[17]\
    );
\d_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(18),
      Q => \d_reg_n_0_[18]\
    );
\d_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(19),
      Q => \d_reg_n_0_[19]\
    );
\d_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[15]_i_2__0_n_0\,
      CO(3) => \d_reg[19]_i_2__0_n_0\,
      CO(2) => \d_reg[19]_i_2__0_n_1\,
      CO(1) => \d_reg[19]_i_2__0_n_2\,
      CO(0) => \d_reg[19]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \d_reg_n_0_[18]\,
      DI(2) => \d_reg_n_0_[17]\,
      DI(1) => \d_reg_n_0_[16]\,
      DI(0) => \d_reg_n_0_[15]\,
      O(3 downto 0) => in17(19 downto 16),
      S(3) => \d[19]_i_3_n_0\,
      S(2) => \d[19]_i_4__0_n_0\,
      S(1) => \d[19]_i_5__0_n_0\,
      S(0) => \d[19]_i_6__0_n_0\
    );
\d_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(1),
      Q => \d_reg_n_0_[1]\
    );
\d_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(20),
      Q => \d_reg_n_0_[20]\
    );
\d_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(21),
      Q => \d_reg_n_0_[21]\
    );
\d_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(22),
      Q => \d_reg_n_0_[22]\
    );
\d_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(23),
      Q => \d_reg_n_0_[23]\
    );
\d_reg[23]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[19]_i_2__0_n_0\,
      CO(3) => \d_reg[23]_i_2__0_n_0\,
      CO(2) => \d_reg[23]_i_2__0_n_1\,
      CO(1) => \d_reg[23]_i_2__0_n_2\,
      CO(0) => \d_reg[23]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \d_reg_n_0_[22]\,
      DI(2) => \d_reg_n_0_[21]\,
      DI(1) => \d_reg_n_0_[20]\,
      DI(0) => \d_reg_n_0_[19]\,
      O(3 downto 0) => in17(23 downto 20),
      S(3) => \d[23]_i_3_n_0\,
      S(2) => \d[23]_i_4__0_n_0\,
      S(1) => \d[23]_i_5__0_n_0\,
      S(0) => \d[23]_i_6__0_n_0\
    );
\d_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(24),
      Q => \d_reg_n_0_[24]\
    );
\d_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(25),
      Q => \d_reg_n_0_[25]\
    );
\d_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(26),
      Q => \d_reg_n_0_[26]\
    );
\d_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(27),
      Q => \d_reg_n_0_[27]\
    );
\d_reg[27]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[23]_i_2__0_n_0\,
      CO(3) => \d_reg[27]_i_2__0_n_0\,
      CO(2) => \d_reg[27]_i_2__0_n_1\,
      CO(1) => \d_reg[27]_i_2__0_n_2\,
      CO(0) => \d_reg[27]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \d_reg_n_0_[26]\,
      DI(2) => \d_reg_n_0_[25]\,
      DI(1) => \d_reg_n_0_[24]\,
      DI(0) => \d_reg_n_0_[23]\,
      O(3 downto 0) => in17(27 downto 24),
      S(3) => \d[27]_i_3_n_0\,
      S(2) => \d[27]_i_4__0_n_0\,
      S(1) => \d[27]_i_5__0_n_0\,
      S(0) => \d[27]_i_6__0_n_0\
    );
\d_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(28),
      Q => \d_reg_n_0_[28]\
    );
\d_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(29),
      Q => \d_reg_n_0_[29]\
    );
\d_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(2),
      Q => \d_reg_n_0_[2]\
    );
\d_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(30),
      Q => \d_reg_n_0_[30]\
    );
\d_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(31),
      Q => \d_reg_n_0_[31]\
    );
\d_reg[31]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[27]_i_2__0_n_0\,
      CO(3) => \NLW_d_reg[31]_i_3__0_CO_UNCONNECTED\(3),
      CO(2) => \d_reg[31]_i_3__0_n_1\,
      CO(1) => \d_reg[31]_i_3__0_n_2\,
      CO(0) => \d_reg[31]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \d_reg_n_0_[29]\,
      DI(1) => \d_reg_n_0_[28]\,
      DI(0) => \d_reg_n_0_[27]\,
      O(3 downto 0) => in17(31 downto 28),
      S(3) => \d[31]_i_4_n_0\,
      S(2) => \d[31]_i_5__0_n_0\,
      S(1) => \d[31]_i_6__0_n_0\,
      S(0) => \d[31]_i_7__0_n_0\
    );
\d_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(3),
      Q => \d_reg_n_0_[3]\
    );
\d_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_reg[3]_i_2__0_n_0\,
      CO(2) => \d_reg[3]_i_2__0_n_1\,
      CO(1) => \d_reg[3]_i_2__0_n_2\,
      CO(0) => \d_reg[3]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \d[3]_i_3_n_0\,
      DI(2) => \d[3]_i_4_n_0\,
      DI(1) => \d_reg_n_0_[1]\,
      DI(0) => '0',
      O(3 downto 0) => in17(3 downto 0),
      S(3) => \d[3]_i_5_n_0\,
      S(2) => \d[3]_i_6__0_n_0\,
      S(1) => \d[3]_i_7__0_n_0\,
      S(0) => \d_reg_n_0_[0]\
    );
\d_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => D(0),
      Q => \d_reg_n_0_[4]\
    );
\d_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => D(1),
      Q => \d_reg_n_0_[5]\
    );
\d_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(6),
      Q => \d_reg_n_0_[6]\
    );
\d_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(7),
      Q => \d_reg_n_0_[7]\
    );
\d_reg[7]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_reg[7]_i_12_n_0\,
      CO(2) => \d_reg[7]_i_12_n_1\,
      CO(1) => \d_reg[7]_i_12_n_2\,
      CO(0) => \d_reg[7]_i_12_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^x_reg[7]_0\(3 downto 0),
      O(3 downto 0) => d2(3 downto 0),
      S(3) => \d[7]_i_14__0_n_0\,
      S(2) => \d[7]_i_15__0_n_0\,
      S(1) => \d[7]_i_16__0_n_0\,
      S(0) => \d[7]_i_17__0_n_0\
    );
\d_reg[7]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[3]_i_2__0_n_0\,
      CO(3) => \d_reg[7]_i_3__0_n_0\,
      CO(2) => \d_reg[7]_i_3__0_n_1\,
      CO(1) => \d_reg[7]_i_3__0_n_2\,
      CO(0) => \d_reg[7]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \d[7]_i_4__0_n_0\,
      DI(2) => \d[7]_i_5__0_n_0\,
      DI(1) => \d[7]_i_6__0_n_0\,
      DI(0) => \d[7]_i_7__0_n_0\,
      O(3 downto 2) => in17(7 downto 6),
      O(1 downto 0) => \d_reg[1]_0\(1 downto 0),
      S(3) => \d[7]_i_8__0_n_0\,
      S(2) => \d[7]_i_9__0_n_0\,
      S(1) => \d[7]_i_10__0_n_0\,
      S(0) => \d[7]_i_11__0_n_0\
    );
\d_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(8),
      Q => \d_reg_n_0_[8]\
    );
\d_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => \^d\(9),
      Q => \d_reg_n_0_[9]\
    );
\finish_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEF11000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => \y_reg[0]_0\(0),
      I3 => state(0),
      I4 => \FSM_sequential_state_reg[1]_i_2__0_n_0\,
      I5 => \^acc_finish_vec_5\,
      O => \finish_i_1__0_n_0\
    );
finish_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \finish_i_1__0_n_0\,
      Q => \^acc_finish_vec_5\
    );
\i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^x_reg[7]_0\(3),
      I1 => state(1),
      O => \i[3]_i_2_n_0\
    );
\i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^x_reg[7]_0\(2),
      I1 => state(1),
      O => \i[3]_i_3_n_0\
    );
\i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^x_reg[7]_0\(1),
      I1 => state(1),
      O => \i[3]_i_4_n_0\
    );
\i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^x_reg[7]_0\(0),
      I1 => state(1),
      O => \i[3]_i_5_n_0\
    );
\i[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^x_reg[7]_0\(3),
      I1 => \^q\(0),
      I2 => \^i_reg[7]_0\(3),
      I3 => x1_wire(3),
      I4 => state(1),
      O => \i[3]_i_6_n_0\
    );
\i[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^x_reg[7]_0\(2),
      I1 => \^q\(0),
      I2 => \^i_reg[7]_0\(2),
      I3 => x1_wire(2),
      I4 => state(1),
      O => \i[3]_i_7_n_0\
    );
\i[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^x_reg[7]_0\(1),
      I1 => \^q\(0),
      I2 => \^i_reg[7]_0\(1),
      I3 => x1_wire(1),
      I4 => state(1),
      O => \i[3]_i_8_n_0\
    );
\i[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^x_reg[7]_0\(0),
      I1 => \^q\(0),
      I2 => \^i_reg[7]_0\(0),
      I3 => x1_wire(0),
      I4 => state(1),
      O => \i[3]_i_9_n_0\
    );
\i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \FSM_sequential_state_reg[2]_0\(0),
      I3 => \^q\(0),
      I4 => rst,
      O => \i[7]_i_1_n_0\
    );
\i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^x_reg[7]_0\(6),
      I1 => state(1),
      O => \i[7]_i_3_n_0\
    );
\i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^x_reg[7]_0\(5),
      I1 => state(1),
      O => \i[7]_i_4_n_0\
    );
\i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^x_reg[7]_0\(4),
      I1 => state(1),
      O => \i[7]_i_5_n_0\
    );
\i[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^x_reg[7]_0\(7),
      I1 => \^q\(0),
      I2 => \^i_reg[7]_0\(7),
      I3 => x1_wire(7),
      I4 => state(1),
      O => \i[7]_i_6_n_0\
    );
\i[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^x_reg[7]_0\(6),
      I1 => \^q\(0),
      I2 => \^i_reg[7]_0\(6),
      I3 => x1_wire(6),
      I4 => state(1),
      O => \i[7]_i_7_n_0\
    );
\i[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^x_reg[7]_0\(5),
      I1 => \^q\(0),
      I2 => \^i_reg[7]_0\(5),
      I3 => x1_wire(5),
      I4 => state(1),
      O => \i[7]_i_8_n_0\
    );
\i[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^x_reg[7]_0\(4),
      I1 => \^q\(0),
      I2 => \^i_reg[7]_0\(4),
      I3 => x1_wire(4),
      I4 => state(1),
      O => \i[7]_i_9_n_0\
    );
\i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \i[7]_i_1_n_0\,
      D => \i__0\(0),
      Q => \^i_reg[7]_0\(0),
      R => '0'
    );
\i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \i[7]_i_1_n_0\,
      D => \i__0\(1),
      Q => \^i_reg[7]_0\(1),
      R => '0'
    );
\i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \i[7]_i_1_n_0\,
      D => \i__0\(2),
      Q => \^i_reg[7]_0\(2),
      R => '0'
    );
\i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \i[7]_i_1_n_0\,
      D => \i__0\(3),
      Q => \^i_reg[7]_0\(3),
      R => '0'
    );
\i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_reg[3]_i_1_n_0\,
      CO(2) => \i_reg[3]_i_1_n_1\,
      CO(1) => \i_reg[3]_i_1_n_2\,
      CO(0) => \i_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \i[3]_i_2_n_0\,
      DI(2) => \i[3]_i_3_n_0\,
      DI(1) => \i[3]_i_4_n_0\,
      DI(0) => \i[3]_i_5_n_0\,
      O(3 downto 0) => \i__0\(3 downto 0),
      S(3) => \i[3]_i_6_n_0\,
      S(2) => \i[3]_i_7_n_0\,
      S(1) => \i[3]_i_8_n_0\,
      S(0) => \i[3]_i_9_n_0\
    );
\i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \i[7]_i_1_n_0\,
      D => \i__0\(4),
      Q => \^i_reg[7]_0\(4),
      R => '0'
    );
\i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \i[7]_i_1_n_0\,
      D => \i__0\(5),
      Q => \^i_reg[7]_0\(5),
      R => '0'
    );
\i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \i[7]_i_1_n_0\,
      D => \i__0\(6),
      Q => \^i_reg[7]_0\(6),
      R => '0'
    );
\i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \i[7]_i_1_n_0\,
      D => \i__0\(7),
      Q => \^i_reg[7]_0\(7),
      R => '0'
    );
\i_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[3]_i_1_n_0\,
      CO(3) => \NLW_i_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \i_reg[7]_i_2_n_1\,
      CO(1) => \i_reg[7]_i_2_n_2\,
      CO(0) => \i_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i[7]_i_3_n_0\,
      DI(1) => \i[7]_i_4_n_0\,
      DI(0) => \i[7]_i_5_n_0\,
      O(3 downto 0) => \i__0\(7 downto 4),
      S(3) => \i[7]_i_6_n_0\,
      S(2) => \i[7]_i_7_n_0\,
      S(1) => \i[7]_i_8_n_0\,
      S(0) => \i[7]_i_9_n_0\
    );
\j[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[7]_0\(3),
      I1 => \^q\(0),
      O => \j[3]_i_2_n_0\
    );
\j[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[7]_0\(2),
      I1 => \^q\(0),
      O => \j[3]_i_3_n_0\
    );
\j[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[7]_0\(1),
      I1 => \^q\(0),
      O => \j[3]_i_4_n_0\
    );
\j[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[7]_0\(0),
      I1 => \^q\(0),
      O => \j[3]_i_5_n_0\
    );
\j[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^y_reg[7]_0\(3),
      I1 => state(1),
      I2 => \^j_reg[7]_0\(3),
      I3 => x1_wire(3),
      I4 => \^q\(0),
      O => \j[3]_i_6_n_0\
    );
\j[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^y_reg[7]_0\(2),
      I1 => state(1),
      I2 => \^j_reg[7]_0\(2),
      I3 => x1_wire(2),
      I4 => \^q\(0),
      O => \j[3]_i_7_n_0\
    );
\j[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^y_reg[7]_0\(1),
      I1 => state(1),
      I2 => \^j_reg[7]_0\(1),
      I3 => x1_wire(1),
      I4 => \^q\(0),
      O => \j[3]_i_8_n_0\
    );
\j[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^y_reg[7]_0\(0),
      I1 => state(1),
      I2 => \^j_reg[7]_0\(0),
      I3 => x1_wire(0),
      I4 => \^q\(0),
      O => \j[3]_i_9_n_0\
    );
\j[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A2"
    )
        port map (
      I0 => state(0),
      I1 => \^q\(0),
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => state(1),
      I4 => rst,
      O => \j[7]_i_1_n_0\
    );
\j[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[7]_0\(6),
      I1 => \^q\(0),
      O => \j[7]_i_3_n_0\
    );
\j[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[7]_0\(5),
      I1 => \^q\(0),
      O => \j[7]_i_4_n_0\
    );
\j[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[7]_0\(4),
      I1 => \^q\(0),
      O => \j[7]_i_5_n_0\
    );
\j[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^y_reg[7]_0\(7),
      I1 => state(1),
      I2 => \^j_reg[7]_0\(7),
      I3 => x1_wire(7),
      I4 => \^q\(0),
      O => \j[7]_i_6_n_0\
    );
\j[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^y_reg[7]_0\(6),
      I1 => state(1),
      I2 => \^j_reg[7]_0\(6),
      I3 => x1_wire(6),
      I4 => \^q\(0),
      O => \j[7]_i_7_n_0\
    );
\j[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^y_reg[7]_0\(5),
      I1 => state(1),
      I2 => \^j_reg[7]_0\(5),
      I3 => x1_wire(5),
      I4 => \^q\(0),
      O => \j[7]_i_8_n_0\
    );
\j[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30306655"
    )
        port map (
      I0 => \^y_reg[7]_0\(4),
      I1 => state(1),
      I2 => \^j_reg[7]_0\(4),
      I3 => x1_wire(4),
      I4 => \^q\(0),
      O => \j[7]_i_9_n_0\
    );
\j_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \j[7]_i_1_n_0\,
      D => \j__0\(0),
      Q => \^j_reg[7]_0\(0),
      R => '0'
    );
\j_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \j[7]_i_1_n_0\,
      D => \j__0\(1),
      Q => \^j_reg[7]_0\(1),
      R => '0'
    );
\j_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \j[7]_i_1_n_0\,
      D => \j__0\(2),
      Q => \^j_reg[7]_0\(2),
      R => '0'
    );
\j_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \j[7]_i_1_n_0\,
      D => \j__0\(3),
      Q => \^j_reg[7]_0\(3),
      R => '0'
    );
\j_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_reg[3]_i_1_n_0\,
      CO(2) => \j_reg[3]_i_1_n_1\,
      CO(1) => \j_reg[3]_i_1_n_2\,
      CO(0) => \j_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \j[3]_i_2_n_0\,
      DI(2) => \j[3]_i_3_n_0\,
      DI(1) => \j[3]_i_4_n_0\,
      DI(0) => \j[3]_i_5_n_0\,
      O(3 downto 0) => \j__0\(3 downto 0),
      S(3) => \j[3]_i_6_n_0\,
      S(2) => \j[3]_i_7_n_0\,
      S(1) => \j[3]_i_8_n_0\,
      S(0) => \j[3]_i_9_n_0\
    );
\j_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \j[7]_i_1_n_0\,
      D => \j__0\(4),
      Q => \^j_reg[7]_0\(4),
      R => '0'
    );
\j_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \j[7]_i_1_n_0\,
      D => \j__0\(5),
      Q => \^j_reg[7]_0\(5),
      R => '0'
    );
\j_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \j[7]_i_1_n_0\,
      D => \j__0\(6),
      Q => \^j_reg[7]_0\(6),
      R => '0'
    );
\j_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \j[7]_i_1_n_0\,
      D => \j__0\(7),
      Q => \^j_reg[7]_0\(7),
      R => '0'
    );
\j_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg[3]_i_1_n_0\,
      CO(3) => \NLW_j_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \j_reg[7]_i_2_n_1\,
      CO(1) => \j_reg[7]_i_2_n_2\,
      CO(0) => \j_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \j[7]_i_3_n_0\,
      DI(1) => \j[7]_i_4_n_0\,
      DI(0) => \j[7]_i_5_n_0\,
      O(3 downto 0) => \j__0\(7 downto 4),
      S(3) => \j[7]_i_6_n_0\,
      S(2) => \j[7]_i_7_n_0\,
      S(1) => \j[7]_i_8_n_0\,
      S(0) => \j[7]_i_9_n_0\
    );
\pixel_x[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => \^i_reg[7]_0\(0),
      I1 => \^q\(0),
      I2 => \^j_reg[7]_0\(0),
      I3 => state(1),
      O => \pixel_x[0]_i_1_n_0\
    );
\pixel_x[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => \^i_reg[7]_0\(1),
      I1 => \^q\(0),
      I2 => \^j_reg[7]_0\(1),
      I3 => state(1),
      O => \pixel_x[1]_i_1_n_0\
    );
\pixel_x[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => \^i_reg[7]_0\(2),
      I1 => \^q\(0),
      I2 => \^j_reg[7]_0\(2),
      I3 => state(1),
      O => \pixel_x[2]_i_1_n_0\
    );
\pixel_x[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => \^i_reg[7]_0\(3),
      I1 => \^q\(0),
      I2 => \^j_reg[7]_0\(3),
      I3 => state(1),
      O => \pixel_x[3]_i_1_n_0\
    );
\pixel_x[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => \^i_reg[7]_0\(4),
      I1 => \^q\(0),
      I2 => \^j_reg[7]_0\(4),
      I3 => state(1),
      O => \pixel_x[4]_i_1_n_0\
    );
\pixel_x[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => \^i_reg[7]_0\(5),
      I1 => \^q\(0),
      I2 => \^j_reg[7]_0\(5),
      I3 => state(1),
      O => \pixel_x[5]_i_1_n_0\
    );
\pixel_x[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => \^i_reg[7]_0\(6),
      I1 => \^q\(0),
      I2 => \^j_reg[7]_0\(6),
      I3 => state(1),
      O => \pixel_x[6]_i_1_n_0\
    );
\pixel_x[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => rst,
      O => \pixel_x[7]_i_1__1_n_0\
    );
\pixel_x[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => \^i_reg[7]_0\(7),
      I1 => \^q\(0),
      I2 => \^j_reg[7]_0\(7),
      I3 => state(1),
      O => \pixel_x[7]_i_2_n_0\
    );
\pixel_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_x[0]_i_1_n_0\,
      Q => \pixel_x_reg[7]_0\(0),
      R => '0'
    );
\pixel_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_x[1]_i_1_n_0\,
      Q => \pixel_x_reg[7]_0\(1),
      R => '0'
    );
\pixel_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_x[2]_i_1_n_0\,
      Q => \pixel_x_reg[7]_0\(2),
      R => '0'
    );
\pixel_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_x[3]_i_1_n_0\,
      Q => \pixel_x_reg[7]_0\(3),
      R => '0'
    );
\pixel_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_x[4]_i_1_n_0\,
      Q => \pixel_x_reg[7]_0\(4),
      R => '0'
    );
\pixel_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_x[5]_i_1_n_0\,
      Q => \pixel_x_reg[7]_0\(5),
      R => '0'
    );
\pixel_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_x[6]_i_1_n_0\,
      Q => \pixel_x_reg[7]_0\(6),
      R => '0'
    );
\pixel_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_x[7]_i_2_n_0\,
      Q => \pixel_x_reg[7]_0\(7),
      R => '0'
    );
\pixel_y[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => state(1),
      I1 => \^q\(0),
      I2 => state(0),
      O => \pixel_y[3]_i_2__0_n_0\
    );
\pixel_y[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C93936C6"
    )
        port map (
      I0 => \^y_reg[7]_0\(3),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => \^x_reg[7]_0\(3),
      I4 => y1_wire(3),
      O => \pixel_y[3]_i_3__0_n_0\
    );
\pixel_y[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C93936C6"
    )
        port map (
      I0 => \^y_reg[7]_0\(2),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => \^x_reg[7]_0\(2),
      I4 => y1_wire(2),
      O => \pixel_y[3]_i_4__0_n_0\
    );
\pixel_y[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C93936C6"
    )
        port map (
      I0 => \^y_reg[7]_0\(1),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => \^x_reg[7]_0\(1),
      I4 => y1_wire(1),
      O => \pixel_y[3]_i_5__0_n_0\
    );
\pixel_y[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FCCA0CC"
    )
        port map (
      I0 => state(1),
      I1 => \^y_reg[7]_0\(0),
      I2 => state(0),
      I3 => \^q\(0),
      I4 => \^x_reg[7]_0\(0),
      O => \pixel_y[3]_i_6__0_n_0\
    );
\pixel_y[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C93936C6"
    )
        port map (
      I0 => \^y_reg[7]_0\(7),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => \^x_reg[7]_0\(7),
      I4 => y1_wire(7),
      O => \pixel_y[7]_i_2__0_n_0\
    );
\pixel_y[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C93936C6"
    )
        port map (
      I0 => \^y_reg[7]_0\(6),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => \^x_reg[7]_0\(6),
      I4 => y1_wire(6),
      O => \pixel_y[7]_i_3__0_n_0\
    );
\pixel_y[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C93936C6"
    )
        port map (
      I0 => \^y_reg[7]_0\(5),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => \^x_reg[7]_0\(5),
      I4 => y1_wire(5),
      O => \pixel_y[7]_i_4__0_n_0\
    );
\pixel_y[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C93936C6"
    )
        port map (
      I0 => \^y_reg[7]_0\(4),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => \^x_reg[7]_0\(4),
      I4 => y1_wire(4),
      O => \pixel_y[7]_i_5__0_n_0\
    );
\pixel_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_y_reg[3]_i_1__0_n_7\,
      Q => \pixel_y_reg[7]_0\(0),
      R => '0'
    );
\pixel_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_y_reg[3]_i_1__0_n_6\,
      Q => \pixel_y_reg[7]_0\(1),
      R => '0'
    );
\pixel_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_y_reg[3]_i_1__0_n_5\,
      Q => \pixel_y_reg[7]_0\(2),
      R => '0'
    );
\pixel_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_y_reg[3]_i_1__0_n_4\,
      Q => \pixel_y_reg[7]_0\(3),
      R => '0'
    );
\pixel_y_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_y_reg[3]_i_1__0_n_0\,
      CO(2) => \pixel_y_reg[3]_i_1__0_n_1\,
      CO(1) => \pixel_y_reg[3]_i_1__0_n_2\,
      CO(0) => \pixel_y_reg[3]_i_1__0_n_3\,
      CYINIT => y1_wire(0),
      DI(3 downto 1) => y1_wire(3 downto 1),
      DI(0) => \pixel_y[3]_i_2__0_n_0\,
      O(3) => \pixel_y_reg[3]_i_1__0_n_4\,
      O(2) => \pixel_y_reg[3]_i_1__0_n_5\,
      O(1) => \pixel_y_reg[3]_i_1__0_n_6\,
      O(0) => \pixel_y_reg[3]_i_1__0_n_7\,
      S(3) => \pixel_y[3]_i_3__0_n_0\,
      S(2) => \pixel_y[3]_i_4__0_n_0\,
      S(1) => \pixel_y[3]_i_5__0_n_0\,
      S(0) => \pixel_y[3]_i_6__0_n_0\
    );
\pixel_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_y_reg[7]_i_1__0_n_7\,
      Q => \pixel_y_reg[7]_0\(4),
      R => '0'
    );
\pixel_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_y_reg[7]_i_1__0_n_6\,
      Q => \pixel_y_reg[7]_0\(5),
      R => '0'
    );
\pixel_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_y_reg[7]_i_1__0_n_5\,
      Q => \pixel_y_reg[7]_0\(6),
      R => '0'
    );
\pixel_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1__1_n_0\,
      D => \pixel_y_reg[7]_i_1__0_n_4\,
      Q => \pixel_y_reg[7]_0\(7),
      R => '0'
    );
\pixel_y_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_y_reg[3]_i_1__0_n_0\,
      CO(3) => \NLW_pixel_y_reg[7]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \pixel_y_reg[7]_i_1__0_n_1\,
      CO(1) => \pixel_y_reg[7]_i_1__0_n_2\,
      CO(0) => \pixel_y_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => y1_wire(6 downto 4),
      O(3) => \pixel_y_reg[7]_i_1__0_n_4\,
      O(2) => \pixel_y_reg[7]_i_1__0_n_5\,
      O(1) => \pixel_y_reg[7]_i_1__0_n_6\,
      O(0) => \pixel_y_reg[7]_i_1__0_n_7\,
      S(3) => \pixel_y[7]_i_2__0_n_0\,
      S(2) => \pixel_y[7]_i_3__0_n_0\,
      S(1) => \pixel_y[7]_i_4__0_n_0\,
      S(0) => \pixel_y[7]_i_5__0_n_0\
    );
\x[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^x_reg[7]_0\(0),
      O => x(0)
    );
\x[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^x_reg[7]_0\(0),
      I2 => \^x_reg[7]_0\(1),
      O => x(1)
    );
\x[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^x_reg[7]_0\(0),
      I2 => \^x_reg[7]_0\(1),
      I3 => \^x_reg[7]_0\(2),
      O => x(2)
    );
\x[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^x_reg[7]_0\(1),
      I2 => \^x_reg[7]_0\(0),
      I3 => \^x_reg[7]_0\(2),
      I4 => \^x_reg[7]_0\(3),
      O => x(3)
    );
\x[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \^x_reg[7]_0\(3),
      I1 => \^x_reg[7]_0\(1),
      I2 => \^x_reg[7]_0\(0),
      I3 => \^x_reg[7]_0\(2),
      I4 => \^q\(0),
      I5 => \^x_reg[7]_0\(4),
      O => x(4)
    );
\x[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(0),
      I1 => \x[5]_i_2__1_n_0\,
      I2 => \^x_reg[7]_0\(5),
      O => x(5)
    );
\x[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^x_reg[7]_0\(4),
      I1 => \^x_reg[7]_0\(2),
      I2 => \^x_reg[7]_0\(0),
      I3 => \^x_reg[7]_0\(1),
      I4 => \^x_reg[7]_0\(3),
      O => \x[5]_i_2__1_n_0\
    );
\x[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(0),
      I1 => \x[7]_i_3__1_n_0\,
      I2 => \^x_reg[7]_0\(6),
      O => x(6)
    );
\x[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \y_reg[0]_0\(0),
      I2 => state(1),
      I3 => state(0),
      O => \x[7]_i_1__1_n_0\
    );
\x[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \x[7]_i_3__1_n_0\,
      I2 => \^x_reg[7]_0\(6),
      I3 => \^x_reg[7]_0\(7),
      O => x(7)
    );
\x[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^x_reg[7]_0\(5),
      I1 => \^x_reg[7]_0\(3),
      I2 => \^x_reg[7]_0\(1),
      I3 => \^x_reg[7]_0\(0),
      I4 => \^x_reg[7]_0\(2),
      I5 => \^x_reg[7]_0\(4),
      O => \x[7]_i_3__1_n_0\
    );
\x_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => x(0),
      Q => \^x_reg[7]_0\(0)
    );
\x_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => x(1),
      Q => \^x_reg[7]_0\(1)
    );
\x_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => x(2),
      Q => \^x_reg[7]_0\(2)
    );
\x_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => x(3),
      Q => \^x_reg[7]_0\(3)
    );
\x_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => x(4),
      Q => \^x_reg[7]_0\(4)
    );
\x_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => x(5),
      Q => \^x_reg[7]_0\(5)
    );
\x_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => x(6),
      Q => \^x_reg[7]_0\(6)
    );
\x_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1__1_n_0\,
      CLR => rst,
      D => x(7),
      Q => \^x_reg[7]_0\(7)
    );
\y[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3E02"
    )
        port map (
      I0 => x2_wire(2),
      I1 => state(0),
      I2 => state(1),
      I3 => \^y_reg[7]_0\(2),
      O => \y[3]_i_2__0_n_0\
    );
\y[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3E02"
    )
        port map (
      I0 => x2_wire(1),
      I1 => state(0),
      I2 => state(1),
      I3 => \^y_reg[7]_0\(1),
      O => \y[3]_i_3__0_n_0\
    );
\y[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4D7"
    )
        port map (
      I0 => \^y_reg[7]_0\(1),
      I1 => state(1),
      I2 => state(0),
      I3 => x2_wire(1),
      O => \y[3]_i_4_n_0\
    );
\y[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \^q\(0),
      O => \y[3]_i_5_n_0\
    );
\y[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA5A5CCFFA5A533"
    )
        port map (
      I0 => \^y_reg[7]_0\(2),
      I1 => x2_wire(2),
      I2 => \^y_reg[7]_0\(3),
      I3 => state(1),
      I4 => state(0),
      I5 => x2_wire(3),
      O => \y[3]_i_6_n_0\
    );
\y[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA5A5CCFFA5A533"
    )
        port map (
      I0 => \^y_reg[7]_0\(1),
      I1 => x2_wire(1),
      I2 => \^y_reg[7]_0\(2),
      I3 => state(1),
      I4 => state(0),
      I5 => x2_wire(2),
      O => \y[3]_i_7_n_0\
    );
\y[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222247B8"
    )
        port map (
      I0 => \^y_reg[7]_0\(1),
      I1 => state(0),
      I2 => x2_wire(1),
      I3 => \^q\(0),
      I4 => state(1),
      O => \y[3]_i_8_n_0\
    );
\y[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0665066A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^y_reg[7]_0\(0),
      I2 => state(1),
      I3 => state(0),
      I4 => x2_wire(0),
      O => \y[3]_i_9_n_0\
    );
\y[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA5A5CCFFA5A533"
    )
        port map (
      I0 => \^y_reg[7]_0\(3),
      I1 => x2_wire(3),
      I2 => \^y_reg[7]_0\(4),
      I3 => state(1),
      I4 => state(0),
      I5 => x2_wire(4),
      O => \y[7]_i_10_n_0\
    );
\y[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \d_reg_n_0_[30]\,
      I1 => \d_reg_n_0_[31]\,
      O => \y[7]_i_12_n_0\
    );
\y[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_reg_n_0_[28]\,
      I1 => \d_reg_n_0_[29]\,
      O => \y[7]_i_13_n_0\
    );
\y[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_reg_n_0_[26]\,
      I1 => \d_reg_n_0_[27]\,
      O => \y[7]_i_14_n_0\
    );
\y[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_reg_n_0_[24]\,
      I1 => \d_reg_n_0_[25]\,
      O => \y[7]_i_15_n_0\
    );
\y[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[30]\,
      I1 => \d_reg_n_0_[31]\,
      O => \y[7]_i_16_n_0\
    );
\y[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[28]\,
      I1 => \d_reg_n_0_[29]\,
      O => \y[7]_i_17_n_0\
    );
\y[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[26]\,
      I1 => \d_reg_n_0_[27]\,
      O => \y[7]_i_18_n_0\
    );
\y[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[24]\,
      I1 => \d_reg_n_0_[25]\,
      O => \y[7]_i_19_n_0\
    );
\y[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0344034400330000"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_0\(0),
      I1 => state(0),
      I2 => sel,
      I3 => state(1),
      I4 => \y_reg[0]_0\(0),
      I5 => \^q\(0),
      O => y
    );
\y[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_reg_n_0_[22]\,
      I1 => \d_reg_n_0_[23]\,
      O => \y[7]_i_21_n_0\
    );
\y[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_reg_n_0_[20]\,
      I1 => \d_reg_n_0_[21]\,
      O => \y[7]_i_22_n_0\
    );
\y[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_reg_n_0_[18]\,
      I1 => \d_reg_n_0_[19]\,
      O => \y[7]_i_23_n_0\
    );
\y[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_reg_n_0_[16]\,
      I1 => \d_reg_n_0_[17]\,
      O => \y[7]_i_24_n_0\
    );
\y[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[22]\,
      I1 => \d_reg_n_0_[23]\,
      O => \y[7]_i_25_n_0\
    );
\y[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[20]\,
      I1 => \d_reg_n_0_[21]\,
      O => \y[7]_i_26_n_0\
    );
\y[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[18]\,
      I1 => \d_reg_n_0_[19]\,
      O => \y[7]_i_27_n_0\
    );
\y[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[16]\,
      I1 => \d_reg_n_0_[17]\,
      O => \y[7]_i_28_n_0\
    );
\y[7]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_reg_n_0_[14]\,
      I1 => \d_reg_n_0_[15]\,
      O => \y[7]_i_30_n_0\
    );
\y[7]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_reg_n_0_[12]\,
      I1 => \d_reg_n_0_[13]\,
      O => \y[7]_i_31_n_0\
    );
\y[7]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_reg_n_0_[10]\,
      I1 => \d_reg_n_0_[11]\,
      O => \y[7]_i_32_n_0\
    );
\y[7]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_reg_n_0_[8]\,
      I1 => \d_reg_n_0_[9]\,
      O => \y[7]_i_33_n_0\
    );
\y[7]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[14]\,
      I1 => \d_reg_n_0_[15]\,
      O => \y[7]_i_34_n_0\
    );
\y[7]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[12]\,
      I1 => \d_reg_n_0_[13]\,
      O => \y[7]_i_35_n_0\
    );
\y[7]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[10]\,
      I1 => \d_reg_n_0_[11]\,
      O => \y[7]_i_36_n_0\
    );
\y[7]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[8]\,
      I1 => \d_reg_n_0_[9]\,
      O => \y[7]_i_37_n_0\
    );
\y[7]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_reg_n_0_[6]\,
      I1 => \d_reg_n_0_[7]\,
      O => \y[7]_i_38_n_0\
    );
\y[7]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_reg_n_0_[4]\,
      I1 => \d_reg_n_0_[5]\,
      O => \y[7]_i_39_n_0\
    );
\y[7]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_reg_n_0_[2]\,
      I1 => \d_reg_n_0_[3]\,
      O => \y[7]_i_40_n_0\
    );
\y[7]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_reg_n_0_[0]\,
      I1 => \d_reg_n_0_[1]\,
      O => \y[7]_i_41_n_0\
    );
\y[7]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[6]\,
      I1 => \d_reg_n_0_[7]\,
      O => \y[7]_i_42_n_0\
    );
\y[7]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[4]\,
      I1 => \d_reg_n_0_[5]\,
      O => \y[7]_i_43_n_0\
    );
\y[7]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[2]\,
      I1 => \d_reg_n_0_[3]\,
      O => \y[7]_i_44_n_0\
    );
\y[7]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_reg_n_0_[0]\,
      I1 => \d_reg_n_0_[1]\,
      O => \y[7]_i_45_n_0\
    );
\y[7]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3E02"
    )
        port map (
      I0 => x2_wire(5),
      I1 => state(0),
      I2 => state(1),
      I3 => \^y_reg[7]_0\(5),
      O => \y[7]_i_4__1_n_0\
    );
\y[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3E02"
    )
        port map (
      I0 => x2_wire(4),
      I1 => state(0),
      I2 => state(1),
      I3 => \^y_reg[7]_0\(4),
      O => \y[7]_i_5_n_0\
    );
\y[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3E02"
    )
        port map (
      I0 => x2_wire(3),
      I1 => state(0),
      I2 => state(1),
      I3 => \^y_reg[7]_0\(3),
      O => \y[7]_i_6_n_0\
    );
\y[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA5A5CCFFA5A533"
    )
        port map (
      I0 => \^y_reg[7]_0\(6),
      I1 => x2_wire(6),
      I2 => \^y_reg[7]_0\(7),
      I3 => state(1),
      I4 => state(0),
      I5 => x2_wire(7),
      O => \y[7]_i_7_n_0\
    );
\y[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA5A5CCFFA5A533"
    )
        port map (
      I0 => \^y_reg[7]_0\(5),
      I1 => x2_wire(5),
      I2 => \^y_reg[7]_0\(6),
      I3 => state(1),
      I4 => state(0),
      I5 => x2_wire(6),
      O => \y[7]_i_8_n_0\
    );
\y[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA5A5CCFFA5A533"
    )
        port map (
      I0 => \^y_reg[7]_0\(4),
      I1 => x2_wire(4),
      I2 => \^y_reg[7]_0\(5),
      I3 => state(1),
      I4 => state(0),
      I5 => x2_wire(5),
      O => \y[7]_i_9_n_0\
    );
\y_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => y,
      CLR => rst,
      D => \y_reg[3]_i_1_n_7\,
      Q => \^y_reg[7]_0\(0)
    );
\y_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => y,
      CLR => rst,
      D => \y_reg[3]_i_1_n_6\,
      Q => \^y_reg[7]_0\(1)
    );
\y_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => y,
      CLR => rst,
      D => \y_reg[3]_i_1_n_5\,
      Q => \^y_reg[7]_0\(2)
    );
\y_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => y,
      CLR => rst,
      D => \y_reg[3]_i_1_n_4\,
      Q => \^y_reg[7]_0\(3)
    );
\y_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_reg[3]_i_1_n_0\,
      CO(2) => \y_reg[3]_i_1_n_1\,
      CO(1) => \y_reg[3]_i_1_n_2\,
      CO(0) => \y_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y[3]_i_2__0_n_0\,
      DI(2) => \y[3]_i_3__0_n_0\,
      DI(1) => \y[3]_i_4_n_0\,
      DI(0) => \y[3]_i_5_n_0\,
      O(3) => \y_reg[3]_i_1_n_4\,
      O(2) => \y_reg[3]_i_1_n_5\,
      O(1) => \y_reg[3]_i_1_n_6\,
      O(0) => \y_reg[3]_i_1_n_7\,
      S(3) => \y[3]_i_6_n_0\,
      S(2) => \y[3]_i_7_n_0\,
      S(1) => \y[3]_i_8_n_0\,
      S(0) => \y[3]_i_9_n_0\
    );
\y_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => y,
      CLR => rst,
      D => \y_reg[7]_i_2_n_7\,
      Q => \^y_reg[7]_0\(4)
    );
\y_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => y,
      CLR => rst,
      D => \y_reg[7]_i_2_n_6\,
      Q => \^y_reg[7]_0\(5)
    );
\y_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => y,
      CLR => rst,
      D => \y_reg[7]_i_2_n_5\,
      Q => \^y_reg[7]_0\(6)
    );
\y_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => y,
      CLR => rst,
      D => \y_reg[7]_i_2_n_4\,
      Q => \^y_reg[7]_0\(7)
    );
\y_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[7]_i_20_n_0\,
      CO(3) => \y_reg[7]_i_11_n_0\,
      CO(2) => \y_reg[7]_i_11_n_1\,
      CO(1) => \y_reg[7]_i_11_n_2\,
      CO(0) => \y_reg[7]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \y[7]_i_21_n_0\,
      DI(2) => \y[7]_i_22_n_0\,
      DI(1) => \y[7]_i_23_n_0\,
      DI(0) => \y[7]_i_24_n_0\,
      O(3 downto 0) => \NLW_y_reg[7]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \y[7]_i_25_n_0\,
      S(2) => \y[7]_i_26_n_0\,
      S(1) => \y[7]_i_27_n_0\,
      S(0) => \y[7]_i_28_n_0\
    );
\y_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[3]_i_1_n_0\,
      CO(3) => \NLW_y_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \y_reg[7]_i_2_n_1\,
      CO(1) => \y_reg[7]_i_2_n_2\,
      CO(0) => \y_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \y[7]_i_4__1_n_0\,
      DI(1) => \y[7]_i_5_n_0\,
      DI(0) => \y[7]_i_6_n_0\,
      O(3) => \y_reg[7]_i_2_n_4\,
      O(2) => \y_reg[7]_i_2_n_5\,
      O(1) => \y_reg[7]_i_2_n_6\,
      O(0) => \y_reg[7]_i_2_n_7\,
      S(3) => \y[7]_i_7_n_0\,
      S(2) => \y[7]_i_8_n_0\,
      S(1) => \y[7]_i_9_n_0\,
      S(0) => \y[7]_i_10_n_0\
    );
\y_reg[7]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[7]_i_29_n_0\,
      CO(3) => \y_reg[7]_i_20_n_0\,
      CO(2) => \y_reg[7]_i_20_n_1\,
      CO(1) => \y_reg[7]_i_20_n_2\,
      CO(0) => \y_reg[7]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \y[7]_i_30_n_0\,
      DI(2) => \y[7]_i_31_n_0\,
      DI(1) => \y[7]_i_32_n_0\,
      DI(0) => \y[7]_i_33_n_0\,
      O(3 downto 0) => \NLW_y_reg[7]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \y[7]_i_34_n_0\,
      S(2) => \y[7]_i_35_n_0\,
      S(1) => \y[7]_i_36_n_0\,
      S(0) => \y[7]_i_37_n_0\
    );
\y_reg[7]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_reg[7]_i_29_n_0\,
      CO(2) => \y_reg[7]_i_29_n_1\,
      CO(1) => \y_reg[7]_i_29_n_2\,
      CO(0) => \y_reg[7]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \y[7]_i_38_n_0\,
      DI(2) => \y[7]_i_39_n_0\,
      DI(1) => \y[7]_i_40_n_0\,
      DI(0) => \y[7]_i_41_n_0\,
      O(3 downto 0) => \NLW_y_reg[7]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \y[7]_i_42_n_0\,
      S(2) => \y[7]_i_43_n_0\,
      S(1) => \y[7]_i_44_n_0\,
      S(0) => \y[7]_i_45_n_0\
    );
\y_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[7]_i_11_n_0\,
      CO(3) => sel,
      CO(2) => \y_reg[7]_i_3_n_1\,
      CO(1) => \y_reg[7]_i_3_n_2\,
      CO(0) => \y_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \y[7]_i_12_n_0\,
      DI(2) => \y[7]_i_13_n_0\,
      DI(1) => \y[7]_i_14_n_0\,
      DI(0) => \y[7]_i_15_n_0\,
      O(3 downto 0) => \NLW_y_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \y[7]_i_16_n_0\,
      S(2) => \y[7]_i_17_n_0\,
      S(1) => \y[7]_i_18_n_0\,
      S(0) => \y[7]_i_19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_spCORE_0_0_line_acc is
  port (
    finish : out STD_LOGIC;
    pixel_valid : out STD_LOGIC;
    \pixel_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixel_y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \sx_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sx_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    y2_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x2_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \err_reg[30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    y1_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x1_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dx_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dy_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_spCORE_0_0_line_acc : entity is "line_acc";
end design_1_spCORE_0_0_line_acc;

architecture STRUCTURE of design_1_spCORE_0_0_line_acc is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal dx : STD_LOGIC;
  signal \dx_reg_n_0_[0]\ : STD_LOGIC;
  signal \dx_reg_n_0_[1]\ : STD_LOGIC;
  signal \dx_reg_n_0_[2]\ : STD_LOGIC;
  signal \dx_reg_n_0_[31]\ : STD_LOGIC;
  signal \dx_reg_n_0_[3]\ : STD_LOGIC;
  signal \dx_reg_n_0_[4]\ : STD_LOGIC;
  signal \dx_reg_n_0_[5]\ : STD_LOGIC;
  signal \dx_reg_n_0_[6]\ : STD_LOGIC;
  signal \dx_reg_n_0_[7]\ : STD_LOGIC;
  signal dy : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal err : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal err0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \err[0]_i_1_n_0\ : STD_LOGIC;
  signal \err[10]_i_1_n_0\ : STD_LOGIC;
  signal \err[11]_i_10_n_0\ : STD_LOGIC;
  signal \err[11]_i_1_n_0\ : STD_LOGIC;
  signal \err[11]_i_3_n_0\ : STD_LOGIC;
  signal \err[11]_i_4_n_0\ : STD_LOGIC;
  signal \err[11]_i_5_n_0\ : STD_LOGIC;
  signal \err[11]_i_6_n_0\ : STD_LOGIC;
  signal \err[11]_i_7_n_0\ : STD_LOGIC;
  signal \err[11]_i_8_n_0\ : STD_LOGIC;
  signal \err[11]_i_9_n_0\ : STD_LOGIC;
  signal \err[12]_i_1_n_0\ : STD_LOGIC;
  signal \err[13]_i_1_n_0\ : STD_LOGIC;
  signal \err[14]_i_1_n_0\ : STD_LOGIC;
  signal \err[15]_i_10_n_0\ : STD_LOGIC;
  signal \err[15]_i_1_n_0\ : STD_LOGIC;
  signal \err[15]_i_3_n_0\ : STD_LOGIC;
  signal \err[15]_i_4_n_0\ : STD_LOGIC;
  signal \err[15]_i_5_n_0\ : STD_LOGIC;
  signal \err[15]_i_6_n_0\ : STD_LOGIC;
  signal \err[15]_i_7_n_0\ : STD_LOGIC;
  signal \err[15]_i_8_n_0\ : STD_LOGIC;
  signal \err[15]_i_9_n_0\ : STD_LOGIC;
  signal \err[16]_i_1_n_0\ : STD_LOGIC;
  signal \err[17]_i_1_n_0\ : STD_LOGIC;
  signal \err[18]_i_1_n_0\ : STD_LOGIC;
  signal \err[19]_i_10_n_0\ : STD_LOGIC;
  signal \err[19]_i_1_n_0\ : STD_LOGIC;
  signal \err[19]_i_3_n_0\ : STD_LOGIC;
  signal \err[19]_i_4_n_0\ : STD_LOGIC;
  signal \err[19]_i_5_n_0\ : STD_LOGIC;
  signal \err[19]_i_6_n_0\ : STD_LOGIC;
  signal \err[19]_i_7_n_0\ : STD_LOGIC;
  signal \err[19]_i_8_n_0\ : STD_LOGIC;
  signal \err[19]_i_9_n_0\ : STD_LOGIC;
  signal \err[1]_i_1_n_0\ : STD_LOGIC;
  signal \err[20]_i_1_n_0\ : STD_LOGIC;
  signal \err[21]_i_1_n_0\ : STD_LOGIC;
  signal \err[22]_i_1_n_0\ : STD_LOGIC;
  signal \err[23]_i_10_n_0\ : STD_LOGIC;
  signal \err[23]_i_1_n_0\ : STD_LOGIC;
  signal \err[23]_i_3_n_0\ : STD_LOGIC;
  signal \err[23]_i_4_n_0\ : STD_LOGIC;
  signal \err[23]_i_5_n_0\ : STD_LOGIC;
  signal \err[23]_i_6_n_0\ : STD_LOGIC;
  signal \err[23]_i_7_n_0\ : STD_LOGIC;
  signal \err[23]_i_8_n_0\ : STD_LOGIC;
  signal \err[23]_i_9_n_0\ : STD_LOGIC;
  signal \err[24]_i_1_n_0\ : STD_LOGIC;
  signal \err[25]_i_1_n_0\ : STD_LOGIC;
  signal \err[26]_i_1_n_0\ : STD_LOGIC;
  signal \err[27]_i_10_n_0\ : STD_LOGIC;
  signal \err[27]_i_1_n_0\ : STD_LOGIC;
  signal \err[27]_i_3_n_0\ : STD_LOGIC;
  signal \err[27]_i_4_n_0\ : STD_LOGIC;
  signal \err[27]_i_5_n_0\ : STD_LOGIC;
  signal \err[27]_i_6_n_0\ : STD_LOGIC;
  signal \err[27]_i_7_n_0\ : STD_LOGIC;
  signal \err[27]_i_8_n_0\ : STD_LOGIC;
  signal \err[27]_i_9_n_0\ : STD_LOGIC;
  signal \err[28]_i_1_n_0\ : STD_LOGIC;
  signal \err[29]_i_1_n_0\ : STD_LOGIC;
  signal \err[2]_i_1_n_0\ : STD_LOGIC;
  signal \err[30]_i_1_n_0\ : STD_LOGIC;
  signal \err[30]_i_2_n_0\ : STD_LOGIC;
  signal \err[30]_i_5_n_0\ : STD_LOGIC;
  signal \err[30]_i_6_n_0\ : STD_LOGIC;
  signal \err[30]_i_7_n_0\ : STD_LOGIC;
  signal \err[30]_i_8_n_0\ : STD_LOGIC;
  signal \err[30]_i_9_n_0\ : STD_LOGIC;
  signal \err[3]_i_10_n_0\ : STD_LOGIC;
  signal \err[3]_i_11_n_0\ : STD_LOGIC;
  signal \err[3]_i_12_n_0\ : STD_LOGIC;
  signal \err[3]_i_13_n_0\ : STD_LOGIC;
  signal \err[3]_i_14_n_0\ : STD_LOGIC;
  signal \err[3]_i_15_n_0\ : STD_LOGIC;
  signal \err[3]_i_1_n_0\ : STD_LOGIC;
  signal \err[3]_i_9_n_0\ : STD_LOGIC;
  signal \err[4]_i_1_n_0\ : STD_LOGIC;
  signal \err[5]_i_1_n_0\ : STD_LOGIC;
  signal \err[6]_i_1_n_0\ : STD_LOGIC;
  signal \err[7]_i_10_n_0\ : STD_LOGIC;
  signal \err[7]_i_11_n_0\ : STD_LOGIC;
  signal \err[7]_i_12_n_0\ : STD_LOGIC;
  signal \err[7]_i_13_n_0\ : STD_LOGIC;
  signal \err[7]_i_14_n_0\ : STD_LOGIC;
  signal \err[7]_i_15_n_0\ : STD_LOGIC;
  signal \err[7]_i_1_n_0\ : STD_LOGIC;
  signal \err[7]_i_8_n_0\ : STD_LOGIC;
  signal \err[7]_i_9_n_0\ : STD_LOGIC;
  signal \err[8]_i_1_n_0\ : STD_LOGIC;
  signal \err[9]_i_1_n_0\ : STD_LOGIC;
  signal \err_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \err_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \err_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \err_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \err_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \err_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \err_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \err_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \err_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \err_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \err_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \err_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \err_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \err_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \err_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \err_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \err_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \err_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \err_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \err_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \err_reg[30]_i_4_n_2\ : STD_LOGIC;
  signal \err_reg[30]_i_4_n_3\ : STD_LOGIC;
  signal \err_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \err_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \err_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \err_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \err_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \err_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \err_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \err_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal in11 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal in7 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_1_in : STD_LOGIC;
  signal \pixel_x[7]_i_1_n_0\ : STD_LOGIC;
  signal \sx_reg_n_0_[1]\ : STD_LOGIC;
  signal \sy_reg_n_0_[0]\ : STD_LOGIC;
  signal \sy_reg_n_0_[1]\ : STD_LOGIC;
  signal x_temp2 : STD_LOGIC;
  signal x_temp20_out : STD_LOGIC;
  signal \x_temp[0]_i_1_n_0\ : STD_LOGIC;
  signal \x_temp[1]_i_1_n_0\ : STD_LOGIC;
  signal \x_temp[2]_i_1_n_0\ : STD_LOGIC;
  signal \x_temp[3]_i_1_n_0\ : STD_LOGIC;
  signal \x_temp[3]_i_3_n_0\ : STD_LOGIC;
  signal \x_temp[3]_i_4_n_0\ : STD_LOGIC;
  signal \x_temp[3]_i_5_n_0\ : STD_LOGIC;
  signal \x_temp[3]_i_6_n_0\ : STD_LOGIC;
  signal \x_temp[4]_i_1_n_0\ : STD_LOGIC;
  signal \x_temp[5]_i_1_n_0\ : STD_LOGIC;
  signal \x_temp[6]_i_1_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_10_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_11_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_12_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_13_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_14_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_15_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_16_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_17_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_19_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_20_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_21_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_22_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_23_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_24_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_25_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_26_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_2_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_30_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_31_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_32_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_33_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_34_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_35_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_36_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_37_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_39_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_40_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_41_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_42_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_43_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_44_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_45_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_46_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_47_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_49_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_50_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_51_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_52_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_53_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_54_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_55_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_6_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_7_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_8_n_0\ : STD_LOGIC;
  signal \x_temp[7]_i_9_n_0\ : STD_LOGIC;
  signal \x_temp[8]_i_1_n_0\ : STD_LOGIC;
  signal \x_temp[8]_i_3_n_0\ : STD_LOGIC;
  signal \x_temp_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \x_temp_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \x_temp_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \x_temp_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_18_n_1\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_18_n_2\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_18_n_3\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_27_n_3\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_28_n_3\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_29_n_0\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_29_n_1\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_29_n_2\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_29_n_3\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_38_n_0\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_38_n_1\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_38_n_2\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_38_n_3\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_48_n_0\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_48_n_1\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_48_n_2\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_48_n_3\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \x_temp_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \x_temp_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_temp_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_temp_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_temp_reg_n_0_[3]\ : STD_LOGIC;
  signal \x_temp_reg_n_0_[4]\ : STD_LOGIC;
  signal \x_temp_reg_n_0_[5]\ : STD_LOGIC;
  signal \x_temp_reg_n_0_[6]\ : STD_LOGIC;
  signal \x_temp_reg_n_0_[7]\ : STD_LOGIC;
  signal \x_temp_reg_n_0_[8]\ : STD_LOGIC;
  signal \y_temp[0]_i_1_n_0\ : STD_LOGIC;
  signal \y_temp[1]_i_1_n_0\ : STD_LOGIC;
  signal \y_temp[2]_i_1_n_0\ : STD_LOGIC;
  signal \y_temp[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_temp[3]_i_3_n_0\ : STD_LOGIC;
  signal \y_temp[3]_i_4_n_0\ : STD_LOGIC;
  signal \y_temp[3]_i_5_n_0\ : STD_LOGIC;
  signal \y_temp[3]_i_6_n_0\ : STD_LOGIC;
  signal \y_temp[4]_i_1_n_0\ : STD_LOGIC;
  signal \y_temp[5]_i_1_n_0\ : STD_LOGIC;
  signal \y_temp[6]_i_1_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_10_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_11_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_12_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_13_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_14_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_16_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_17_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_18_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_19_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_1_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_21_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_22_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_23_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_24_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_25_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_26_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_27_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_28_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_29_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_2_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_30_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_31_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_32_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_6_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_7_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_8_n_0\ : STD_LOGIC;
  signal \y_temp[7]_i_9_n_0\ : STD_LOGIC;
  signal \y_temp[8]_i_1_n_0\ : STD_LOGIC;
  signal \y_temp[8]_i_3_n_0\ : STD_LOGIC;
  signal \y_temp[8]_i_4_n_0\ : STD_LOGIC;
  signal \y_temp_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \y_temp_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \y_temp_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \y_temp_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_15_n_1\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_15_n_2\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_15_n_3\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_20_n_1\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_20_n_2\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_20_n_3\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \y_temp_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \y_temp_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_temp_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_temp_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_temp_reg_n_0_[3]\ : STD_LOGIC;
  signal \y_temp_reg_n_0_[4]\ : STD_LOGIC;
  signal \y_temp_reg_n_0_[5]\ : STD_LOGIC;
  signal \y_temp_reg_n_0_[6]\ : STD_LOGIC;
  signal \y_temp_reg_n_0_[7]\ : STD_LOGIC;
  signal \y_temp_reg_n_0_[8]\ : STD_LOGIC;
  signal \NLW_FSM_onehot_state_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_onehot_state_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[2]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_onehot_state_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_err_reg[30]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_err_reg[30]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x_temp_reg[7]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_temp_reg[7]_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x_temp_reg[7]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_temp_reg[7]_i_28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x_temp_reg[7]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_temp_reg[7]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_temp_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_temp_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_temp_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_temp_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_temp_reg[7]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_temp_reg[7]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_temp_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_temp_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_temp_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_temp_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1\ : label is "soft_lutpair28";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "idle:001,done:100,draw:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "idle:001,done:100,draw:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "idle:001,done:100,draw:010";
  attribute SOFT_HLUTNM of \err[10]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \err[11]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \err[12]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \err[13]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \err[14]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \err[15]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \err[16]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \err[17]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \err[18]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \err[19]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \err[20]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \err[21]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \err[22]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \err[23]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \err[24]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \err[25]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \err[26]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \err[27]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \err[28]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \err[29]_i_1\ : label is "soft_lutpair39";
  attribute HLUTNM : string;
  attribute HLUTNM of \err[3]_i_11\ : label is "lutpair0";
  attribute HLUTNM of \err[3]_i_15\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \err[8]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \err[9]_i_1\ : label is "soft_lutpair29";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_temp_reg[3]_i_2\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \x_temp_reg[7]_i_18\ : label is 11;
  attribute ADDER_THRESHOLD of \x_temp_reg[7]_i_28\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \x_temp_reg[7]_i_29\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \x_temp_reg[7]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \x_temp_reg[7]_i_4\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \x_temp_reg[7]_i_5\ : label is 11;
  attribute ADDER_THRESHOLD of \x_temp_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \y_temp[8]_i_3\ : label is "soft_lutpair28";
  attribute ADDER_THRESHOLD of \y_temp_reg[3]_i_2\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \y_temp_reg[7]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \y_temp_reg[7]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \y_temp_reg[7]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \y_temp_reg[7]_i_4\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \y_temp_reg[7]_i_5\ : label is 11;
  attribute ADDER_THRESHOLD of \y_temp_reg[8]_i_2\ : label is 35;
begin
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0FF10"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \sx_reg[1]_1\(0),
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => rst,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCFFAAFC88"
    )
        port map (
      I0 => \pixel_x[7]_i_1_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \sx_reg[1]_1\(0),
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_state_reg_n_0_[2]\,
      I5 => rst,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001010"
    )
        port map (
      I0 => x_temp2,
      I1 => x_temp20_out,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => rst,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \y_temp_reg_n_0_[6]\,
      I1 => y2_wire(6),
      I2 => \y_temp_reg_n_0_[8]\,
      I3 => y2_wire(7),
      I4 => \y_temp_reg_n_0_[7]\,
      O => \FSM_onehot_state[2]_i_4_n_0\
    );
\FSM_onehot_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_temp_reg_n_0_[3]\,
      I1 => y2_wire(3),
      I2 => y2_wire(5),
      I3 => \y_temp_reg_n_0_[5]\,
      I4 => y2_wire(4),
      I5 => \y_temp_reg_n_0_[4]\,
      O => \FSM_onehot_state[2]_i_5_n_0\
    );
\FSM_onehot_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_temp_reg_n_0_[0]\,
      I1 => y2_wire(0),
      I2 => y2_wire(2),
      I3 => \y_temp_reg_n_0_[2]\,
      I4 => y2_wire(1),
      I5 => \y_temp_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_6_n_0\
    );
\FSM_onehot_state[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \x_temp_reg_n_0_[6]\,
      I1 => x2_wire(6),
      I2 => \x_temp_reg_n_0_[8]\,
      I3 => x2_wire(7),
      I4 => \x_temp_reg_n_0_[7]\,
      O => \FSM_onehot_state[2]_i_7_n_0\
    );
\FSM_onehot_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \x_temp_reg_n_0_[3]\,
      I1 => x2_wire(3),
      I2 => x2_wire(5),
      I3 => \x_temp_reg_n_0_[5]\,
      I4 => x2_wire(4),
      I5 => \x_temp_reg_n_0_[4]\,
      O => \FSM_onehot_state[2]_i_8_n_0\
    );
\FSM_onehot_state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \x_temp_reg_n_0_[0]\,
      I1 => x2_wire(0),
      I2 => x2_wire(2),
      I3 => \x_temp_reg_n_0_[2]\,
      I4 => x2_wire(1),
      I5 => \x_temp_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_9_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_state_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_FSM_onehot_state_reg[2]_i_2_CO_UNCONNECTED\(3),
      CO(2) => x_temp2,
      CO(1) => \FSM_onehot_state_reg[2]_i_2_n_2\,
      CO(0) => \FSM_onehot_state_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \FSM_onehot_state[2]_i_4_n_0\,
      S(1) => \FSM_onehot_state[2]_i_5_n_0\,
      S(0) => \FSM_onehot_state[2]_i_6_n_0\
    );
\FSM_onehot_state_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_FSM_onehot_state_reg[2]_i_3_CO_UNCONNECTED\(3),
      CO(2) => x_temp20_out,
      CO(1) => \FSM_onehot_state_reg[2]_i_3_n_2\,
      CO(0) => \FSM_onehot_state_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \FSM_onehot_state[2]_i_7_n_0\,
      S(1) => \FSM_onehot_state[2]_i_8_n_0\,
      S(0) => \FSM_onehot_state[2]_i_9_n_0\
    );
\dx[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \sx_reg[1]_1\(0),
      O => dx
    );
\dx_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dx_reg[7]_0\(0),
      Q => \dx_reg_n_0_[0]\
    );
\dx_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dx_reg[7]_0\(1),
      Q => \dx_reg_n_0_[1]\
    );
\dx_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dx_reg[7]_0\(2),
      Q => \dx_reg_n_0_[2]\
    );
\dx_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => '0',
      Q => \dx_reg_n_0_[31]\
    );
\dx_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dx_reg[7]_0\(3),
      Q => \dx_reg_n_0_[3]\
    );
\dx_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dx_reg[7]_0\(4),
      Q => \dx_reg_n_0_[4]\
    );
\dx_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dx_reg[7]_0\(5),
      Q => \dx_reg_n_0_[5]\
    );
\dx_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dx_reg[7]_0\(6),
      Q => \dx_reg_n_0_[6]\
    );
\dx_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dx_reg[7]_0\(7),
      Q => \dx_reg_n_0_[7]\
    );
\dy_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dy_reg[7]_0\(0),
      Q => dy(0)
    );
\dy_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dy_reg[7]_0\(1),
      Q => dy(1)
    );
\dy_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dy_reg[7]_0\(2),
      Q => dy(2)
    );
\dy_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dy_reg[7]_0\(3),
      Q => dy(3)
    );
\dy_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dy_reg[7]_0\(4),
      Q => dy(4)
    );
\dy_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dy_reg[7]_0\(5),
      Q => dy(5)
    );
\dy_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dy_reg[7]_0\(6),
      Q => dy(6)
    );
\dy_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \dy_reg[7]_0\(7),
      Q => dy(7)
    );
\err[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in10(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(0),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[0]_i_1_n_0\
    );
\err[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(10),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[10]_i_1_n_0\
    );
\err[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(11),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[11]_i_1_n_0\
    );
\err[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80EA7F7F7F158080"
    )
        port map (
      I0 => err(7),
      I1 => p_1_in,
      I2 => \dx_reg_n_0_[7]\,
      I3 => dy(7),
      I4 => \x_temp_reg[7]_i_3_n_0\,
      I5 => err(8),
      O => \err[11]_i_10_n_0\
    );
\err[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(10),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[11]_i_3_n_0\
    );
\err[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(9),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[11]_i_4_n_0\
    );
\err[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(8),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[11]_i_5_n_0\
    );
\err[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444000"
    )
        port map (
      I0 => dy(7),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => \dx_reg_n_0_[7]\,
      I3 => p_1_in,
      I4 => err(7),
      O => \err[11]_i_6_n_0\
    );
\err[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(10),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(11),
      O => \err[11]_i_7_n_0\
    );
\err[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(9),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(10),
      O => \err[11]_i_8_n_0\
    );
\err[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(8),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(9),
      O => \err[11]_i_9_n_0\
    );
\err[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(12),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[12]_i_1_n_0\
    );
\err[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(13),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[13]_i_1_n_0\
    );
\err[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(14),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[14]_i_1_n_0\
    );
\err[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(15),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[15]_i_1_n_0\
    );
\err[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(11),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(12),
      O => \err[15]_i_10_n_0\
    );
\err[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(14),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[15]_i_3_n_0\
    );
\err[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(13),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[15]_i_4_n_0\
    );
\err[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(12),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[15]_i_5_n_0\
    );
\err[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(11),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[15]_i_6_n_0\
    );
\err[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(14),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(15),
      O => \err[15]_i_7_n_0\
    );
\err[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(13),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(14),
      O => \err[15]_i_8_n_0\
    );
\err[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(12),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(13),
      O => \err[15]_i_9_n_0\
    );
\err[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(16),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[16]_i_1_n_0\
    );
\err[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(17),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[17]_i_1_n_0\
    );
\err[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(18),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[18]_i_1_n_0\
    );
\err[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(19),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[19]_i_1_n_0\
    );
\err[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(15),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(16),
      O => \err[19]_i_10_n_0\
    );
\err[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(18),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[19]_i_3_n_0\
    );
\err[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(17),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[19]_i_4_n_0\
    );
\err[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(16),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[19]_i_5_n_0\
    );
\err[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(15),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[19]_i_6_n_0\
    );
\err[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(18),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(19),
      O => \err[19]_i_7_n_0\
    );
\err[19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(17),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(18),
      O => \err[19]_i_8_n_0\
    );
\err[19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(16),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(17),
      O => \err[19]_i_9_n_0\
    );
\err[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in10(1),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(1),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[1]_i_1_n_0\
    );
\err[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(20),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[20]_i_1_n_0\
    );
\err[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(21),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[21]_i_1_n_0\
    );
\err[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(22),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[22]_i_1_n_0\
    );
\err[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(23),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[23]_i_1_n_0\
    );
\err[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(19),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(20),
      O => \err[23]_i_10_n_0\
    );
\err[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(22),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[23]_i_3_n_0\
    );
\err[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(21),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[23]_i_4_n_0\
    );
\err[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(20),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[23]_i_5_n_0\
    );
\err[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(19),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[23]_i_6_n_0\
    );
\err[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(22),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(23),
      O => \err[23]_i_7_n_0\
    );
\err[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(21),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(22),
      O => \err[23]_i_8_n_0\
    );
\err[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(20),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(21),
      O => \err[23]_i_9_n_0\
    );
\err[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(24),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[24]_i_1_n_0\
    );
\err[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(25),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[25]_i_1_n_0\
    );
\err[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(26),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[26]_i_1_n_0\
    );
\err[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(27),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[27]_i_1_n_0\
    );
\err[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(23),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(24),
      O => \err[27]_i_10_n_0\
    );
\err[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(26),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[27]_i_3_n_0\
    );
\err[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(25),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[27]_i_4_n_0\
    );
\err[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(24),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[27]_i_5_n_0\
    );
\err[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(23),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[27]_i_6_n_0\
    );
\err[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(26),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(27),
      O => \err[27]_i_7_n_0\
    );
\err[27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(25),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(26),
      O => \err[27]_i_8_n_0\
    );
\err[27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(24),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(25),
      O => \err[27]_i_9_n_0\
    );
\err[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(28),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[28]_i_1_n_0\
    );
\err[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(29),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[29]_i_1_n_0\
    );
\err[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in10(2),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(2),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[2]_i_1_n_0\
    );
\err[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => \sx_reg[1]_1\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => x_temp20_out,
      I3 => x_temp2,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[30]_i_1_n_0\
    );
\err[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(30),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[30]_i_2_n_0\
    );
\err[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(28),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[30]_i_5_n_0\
    );
\err[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => err(27),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      O => \err[30]_i_6_n_0\
    );
\err[30]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(29),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(30),
      O => \err[30]_i_7_n_0\
    );
\err[30]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(28),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(29),
      O => \err[30]_i_8_n_0\
    );
\err[30]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => err(27),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => err(28),
      O => \err[30]_i_9_n_0\
    );
\err[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in10(3),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(3),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[3]_i_1_n_0\
    );
\err[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444000"
    )
        port map (
      I0 => dy(1),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => \dx_reg_n_0_[1]\,
      I3 => p_1_in,
      I4 => err(1),
      O => \err[3]_i_10_n_0\
    );
\err[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C444"
    )
        port map (
      I0 => dy(0),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => \dx_reg_n_0_[0]\,
      I3 => p_1_in,
      O => \err[3]_i_11_n_0\
    );
\err[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A95956A956A6A"
    )
        port map (
      I0 => \err[3]_i_9_n_0\,
      I1 => \dx_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => dy(3),
      I4 => \x_temp_reg[7]_i_3_n_0\,
      I5 => err(3),
      O => \err[3]_i_12_n_0\
    );
\err[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A95956A956A6A"
    )
        port map (
      I0 => \err[3]_i_10_n_0\,
      I1 => \dx_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => dy(2),
      I4 => \x_temp_reg[7]_i_3_n_0\,
      I5 => err(2),
      O => \err[3]_i_13_n_0\
    );
\err[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A95956A956A6A"
    )
        port map (
      I0 => \err[3]_i_11_n_0\,
      I1 => \dx_reg_n_0_[1]\,
      I2 => p_1_in,
      I3 => dy(1),
      I4 => \x_temp_reg[7]_i_3_n_0\,
      I5 => err(1),
      O => \err[3]_i_14_n_0\
    );
\err[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => dy(0),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => \dx_reg_n_0_[0]\,
      I3 => p_1_in,
      I4 => err(0),
      O => \err[3]_i_15_n_0\
    );
\err[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444000"
    )
        port map (
      I0 => dy(2),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => \dx_reg_n_0_[2]\,
      I3 => p_1_in,
      I4 => err(2),
      O => \err[3]_i_9_n_0\
    );
\err[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in10(4),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(4),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[4]_i_1_n_0\
    );
\err[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in10(5),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(5),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[5]_i_1_n_0\
    );
\err[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in10(6),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(6),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[6]_i_1_n_0\
    );
\err[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in10(7),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(7),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[7]_i_1_n_0\
    );
\err[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444000"
    )
        port map (
      I0 => dy(4),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => \dx_reg_n_0_[4]\,
      I3 => p_1_in,
      I4 => err(4),
      O => \err[7]_i_10_n_0\
    );
\err[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444000"
    )
        port map (
      I0 => dy(3),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => \dx_reg_n_0_[3]\,
      I3 => p_1_in,
      I4 => err(3),
      O => \err[7]_i_11_n_0\
    );
\err[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A95956A956A6A"
    )
        port map (
      I0 => \err[7]_i_8_n_0\,
      I1 => \dx_reg_n_0_[7]\,
      I2 => p_1_in,
      I3 => dy(7),
      I4 => \x_temp_reg[7]_i_3_n_0\,
      I5 => err(7),
      O => \err[7]_i_12_n_0\
    );
\err[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A95956A956A6A"
    )
        port map (
      I0 => \err[7]_i_9_n_0\,
      I1 => \dx_reg_n_0_[6]\,
      I2 => p_1_in,
      I3 => dy(6),
      I4 => \x_temp_reg[7]_i_3_n_0\,
      I5 => err(6),
      O => \err[7]_i_13_n_0\
    );
\err[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A95956A956A6A"
    )
        port map (
      I0 => \err[7]_i_10_n_0\,
      I1 => \dx_reg_n_0_[5]\,
      I2 => p_1_in,
      I3 => dy(5),
      I4 => \x_temp_reg[7]_i_3_n_0\,
      I5 => err(5),
      O => \err[7]_i_14_n_0\
    );
\err[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A95956A956A6A"
    )
        port map (
      I0 => \err[7]_i_11_n_0\,
      I1 => \dx_reg_n_0_[4]\,
      I2 => p_1_in,
      I3 => dy(4),
      I4 => \x_temp_reg[7]_i_3_n_0\,
      I5 => err(4),
      O => \err[7]_i_15_n_0\
    );
\err[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444000"
    )
        port map (
      I0 => dy(6),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => \dx_reg_n_0_[6]\,
      I3 => p_1_in,
      I4 => err(6),
      O => \err[7]_i_8_n_0\
    );
\err[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444000"
    )
        port map (
      I0 => dy(5),
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => \dx_reg_n_0_[5]\,
      I3 => p_1_in,
      I4 => err(5),
      O => \err[7]_i_9_n_0\
    );
\err[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(8),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[8]_i_1_n_0\
    );
\err[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \err_reg[30]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in11(9),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \err[9]_i_1_n_0\
    );
\err_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[0]_i_1_n_0\,
      Q => err(0)
    );
\err_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[10]_i_1_n_0\,
      Q => err(10)
    );
\err_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[11]_i_1_n_0\,
      Q => err(11)
    );
\err_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \err_reg[7]_i_3_n_0\,
      CO(3) => \err_reg[11]_i_2_n_0\,
      CO(2) => \err_reg[11]_i_2_n_1\,
      CO(1) => \err_reg[11]_i_2_n_2\,
      CO(0) => \err_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \err[11]_i_3_n_0\,
      DI(2) => \err[11]_i_4_n_0\,
      DI(1) => \err[11]_i_5_n_0\,
      DI(0) => \err[11]_i_6_n_0\,
      O(3 downto 0) => in11(11 downto 8),
      S(3) => \err[11]_i_7_n_0\,
      S(2) => \err[11]_i_8_n_0\,
      S(1) => \err[11]_i_9_n_0\,
      S(0) => \err[11]_i_10_n_0\
    );
\err_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[12]_i_1_n_0\,
      Q => err(12)
    );
\err_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[13]_i_1_n_0\,
      Q => err(13)
    );
\err_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[14]_i_1_n_0\,
      Q => err(14)
    );
\err_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[15]_i_1_n_0\,
      Q => err(15)
    );
\err_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \err_reg[11]_i_2_n_0\,
      CO(3) => \err_reg[15]_i_2_n_0\,
      CO(2) => \err_reg[15]_i_2_n_1\,
      CO(1) => \err_reg[15]_i_2_n_2\,
      CO(0) => \err_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \err[15]_i_3_n_0\,
      DI(2) => \err[15]_i_4_n_0\,
      DI(1) => \err[15]_i_5_n_0\,
      DI(0) => \err[15]_i_6_n_0\,
      O(3 downto 0) => in11(15 downto 12),
      S(3) => \err[15]_i_7_n_0\,
      S(2) => \err[15]_i_8_n_0\,
      S(1) => \err[15]_i_9_n_0\,
      S(0) => \err[15]_i_10_n_0\
    );
\err_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[16]_i_1_n_0\,
      Q => err(16)
    );
\err_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[17]_i_1_n_0\,
      Q => err(17)
    );
\err_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[18]_i_1_n_0\,
      Q => err(18)
    );
\err_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[19]_i_1_n_0\,
      Q => err(19)
    );
\err_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \err_reg[15]_i_2_n_0\,
      CO(3) => \err_reg[19]_i_2_n_0\,
      CO(2) => \err_reg[19]_i_2_n_1\,
      CO(1) => \err_reg[19]_i_2_n_2\,
      CO(0) => \err_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \err[19]_i_3_n_0\,
      DI(2) => \err[19]_i_4_n_0\,
      DI(1) => \err[19]_i_5_n_0\,
      DI(0) => \err[19]_i_6_n_0\,
      O(3 downto 0) => in11(19 downto 16),
      S(3) => \err[19]_i_7_n_0\,
      S(2) => \err[19]_i_8_n_0\,
      S(1) => \err[19]_i_9_n_0\,
      S(0) => \err[19]_i_10_n_0\
    );
\err_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[1]_i_1_n_0\,
      Q => err(1)
    );
\err_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[20]_i_1_n_0\,
      Q => err(20)
    );
\err_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[21]_i_1_n_0\,
      Q => err(21)
    );
\err_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[22]_i_1_n_0\,
      Q => err(22)
    );
\err_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[23]_i_1_n_0\,
      Q => err(23)
    );
\err_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \err_reg[19]_i_2_n_0\,
      CO(3) => \err_reg[23]_i_2_n_0\,
      CO(2) => \err_reg[23]_i_2_n_1\,
      CO(1) => \err_reg[23]_i_2_n_2\,
      CO(0) => \err_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \err[23]_i_3_n_0\,
      DI(2) => \err[23]_i_4_n_0\,
      DI(1) => \err[23]_i_5_n_0\,
      DI(0) => \err[23]_i_6_n_0\,
      O(3 downto 0) => in11(23 downto 20),
      S(3) => \err[23]_i_7_n_0\,
      S(2) => \err[23]_i_8_n_0\,
      S(1) => \err[23]_i_9_n_0\,
      S(0) => \err[23]_i_10_n_0\
    );
\err_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[24]_i_1_n_0\,
      Q => err(24)
    );
\err_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[25]_i_1_n_0\,
      Q => err(25)
    );
\err_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[26]_i_1_n_0\,
      Q => err(26)
    );
\err_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[27]_i_1_n_0\,
      Q => err(27)
    );
\err_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \err_reg[23]_i_2_n_0\,
      CO(3) => \err_reg[27]_i_2_n_0\,
      CO(2) => \err_reg[27]_i_2_n_1\,
      CO(1) => \err_reg[27]_i_2_n_2\,
      CO(0) => \err_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \err[27]_i_3_n_0\,
      DI(2) => \err[27]_i_4_n_0\,
      DI(1) => \err[27]_i_5_n_0\,
      DI(0) => \err[27]_i_6_n_0\,
      O(3 downto 0) => in11(27 downto 24),
      S(3) => \err[27]_i_7_n_0\,
      S(2) => \err[27]_i_8_n_0\,
      S(1) => \err[27]_i_9_n_0\,
      S(0) => \err[27]_i_10_n_0\
    );
\err_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[28]_i_1_n_0\,
      Q => err(28)
    );
\err_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[29]_i_1_n_0\,
      Q => err(29)
    );
\err_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[2]_i_1_n_0\,
      Q => err(2)
    );
\err_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[30]_i_2_n_0\,
      Q => err(30)
    );
\err_reg[30]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \err_reg[27]_i_2_n_0\,
      CO(3 downto 2) => \NLW_err_reg[30]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \err_reg[30]_i_4_n_2\,
      CO(0) => \err_reg[30]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \err[30]_i_5_n_0\,
      DI(0) => \err[30]_i_6_n_0\,
      O(3) => \NLW_err_reg[30]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => in11(30 downto 28),
      S(3) => '0',
      S(2) => \err[30]_i_7_n_0\,
      S(1) => \err[30]_i_8_n_0\,
      S(0) => \err[30]_i_9_n_0\
    );
\err_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[3]_i_1_n_0\,
      Q => err(3)
    );
\err_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \err_reg[3]_i_3_n_0\,
      CO(2) => \err_reg[3]_i_3_n_1\,
      CO(1) => \err_reg[3]_i_3_n_2\,
      CO(0) => \err_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \err[3]_i_9_n_0\,
      DI(2) => \err[3]_i_10_n_0\,
      DI(1) => \err[3]_i_11_n_0\,
      DI(0) => err(0),
      O(3 downto 0) => in11(3 downto 0),
      S(3) => \err[3]_i_12_n_0\,
      S(2) => \err[3]_i_13_n_0\,
      S(1) => \err[3]_i_14_n_0\,
      S(0) => \err[3]_i_15_n_0\
    );
\err_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[4]_i_1_n_0\,
      Q => err(4)
    );
\err_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[5]_i_1_n_0\,
      Q => err(5)
    );
\err_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[6]_i_1_n_0\,
      Q => err(6)
    );
\err_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[7]_i_1_n_0\,
      Q => err(7)
    );
\err_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \err_reg[3]_i_3_n_0\,
      CO(3) => \err_reg[7]_i_3_n_0\,
      CO(2) => \err_reg[7]_i_3_n_1\,
      CO(1) => \err_reg[7]_i_3_n_2\,
      CO(0) => \err_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \err[7]_i_8_n_0\,
      DI(2) => \err[7]_i_9_n_0\,
      DI(1) => \err[7]_i_10_n_0\,
      DI(0) => \err[7]_i_11_n_0\,
      O(3 downto 0) => in11(7 downto 4),
      S(3) => \err[7]_i_12_n_0\,
      S(2) => \err[7]_i_13_n_0\,
      S(1) => \err[7]_i_14_n_0\,
      S(0) => \err[7]_i_15_n_0\
    );
\err_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[8]_i_1_n_0\,
      Q => err(8)
    );
\err_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \err[30]_i_1_n_0\,
      CLR => rst,
      D => \err[9]_i_1_n_0\,
      Q => err(9)
    );
finish_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_onehot_state_reg_n_0_[2]\,
      Q => finish
    );
pixel_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_onehot_state_reg_n_0_[1]\,
      Q => pixel_valid
    );
\pixel_x[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => x_temp2,
      I2 => x_temp20_out,
      O => \pixel_x[7]_i_1_n_0\
    );
\pixel_x_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \x_temp_reg_n_0_[0]\,
      Q => \pixel_x_reg[7]_0\(0)
    );
\pixel_x_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \x_temp_reg_n_0_[1]\,
      Q => \pixel_x_reg[7]_0\(1)
    );
\pixel_x_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \x_temp_reg_n_0_[2]\,
      Q => \pixel_x_reg[7]_0\(2)
    );
\pixel_x_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \x_temp_reg_n_0_[3]\,
      Q => \pixel_x_reg[7]_0\(3)
    );
\pixel_x_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \x_temp_reg_n_0_[4]\,
      Q => \pixel_x_reg[7]_0\(4)
    );
\pixel_x_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \x_temp_reg_n_0_[5]\,
      Q => \pixel_x_reg[7]_0\(5)
    );
\pixel_x_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \x_temp_reg_n_0_[6]\,
      Q => \pixel_x_reg[7]_0\(6)
    );
\pixel_x_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \x_temp_reg_n_0_[7]\,
      Q => \pixel_x_reg[7]_0\(7)
    );
\pixel_y_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \y_temp_reg_n_0_[0]\,
      Q => \pixel_y_reg[7]_0\(0)
    );
\pixel_y_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \y_temp_reg_n_0_[1]\,
      Q => \pixel_y_reg[7]_0\(1)
    );
\pixel_y_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \y_temp_reg_n_0_[2]\,
      Q => \pixel_y_reg[7]_0\(2)
    );
\pixel_y_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \y_temp_reg_n_0_[3]\,
      Q => \pixel_y_reg[7]_0\(3)
    );
\pixel_y_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \y_temp_reg_n_0_[4]\,
      Q => \pixel_y_reg[7]_0\(4)
    );
\pixel_y_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \y_temp_reg_n_0_[5]\,
      Q => \pixel_y_reg[7]_0\(5)
    );
\pixel_y_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \y_temp_reg_n_0_[6]\,
      Q => \pixel_y_reg[7]_0\(6)
    );
\pixel_y_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \pixel_x[7]_i_1_n_0\,
      CLR => rst,
      D => \y_temp_reg_n_0_[7]\,
      Q => \pixel_y_reg[7]_0\(7)
    );
\sx_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => \sx_reg[1]_0\(0),
      Q => \sx_reg_n_0_[1]\
    );
\sy_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => '1',
      Q => \sy_reg_n_0_[0]\
    );
\sy_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dx,
      CLR => rst,
      D => O(0),
      Q => \sy_reg_n_0_[1]\
    );
\x_temp[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => x1_wire(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in4(0),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \x_temp[0]_i_1_n_0\
    );
\x_temp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => x1_wire(1),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in4(1),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \x_temp[1]_i_1_n_0\
    );
\x_temp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => x1_wire(2),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in4(2),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \x_temp[2]_i_1_n_0\
    );
\x_temp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => x1_wire(3),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in4(3),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \x_temp[3]_i_1_n_0\
    );
\x_temp[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_temp_reg_n_0_[3]\,
      I1 => \sx_reg_n_0_[1]\,
      O => \x_temp[3]_i_3_n_0\
    );
\x_temp[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_temp_reg_n_0_[2]\,
      I1 => \sx_reg_n_0_[1]\,
      O => \x_temp[3]_i_4_n_0\
    );
\x_temp[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_temp_reg_n_0_[1]\,
      I1 => \sx_reg_n_0_[1]\,
      O => \x_temp[3]_i_5_n_0\
    );
\x_temp[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_temp_reg_n_0_[0]\,
      I1 => \sy_reg_n_0_[0]\,
      O => \x_temp[3]_i_6_n_0\
    );
\x_temp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => x1_wire(4),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in4(4),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \x_temp[4]_i_1_n_0\
    );
\x_temp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => x1_wire(5),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in4(5),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \x_temp[5]_i_1_n_0\
    );
\x_temp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => x1_wire(6),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in4(6),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \x_temp[6]_i_1_n_0\
    );
\x_temp[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8880"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \x_temp_reg[7]_i_3_n_0\,
      I2 => x_temp20_out,
      I3 => x_temp2,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => rst,
      O => p_0_in(2)
    );
\x_temp[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => err(29),
      I1 => \x_temp_reg[7]_i_27_n_3\,
      I2 => err0(31),
      I3 => err(30),
      O => \x_temp[7]_i_10_n_0\
    );
\x_temp[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => err(27),
      I1 => err(28),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_11_n_0\
    );
\x_temp[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => err(25),
      I1 => err(26),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_12_n_0\
    );
\x_temp[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => err(23),
      I1 => err(24),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_13_n_0\
    );
\x_temp[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_temp_reg_n_0_[7]\,
      I1 => \sx_reg_n_0_[1]\,
      O => \x_temp[7]_i_14_n_0\
    );
\x_temp[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_temp_reg_n_0_[6]\,
      I1 => \sx_reg_n_0_[1]\,
      O => \x_temp[7]_i_15_n_0\
    );
\x_temp[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_temp_reg_n_0_[5]\,
      I1 => \sx_reg_n_0_[1]\,
      O => \x_temp[7]_i_16_n_0\
    );
\x_temp[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_temp_reg_n_0_[4]\,
      I1 => \sx_reg_n_0_[1]\,
      O => \x_temp[7]_i_17_n_0\
    );
\x_temp[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => err(21),
      I1 => err(22),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_19_n_0\
    );
\x_temp[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => x1_wire(7),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in4(7),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \x_temp[7]_i_2_n_0\
    );
\x_temp[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => err(19),
      I1 => err(20),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_20_n_0\
    );
\x_temp[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => err(17),
      I1 => err(18),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_21_n_0\
    );
\x_temp[7]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => err(15),
      I1 => err(16),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_22_n_0\
    );
\x_temp[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => err(21),
      I1 => err(22),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_23_n_0\
    );
\x_temp[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => err(19),
      I1 => err(20),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_24_n_0\
    );
\x_temp[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => err(17),
      I1 => err(18),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_25_n_0\
    );
\x_temp[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => err(15),
      I1 => err(16),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_26_n_0\
    );
\x_temp[7]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => err(13),
      I1 => err(14),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_30_n_0\
    );
\x_temp[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => err(11),
      I1 => err(12),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_31_n_0\
    );
\x_temp[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => err(9),
      I1 => err(10),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_32_n_0\
    );
\x_temp[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => err(7),
      I1 => err(8),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_33_n_0\
    );
\x_temp[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => err(13),
      I1 => err(14),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_34_n_0\
    );
\x_temp[7]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => err(11),
      I1 => err(12),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_35_n_0\
    );
\x_temp[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => err(9),
      I1 => err(10),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_36_n_0\
    );
\x_temp[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => err(7),
      I1 => err(8),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_37_n_0\
    );
\x_temp[7]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dx_reg_n_0_[31]\,
      O => \x_temp[7]_i_39_n_0\
    );
\x_temp[7]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => err(5),
      I1 => err0(6),
      I2 => err0(7),
      I3 => err(6),
      O => \x_temp[7]_i_40_n_0\
    );
\x_temp[7]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => err(3),
      I1 => err0(4),
      I2 => err0(5),
      I3 => err(4),
      O => \x_temp[7]_i_41_n_0\
    );
\x_temp[7]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => err(1),
      I1 => err0(2),
      I2 => err0(3),
      I3 => err(2),
      O => \x_temp[7]_i_42_n_0\
    );
\x_temp[7]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => err(0),
      I1 => err0(1),
      O => \x_temp[7]_i_43_n_0\
    );
\x_temp[7]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => err(5),
      I1 => err0(6),
      I2 => err(6),
      I3 => err0(7),
      O => \x_temp[7]_i_44_n_0\
    );
\x_temp[7]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => err(3),
      I1 => err0(4),
      I2 => err(4),
      I3 => err0(5),
      O => \x_temp[7]_i_45_n_0\
    );
\x_temp[7]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => err(1),
      I1 => err0(2),
      I2 => err(2),
      I3 => err0(3),
      O => \x_temp[7]_i_46_n_0\
    );
\x_temp[7]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => err(0),
      I1 => err0(1),
      I2 => err0(0),
      O => \x_temp[7]_i_47_n_0\
    );
\x_temp[7]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dy(7),
      O => \x_temp[7]_i_49_n_0\
    );
\x_temp[7]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dy(6),
      O => \x_temp[7]_i_50_n_0\
    );
\x_temp[7]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dy(5),
      O => \x_temp[7]_i_51_n_0\
    );
\x_temp[7]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dy(4),
      O => \x_temp[7]_i_52_n_0\
    );
\x_temp[7]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dy(3),
      O => \x_temp[7]_i_53_n_0\
    );
\x_temp[7]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dy(2),
      O => \x_temp[7]_i_54_n_0\
    );
\x_temp[7]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dy(1),
      O => \x_temp[7]_i_55_n_0\
    );
\x_temp[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \x_temp_reg[7]_i_27_n_3\,
      I1 => err(29),
      I2 => err(30),
      I3 => err0(31),
      O => \x_temp[7]_i_6_n_0\
    );
\x_temp[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => err(27),
      I1 => err(28),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_7_n_0\
    );
\x_temp[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => err(25),
      I1 => err(26),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_8_n_0\
    );
\x_temp[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => err(23),
      I1 => err(24),
      I2 => \x_temp_reg[7]_i_27_n_3\,
      O => \x_temp[7]_i_9_n_0\
    );
\x_temp[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => in4(8),
      I1 => \y_temp[8]_i_3_n_0\,
      I2 => \x_temp_reg[7]_i_3_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => rst,
      I5 => \x_temp_reg_n_0_[8]\,
      O => \x_temp[8]_i_1_n_0\
    );
\x_temp[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_temp_reg_n_0_[8]\,
      I1 => \sx_reg_n_0_[1]\,
      O => \x_temp[8]_i_3_n_0\
    );
\x_temp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_0_in(2),
      D => \x_temp[0]_i_1_n_0\,
      Q => \x_temp_reg_n_0_[0]\,
      R => '0'
    );
\x_temp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_0_in(2),
      D => \x_temp[1]_i_1_n_0\,
      Q => \x_temp_reg_n_0_[1]\,
      R => '0'
    );
\x_temp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_0_in(2),
      D => \x_temp[2]_i_1_n_0\,
      Q => \x_temp_reg_n_0_[2]\,
      R => '0'
    );
\x_temp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_0_in(2),
      D => \x_temp[3]_i_1_n_0\,
      Q => \x_temp_reg_n_0_[3]\,
      R => '0'
    );
\x_temp_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_temp_reg[3]_i_2_n_0\,
      CO(2) => \x_temp_reg[3]_i_2_n_1\,
      CO(1) => \x_temp_reg[3]_i_2_n_2\,
      CO(0) => \x_temp_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \x_temp_reg_n_0_[3]\,
      DI(2) => \x_temp_reg_n_0_[2]\,
      DI(1) => \x_temp_reg_n_0_[1]\,
      DI(0) => \x_temp_reg_n_0_[0]\,
      O(3 downto 0) => in4(3 downto 0),
      S(3) => \x_temp[3]_i_3_n_0\,
      S(2) => \x_temp[3]_i_4_n_0\,
      S(1) => \x_temp[3]_i_5_n_0\,
      S(0) => \x_temp[3]_i_6_n_0\
    );
\x_temp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_0_in(2),
      D => \x_temp[4]_i_1_n_0\,
      Q => \x_temp_reg_n_0_[4]\,
      R => '0'
    );
\x_temp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_0_in(2),
      D => \x_temp[5]_i_1_n_0\,
      Q => \x_temp_reg_n_0_[5]\,
      R => '0'
    );
\x_temp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_0_in(2),
      D => \x_temp[6]_i_1_n_0\,
      Q => \x_temp_reg_n_0_[6]\,
      R => '0'
    );
\x_temp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_0_in(2),
      D => \x_temp[7]_i_2_n_0\,
      Q => \x_temp_reg_n_0_[7]\,
      R => '0'
    );
\x_temp_reg[7]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_temp_reg[7]_i_29_n_0\,
      CO(3) => \x_temp_reg[7]_i_18_n_0\,
      CO(2) => \x_temp_reg[7]_i_18_n_1\,
      CO(1) => \x_temp_reg[7]_i_18_n_2\,
      CO(0) => \x_temp_reg[7]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \x_temp[7]_i_30_n_0\,
      DI(2) => \x_temp[7]_i_31_n_0\,
      DI(1) => \x_temp[7]_i_32_n_0\,
      DI(0) => \x_temp[7]_i_33_n_0\,
      O(3 downto 0) => \NLW_x_temp_reg[7]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_temp[7]_i_34_n_0\,
      S(2) => \x_temp[7]_i_35_n_0\,
      S(1) => \x_temp[7]_i_36_n_0\,
      S(0) => \x_temp[7]_i_37_n_0\
    );
\x_temp_reg[7]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_temp_reg[7]_i_38_n_0\,
      CO(3 downto 1) => \NLW_x_temp_reg[7]_i_27_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \x_temp_reg[7]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_x_temp_reg[7]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\x_temp_reg[7]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_x_temp_reg[7]_i_28_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \x_temp_reg[7]_i_28_n_3\,
      CYINIT => \x_temp_reg[7]_i_27_n_3\,
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_x_temp_reg[7]_i_28_O_UNCONNECTED\(3 downto 2),
      O(1) => err0(31),
      O(0) => \NLW_x_temp_reg[7]_i_28_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => \x_temp[7]_i_39_n_0\,
      S(0) => '1'
    );
\x_temp_reg[7]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_temp_reg[7]_i_29_n_0\,
      CO(2) => \x_temp_reg[7]_i_29_n_1\,
      CO(1) => \x_temp_reg[7]_i_29_n_2\,
      CO(0) => \x_temp_reg[7]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \x_temp[7]_i_40_n_0\,
      DI(2) => \x_temp[7]_i_41_n_0\,
      DI(1) => \x_temp[7]_i_42_n_0\,
      DI(0) => \x_temp[7]_i_43_n_0\,
      O(3 downto 0) => \NLW_x_temp_reg[7]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_temp[7]_i_44_n_0\,
      S(2) => \x_temp[7]_i_45_n_0\,
      S(1) => \x_temp[7]_i_46_n_0\,
      S(0) => \x_temp[7]_i_47_n_0\
    );
\x_temp_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_temp_reg[7]_i_5_n_0\,
      CO(3) => \x_temp_reg[7]_i_3_n_0\,
      CO(2) => \x_temp_reg[7]_i_3_n_1\,
      CO(1) => \x_temp_reg[7]_i_3_n_2\,
      CO(0) => \x_temp_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \x_temp[7]_i_6_n_0\,
      DI(2) => \x_temp[7]_i_7_n_0\,
      DI(1) => \x_temp[7]_i_8_n_0\,
      DI(0) => \x_temp[7]_i_9_n_0\,
      O(3 downto 0) => \NLW_x_temp_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_temp[7]_i_10_n_0\,
      S(2) => \x_temp[7]_i_11_n_0\,
      S(1) => \x_temp[7]_i_12_n_0\,
      S(0) => \x_temp[7]_i_13_n_0\
    );
\x_temp_reg[7]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_temp_reg[7]_i_48_n_0\,
      CO(3) => \x_temp_reg[7]_i_38_n_0\,
      CO(2) => \x_temp_reg[7]_i_38_n_1\,
      CO(1) => \x_temp_reg[7]_i_38_n_2\,
      CO(0) => \x_temp_reg[7]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => err0(7 downto 4),
      S(3) => \x_temp[7]_i_49_n_0\,
      S(2) => \x_temp[7]_i_50_n_0\,
      S(1) => \x_temp[7]_i_51_n_0\,
      S(0) => \x_temp[7]_i_52_n_0\
    );
\x_temp_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_temp_reg[3]_i_2_n_0\,
      CO(3) => \x_temp_reg[7]_i_4_n_0\,
      CO(2) => \x_temp_reg[7]_i_4_n_1\,
      CO(1) => \x_temp_reg[7]_i_4_n_2\,
      CO(0) => \x_temp_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \x_temp_reg_n_0_[7]\,
      DI(2) => \x_temp_reg_n_0_[6]\,
      DI(1) => \x_temp_reg_n_0_[5]\,
      DI(0) => \x_temp_reg_n_0_[4]\,
      O(3 downto 0) => in4(7 downto 4),
      S(3) => \x_temp[7]_i_14_n_0\,
      S(2) => \x_temp[7]_i_15_n_0\,
      S(1) => \x_temp[7]_i_16_n_0\,
      S(0) => \x_temp[7]_i_17_n_0\
    );
\x_temp_reg[7]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_temp_reg[7]_i_48_n_0\,
      CO(2) => \x_temp_reg[7]_i_48_n_1\,
      CO(1) => \x_temp_reg[7]_i_48_n_2\,
      CO(0) => \x_temp_reg[7]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => err0(3 downto 0),
      S(3) => \x_temp[7]_i_53_n_0\,
      S(2) => \x_temp[7]_i_54_n_0\,
      S(1) => \x_temp[7]_i_55_n_0\,
      S(0) => dy(0)
    );
\x_temp_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_temp_reg[7]_i_18_n_0\,
      CO(3) => \x_temp_reg[7]_i_5_n_0\,
      CO(2) => \x_temp_reg[7]_i_5_n_1\,
      CO(1) => \x_temp_reg[7]_i_5_n_2\,
      CO(0) => \x_temp_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \x_temp[7]_i_19_n_0\,
      DI(2) => \x_temp[7]_i_20_n_0\,
      DI(1) => \x_temp[7]_i_21_n_0\,
      DI(0) => \x_temp[7]_i_22_n_0\,
      O(3 downto 0) => \NLW_x_temp_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_temp[7]_i_23_n_0\,
      S(2) => \x_temp[7]_i_24_n_0\,
      S(1) => \x_temp[7]_i_25_n_0\,
      S(0) => \x_temp[7]_i_26_n_0\
    );
\x_temp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \x_temp[8]_i_1_n_0\,
      Q => \x_temp_reg_n_0_[8]\,
      R => '0'
    );
\x_temp_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_temp_reg[7]_i_4_n_0\,
      CO(3 downto 0) => \NLW_x_temp_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_x_temp_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => in4(8),
      S(3 downto 1) => B"000",
      S(0) => \x_temp[8]_i_3_n_0\
    );
\y_temp[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => y1_wire(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in7(0),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \y_temp[0]_i_1_n_0\
    );
\y_temp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => y1_wire(1),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in7(1),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \y_temp[1]_i_1_n_0\
    );
\y_temp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => y1_wire(2),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in7(2),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \y_temp[2]_i_1_n_0\
    );
\y_temp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => y1_wire(3),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in7(3),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \y_temp[3]_i_1_n_0\
    );
\y_temp[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_temp_reg_n_0_[3]\,
      I1 => \sy_reg_n_0_[1]\,
      O => \y_temp[3]_i_3_n_0\
    );
\y_temp[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_temp_reg_n_0_[2]\,
      I1 => \sy_reg_n_0_[1]\,
      O => \y_temp[3]_i_4_n_0\
    );
\y_temp[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_temp_reg_n_0_[1]\,
      I1 => \sy_reg_n_0_[1]\,
      O => \y_temp[3]_i_5_n_0\
    );
\y_temp[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_temp_reg_n_0_[0]\,
      I1 => \sy_reg_n_0_[0]\,
      O => \y_temp[3]_i_6_n_0\
    );
\y_temp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => y1_wire(4),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in7(4),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \y_temp[4]_i_1_n_0\
    );
\y_temp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => y1_wire(5),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in7(5),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \y_temp[5]_i_1_n_0\
    );
\y_temp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => y1_wire(6),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in7(6),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \y_temp[6]_i_1_n_0\
    );
\y_temp[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8880"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => p_1_in,
      I2 => x_temp20_out,
      I3 => x_temp2,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => rst,
      O => \y_temp[7]_i_1_n_0\
    );
\y_temp[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => err(23),
      I1 => err(24),
      O => \y_temp[7]_i_10_n_0\
    );
\y_temp[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_temp_reg_n_0_[7]\,
      I1 => \sy_reg_n_0_[1]\,
      O => \y_temp[7]_i_11_n_0\
    );
\y_temp[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_temp_reg_n_0_[6]\,
      I1 => \sy_reg_n_0_[1]\,
      O => \y_temp[7]_i_12_n_0\
    );
\y_temp[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_temp_reg_n_0_[5]\,
      I1 => \sy_reg_n_0_[1]\,
      O => \y_temp[7]_i_13_n_0\
    );
\y_temp[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_temp_reg_n_0_[4]\,
      I1 => \sy_reg_n_0_[1]\,
      O => \y_temp[7]_i_14_n_0\
    );
\y_temp[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => err(21),
      I1 => err(22),
      O => \y_temp[7]_i_16_n_0\
    );
\y_temp[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => err(19),
      I1 => err(20),
      O => \y_temp[7]_i_17_n_0\
    );
\y_temp[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => err(17),
      I1 => err(18),
      O => \y_temp[7]_i_18_n_0\
    );
\y_temp[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => err(15),
      I1 => err(16),
      O => \y_temp[7]_i_19_n_0\
    );
\y_temp[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => y1_wire(7),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => in7(7),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \y_temp[7]_i_2_n_0\
    );
\y_temp[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => err(13),
      I1 => err(14),
      O => \y_temp[7]_i_21_n_0\
    );
\y_temp[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => err(11),
      I1 => err(12),
      O => \y_temp[7]_i_22_n_0\
    );
\y_temp[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => err(9),
      I1 => err(10),
      O => \y_temp[7]_i_23_n_0\
    );
\y_temp[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => err(7),
      I1 => err(8),
      O => \y_temp[7]_i_24_n_0\
    );
\y_temp[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dx_reg_n_0_[6]\,
      I1 => err(5),
      I2 => err(6),
      I3 => \dx_reg_n_0_[7]\,
      O => \y_temp[7]_i_25_n_0\
    );
\y_temp[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dx_reg_n_0_[4]\,
      I1 => err(3),
      I2 => err(4),
      I3 => \dx_reg_n_0_[5]\,
      O => \y_temp[7]_i_26_n_0\
    );
\y_temp[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dx_reg_n_0_[2]\,
      I1 => err(1),
      I2 => err(2),
      I3 => \dx_reg_n_0_[3]\,
      O => \y_temp[7]_i_27_n_0\
    );
\y_temp[7]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dx_reg_n_0_[0]\,
      I1 => err(0),
      I2 => \dx_reg_n_0_[1]\,
      O => \y_temp[7]_i_28_n_0\
    );
\y_temp[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dx_reg_n_0_[6]\,
      I1 => err(5),
      I2 => \dx_reg_n_0_[7]\,
      I3 => err(6),
      O => \y_temp[7]_i_29_n_0\
    );
\y_temp[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dx_reg_n_0_[4]\,
      I1 => err(3),
      I2 => \dx_reg_n_0_[5]\,
      I3 => err(4),
      O => \y_temp[7]_i_30_n_0\
    );
\y_temp[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dx_reg_n_0_[2]\,
      I1 => err(1),
      I2 => \dx_reg_n_0_[3]\,
      I3 => err(2),
      O => \y_temp[7]_i_31_n_0\
    );
\y_temp[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \dx_reg_n_0_[1]\,
      I1 => err(0),
      I2 => \dx_reg_n_0_[0]\,
      O => \y_temp[7]_i_32_n_0\
    );
\y_temp[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => err(30),
      I1 => \dx_reg_n_0_[31]\,
      O => \y_temp[7]_i_6_n_0\
    );
\y_temp[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => err(30),
      I1 => \dx_reg_n_0_[31]\,
      I2 => err(29),
      O => \y_temp[7]_i_7_n_0\
    );
\y_temp[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => err(27),
      I1 => err(28),
      O => \y_temp[7]_i_8_n_0\
    );
\y_temp[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => err(25),
      I1 => err(26),
      O => \y_temp[7]_i_9_n_0\
    );
\y_temp[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => in7(8),
      I1 => \y_temp[8]_i_3_n_0\,
      I2 => p_1_in,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => rst,
      I5 => \y_temp_reg_n_0_[8]\,
      O => \y_temp[8]_i_1_n_0\
    );
\y_temp[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x_temp20_out,
      I1 => x_temp2,
      O => \y_temp[8]_i_3_n_0\
    );
\y_temp[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_temp_reg_n_0_[8]\,
      I1 => \sy_reg_n_0_[1]\,
      O => \y_temp[8]_i_4_n_0\
    );
\y_temp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_temp[7]_i_1_n_0\,
      D => \y_temp[0]_i_1_n_0\,
      Q => \y_temp_reg_n_0_[0]\,
      R => '0'
    );
\y_temp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_temp[7]_i_1_n_0\,
      D => \y_temp[1]_i_1_n_0\,
      Q => \y_temp_reg_n_0_[1]\,
      R => '0'
    );
\y_temp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_temp[7]_i_1_n_0\,
      D => \y_temp[2]_i_1_n_0\,
      Q => \y_temp_reg_n_0_[2]\,
      R => '0'
    );
\y_temp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_temp[7]_i_1_n_0\,
      D => \y_temp[3]_i_1_n_0\,
      Q => \y_temp_reg_n_0_[3]\,
      R => '0'
    );
\y_temp_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_temp_reg[3]_i_2_n_0\,
      CO(2) => \y_temp_reg[3]_i_2_n_1\,
      CO(1) => \y_temp_reg[3]_i_2_n_2\,
      CO(0) => \y_temp_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \y_temp_reg_n_0_[3]\,
      DI(2) => \y_temp_reg_n_0_[2]\,
      DI(1) => \y_temp_reg_n_0_[1]\,
      DI(0) => \y_temp_reg_n_0_[0]\,
      O(3 downto 0) => in7(3 downto 0),
      S(3) => \y_temp[3]_i_3_n_0\,
      S(2) => \y_temp[3]_i_4_n_0\,
      S(1) => \y_temp[3]_i_5_n_0\,
      S(0) => \y_temp[3]_i_6_n_0\
    );
\y_temp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_temp[7]_i_1_n_0\,
      D => \y_temp[4]_i_1_n_0\,
      Q => \y_temp_reg_n_0_[4]\,
      R => '0'
    );
\y_temp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_temp[7]_i_1_n_0\,
      D => \y_temp[5]_i_1_n_0\,
      Q => \y_temp_reg_n_0_[5]\,
      R => '0'
    );
\y_temp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_temp[7]_i_1_n_0\,
      D => \y_temp[6]_i_1_n_0\,
      Q => \y_temp_reg_n_0_[6]\,
      R => '0'
    );
\y_temp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_temp[7]_i_1_n_0\,
      D => \y_temp[7]_i_2_n_0\,
      Q => \y_temp_reg_n_0_[7]\,
      R => '0'
    );
\y_temp_reg[7]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_temp_reg[7]_i_20_n_0\,
      CO(3) => \y_temp_reg[7]_i_15_n_0\,
      CO(2) => \y_temp_reg[7]_i_15_n_1\,
      CO(1) => \y_temp_reg[7]_i_15_n_2\,
      CO(0) => \y_temp_reg[7]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_y_temp_reg[7]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_temp[7]_i_21_n_0\,
      S(2) => \y_temp[7]_i_22_n_0\,
      S(1) => \y_temp[7]_i_23_n_0\,
      S(0) => \y_temp[7]_i_24_n_0\
    );
\y_temp_reg[7]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_temp_reg[7]_i_20_n_0\,
      CO(2) => \y_temp_reg[7]_i_20_n_1\,
      CO(1) => \y_temp_reg[7]_i_20_n_2\,
      CO(0) => \y_temp_reg[7]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \y_temp[7]_i_25_n_0\,
      DI(2) => \y_temp[7]_i_26_n_0\,
      DI(1) => \y_temp[7]_i_27_n_0\,
      DI(0) => \y_temp[7]_i_28_n_0\,
      O(3 downto 0) => \NLW_y_temp_reg[7]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_temp[7]_i_29_n_0\,
      S(2) => \y_temp[7]_i_30_n_0\,
      S(1) => \y_temp[7]_i_31_n_0\,
      S(0) => \y_temp[7]_i_32_n_0\
    );
\y_temp_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_temp_reg[7]_i_5_n_0\,
      CO(3) => p_1_in,
      CO(2) => \y_temp_reg[7]_i_3_n_1\,
      CO(1) => \y_temp_reg[7]_i_3_n_2\,
      CO(0) => \y_temp_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \y_temp[7]_i_6_n_0\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_y_temp_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_temp[7]_i_7_n_0\,
      S(2) => \y_temp[7]_i_8_n_0\,
      S(1) => \y_temp[7]_i_9_n_0\,
      S(0) => \y_temp[7]_i_10_n_0\
    );
\y_temp_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_temp_reg[3]_i_2_n_0\,
      CO(3) => \y_temp_reg[7]_i_4_n_0\,
      CO(2) => \y_temp_reg[7]_i_4_n_1\,
      CO(1) => \y_temp_reg[7]_i_4_n_2\,
      CO(0) => \y_temp_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \y_temp_reg_n_0_[7]\,
      DI(2) => \y_temp_reg_n_0_[6]\,
      DI(1) => \y_temp_reg_n_0_[5]\,
      DI(0) => \y_temp_reg_n_0_[4]\,
      O(3 downto 0) => in7(7 downto 4),
      S(3) => \y_temp[7]_i_11_n_0\,
      S(2) => \y_temp[7]_i_12_n_0\,
      S(1) => \y_temp[7]_i_13_n_0\,
      S(0) => \y_temp[7]_i_14_n_0\
    );
\y_temp_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_temp_reg[7]_i_15_n_0\,
      CO(3) => \y_temp_reg[7]_i_5_n_0\,
      CO(2) => \y_temp_reg[7]_i_5_n_1\,
      CO(1) => \y_temp_reg[7]_i_5_n_2\,
      CO(0) => \y_temp_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_y_temp_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_temp[7]_i_16_n_0\,
      S(2) => \y_temp[7]_i_17_n_0\,
      S(1) => \y_temp[7]_i_18_n_0\,
      S(0) => \y_temp[7]_i_19_n_0\
    );
\y_temp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \y_temp[8]_i_1_n_0\,
      Q => \y_temp_reg_n_0_[8]\,
      R => '0'
    );
\y_temp_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_temp_reg[7]_i_4_n_0\,
      CO(3 downto 0) => \NLW_y_temp_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y_temp_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => in7(8),
      S(3 downto 1) => B"000",
      S(0) => \y_temp[8]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_spCORE_0_0_minmax is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y1_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y2_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x3_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x3_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    finish_exec_i_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    finish_exec_i_12_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    finish_exec_i_12_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    finish_exec_i_12_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_spCORE_0_0_minmax : entity is "minmax";
end design_1_spCORE_0_0_minmax;

architecture STRUCTURE of design_1_spCORE_0_0_minmax is
  signal maxx1_carry_n_1 : STD_LOGIC;
  signal maxx1_carry_n_2 : STD_LOGIC;
  signal maxx1_carry_n_3 : STD_LOGIC;
  signal \maxx1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \maxx1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \maxx1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \maxx1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \maxx1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \maxx1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal maxy1_carry_n_1 : STD_LOGIC;
  signal maxy1_carry_n_2 : STD_LOGIC;
  signal maxy1_carry_n_3 : STD_LOGIC;
  signal \maxy1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \maxy1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \maxy1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \maxy1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \maxy1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \maxy1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal minx1_carry_n_1 : STD_LOGIC;
  signal minx1_carry_n_2 : STD_LOGIC;
  signal minx1_carry_n_3 : STD_LOGIC;
  signal \minx1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \minx1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \minx1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \minx1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \minx1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \minx1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal miny1_carry_n_1 : STD_LOGIC;
  signal miny1_carry_n_2 : STD_LOGIC;
  signal miny1_carry_n_3 : STD_LOGIC;
  signal \miny1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \miny1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \miny1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \miny1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \miny1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \miny1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal NLW_maxx1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_maxx1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_maxx1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_maxy1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_maxy1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_maxy1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_minx1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minx1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minx1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_miny1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_miny1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_miny1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of maxx1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \maxx1_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \maxx1_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of maxy1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \maxy1_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \maxy1_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of minx1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \minx1_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \minx1_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of miny1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \miny1_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \miny1_inferred__1/i__carry\ : label is 11;
begin
maxx1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x2_reg[6]_0\(0),
      CO(2) => maxx1_carry_n_1,
      CO(1) => maxx1_carry_n_2,
      CO(0) => maxx1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \FSM_sequential_state[2]_i_12\(3 downto 0),
      O(3 downto 0) => NLW_maxx1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \FSM_sequential_state[2]_i_12_0\(3 downto 0)
    );
\maxx1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x1_reg[6]\(0),
      CO(2) => \maxx1_inferred__0/i__carry_n_1\,
      CO(1) => \maxx1_inferred__0/i__carry_n_2\,
      CO(0) => \maxx1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \FSM_sequential_state[2]_i_12_1\(3 downto 0),
      O(3 downto 0) => \NLW_maxx1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_sequential_state[2]_i_12_2\(3 downto 0)
    );
\maxx1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x1_reg[6]_0\(0),
      CO(2) => \maxx1_inferred__1/i__carry_n_1\,
      CO(1) => \maxx1_inferred__1/i__carry_n_2\,
      CO(0) => \maxx1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \FSM_sequential_state[2]_i_12_3\(3 downto 0),
      O(3 downto 0) => \NLW_maxx1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_sequential_state[2]_i_12_4\(3 downto 0)
    );
maxy1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => maxy1_carry_n_1,
      CO(1) => maxy1_carry_n_2,
      CO(0) => maxy1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_maxy1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\maxy1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y1_reg[6]\(0),
      CO(2) => \maxy1_inferred__0/i__carry_n_1\,
      CO(1) => \maxy1_inferred__0/i__carry_n_2\,
      CO(0) => \maxy1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => finish_exec_i_12(3 downto 0),
      O(3 downto 0) => \NLW_maxy1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => finish_exec_i_12_0(3 downto 0)
    );
\maxy1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y1_reg[6]_0\(0),
      CO(2) => \maxy1_inferred__1/i__carry_n_1\,
      CO(1) => \maxy1_inferred__1/i__carry_n_2\,
      CO(0) => \maxy1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => finish_exec_i_12_1(3 downto 0),
      O(3 downto 0) => \NLW_maxy1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => finish_exec_i_12_2(3 downto 0)
    );
minx1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x3_reg[6]\(0),
      CO(2) => minx1_carry_n_1,
      CO(1) => minx1_carry_n_2,
      CO(0) => minx1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \x[7]_i_4\(3 downto 0),
      O(3 downto 0) => NLW_minx1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \x[7]_i_4_0\(3 downto 0)
    );
\minx1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x3_reg[6]_0\(0),
      CO(2) => \minx1_inferred__0/i__carry_n_1\,
      CO(1) => \minx1_inferred__0/i__carry_n_2\,
      CO(0) => \minx1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \x[7]_i_4_1\(3 downto 0),
      O(3 downto 0) => \NLW_minx1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \x[7]_i_4_2\(3 downto 0)
    );
\minx1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x2_reg[6]\(0),
      CO(2) => \minx1_inferred__1/i__carry_n_1\,
      CO(1) => \minx1_inferred__1/i__carry_n_2\,
      CO(0) => \minx1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \x[7]_i_4_3\(3 downto 0),
      O(3 downto 0) => \NLW_minx1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \x[7]_i_4_4\(3 downto 0)
    );
miny1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y3_reg[6]\(0),
      CO(2) => miny1_carry_n_1,
      CO(1) => miny1_carry_n_2,
      CO(0) => miny1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \y[7]_i_3\(3 downto 0),
      O(3 downto 0) => NLW_miny1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \y[7]_i_3_0\(3 downto 0)
    );
\miny1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y3_reg[6]_0\(0),
      CO(2) => \miny1_inferred__0/i__carry_n_1\,
      CO(1) => \miny1_inferred__0/i__carry_n_2\,
      CO(0) => \miny1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \y[7]_i_3_1\(3 downto 0),
      O(3 downto 0) => \NLW_miny1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \y[7]_i_3_2\(3 downto 0)
    );
\miny1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y2_reg[6]\(0),
      CO(2) => \miny1_inferred__1/i__carry_n_1\,
      CO(1) => \miny1_inferred__1/i__carry_n_2\,
      CO(0) => \miny1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \y[7]_i_3_3\(3 downto 0),
      O(3 downto 0) => \NLW_miny1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \y[7]_i_3_4\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_spCORE_0_0_spPIPE is
  port (
    instr_req_int_reg_0 : out STD_LOGIC;
    \x2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \y2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x3_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x3_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x3_reg[7]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x3_reg[7]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y3_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y3_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[7]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y3_reg[7]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[7]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x1_reg[7]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y1_reg[7]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y1_reg[7]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x2_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x2_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[7]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x2_reg[7]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y2_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y2_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y2_reg[7]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y2_reg[7]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x2_reg[7]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x2_reg[7]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y3_reg[7]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y3_reg[7]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[7]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y3_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x2_reg[7]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y3_reg[7]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__66_carry__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y2_reg[7]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y2_reg[7]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x3_reg[7]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x3_reg[7]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y2_reg[7]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x3_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y2_reg[7]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x3_reg[7]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1_inferred__0/i___66_carry__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[5]_0\ : out STD_LOGIC;
    x2_wire : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x2_reg[4]_0\ : out STD_LOGIC;
    \x2_reg[3]_0\ : out STD_LOGIC;
    \y2_reg[7]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    y2_wire : out STD_LOGIC_VECTOR ( 7 downto 0 );
    y1_wire : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \y2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y3_reg[7]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    y3_wire : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \y3_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y3_reg[7]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y3_reg[3]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x1_reg[7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    x1_wire : out STD_LOGIC_VECTOR ( 7 downto 0 );
    x3_wire : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x2_reg[7]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x2_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x3_reg[7]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x3_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x3_reg[7]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x3_reg[3]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_reg[7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \err_reg[7]_i_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sx_reg[1]_i_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y2_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y2_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y3_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y3_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y3_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y3_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x3_reg[7]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x3_reg[7]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x3_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x3_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x3_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x3_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y3_reg[7]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y3_reg[7]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area0_carry__3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x1_reg[7]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x1_reg[7]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_reg[7]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y1_reg[7]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area0_carry__3_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x2_reg[7]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x2_reg[7]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y2_reg[7]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y2_reg[7]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area0_carry__3_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y3_reg[7]_11\ : out STD_LOGIC;
    \y3_reg[7]_12\ : out STD_LOGIC;
    \y3_reg[7]_13\ : out STD_LOGIC;
    \x2_reg[7]_12\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x2_reg[7]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x3_reg[7]_11\ : out STD_LOGIC;
    \x3_reg[7]_12\ : out STD_LOGIC;
    \x3_reg[7]_13\ : out STD_LOGIC;
    \y2_reg[7]_12\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y2_reg[7]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area0_carry__3_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x2_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x2_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x1_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x1_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x1_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_reg[0]_0\ : out STD_LOGIC;
    \y1_reg[1]_0\ : out STD_LOGIC;
    \y1_reg[2]_0\ : out STD_LOGIC;
    \y1_reg[3]_1\ : out STD_LOGIC;
    \y1_reg[4]_0\ : out STD_LOGIC;
    \y1_reg[5]_0\ : out STD_LOGIC;
    \y1_reg[6]_4\ : out STD_LOGIC;
    \y1_reg[7]_7\ : out STD_LOGIC;
    \y1_reg[0]_1\ : out STD_LOGIC;
    \y1_reg[1]_1\ : out STD_LOGIC;
    \y1_reg[2]_1\ : out STD_LOGIC;
    \y1_reg[3]_2\ : out STD_LOGIC;
    \y1_reg[4]_1\ : out STD_LOGIC;
    \y1_reg[5]_1\ : out STD_LOGIC;
    \y1_reg[6]_5\ : out STD_LOGIC;
    \y1_reg[7]_8\ : out STD_LOGIC;
    \x1_reg[0]_0\ : out STD_LOGIC;
    \x1_reg[1]_0\ : out STD_LOGIC;
    \x1_reg[2]_0\ : out STD_LOGIC;
    \x1_reg[3]_1\ : out STD_LOGIC;
    \x1_reg[4]_0\ : out STD_LOGIC;
    \x1_reg[5]_0\ : out STD_LOGIC;
    \x1_reg[6]_4\ : out STD_LOGIC;
    \x1_reg[7]_7\ : out STD_LOGIC;
    \area1__100_carry__2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[0]_1\ : out STD_LOGIC;
    \x1_reg[1]_1\ : out STD_LOGIC;
    \x1_reg[2]_1\ : out STD_LOGIC;
    \x1_reg[3]_2\ : out STD_LOGIC;
    \x1_reg[4]_1\ : out STD_LOGIC;
    \x1_reg[5]_1\ : out STD_LOGIC;
    \x1_reg[6]_5\ : out STD_LOGIC;
    \x1_reg[7]_8\ : out STD_LOGIC;
    \x3_reg[7]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x3_reg[7]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[7]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[7]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1_inferred__0/i___66_carry__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[7]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[7]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y1_reg[7]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y1_reg[7]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1_inferred__0/i___66_carry__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[7]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[7]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__1_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y2_reg[7]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y2_reg[7]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1_inferred__0/i___66_carry__1_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[7]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[7]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[7]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x3_reg[7]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y2_reg[7]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y2_reg[7]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1_inferred__0/i___33_carry__1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1_inferred__0/i___66_carry__1_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[6]_2\ : out STD_LOGIC;
    \x2_reg[2]_0\ : out STD_LOGIC;
    \x2_reg[4]_1\ : out STD_LOGIC;
    \x2_reg[2]_1\ : out STD_LOGIC;
    \x2_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x1_reg[6]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[6]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_x_o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    acc_busy_vec : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pixel_y_o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pixel_color_o : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \color_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    acc_enable_vec : out STD_LOGIC_VECTOR ( 3 downto 0 );
    instr_word : in STD_LOGIC_VECTOR ( 51 downto 0 );
    instr_valid : in STD_LOGIC;
    \area1__66_carry__1_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__1_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1_inferred__0/i___66_carry__1_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1_inferred__0/i___66_carry__1_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___66_carry__1_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___66_carry__0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__1_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__1_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__0_i_7__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1_inferred__0/i___66_carry__1_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1_inferred__0/i___66_carry__1_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___66_carry__1_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___66_carry__0_i_7__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__1_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__1_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__0_i_7__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1_inferred__0/i___66_carry__1_9\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \area1_inferred__0/i___66_carry__1_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___66_carry__1_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___66_carry__0_i_7__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__1_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__0\ : in STD_LOGIC;
    \area1__33_carry__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__66_carry__0_i_7__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__2_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__2_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__2_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area1_inferred__0/i___33_carry__0\ : in STD_LOGIC;
    \area1_inferred__0/i___100_carry__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1_inferred__0/i___100_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___100_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___100_carry__1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_state_reg[2]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sx_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sx_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area_reg[17]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area_reg[17]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area_reg[17]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area_reg[17]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    finish_exec_i_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    finish_exec_i_7_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__3_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state[2]_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state[2]_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state[2]_i_7_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__1_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_i_1__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__1_i_1__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry_i_4__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry_i_4__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__0_carry__1_i_1__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___0_carry__1_i_1__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__2_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__2_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___100_carry__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1_inferred__0/i___100_carry__2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__2_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__2_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___100_carry__2_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1_inferred__0/i___100_carry__2_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__2_9\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__2_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___100_carry__2_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1_inferred__0/i___100_carry__2_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___100_carry__1_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_i_13_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_state_reg[2]_i_4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pixel_x_o_0_sp_1 : in STD_LOGIC;
    \pixel_x_o[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pixel_x_o_1_sp_1 : in STD_LOGIC;
    pixel_x_o_2_sp_1 : in STD_LOGIC;
    pixel_x_o_3_sp_1 : in STD_LOGIC;
    pixel_x_o_4_sp_1 : in STD_LOGIC;
    pixel_x_o_5_sp_1 : in STD_LOGIC;
    pixel_x_o_6_sp_1 : in STD_LOGIC;
    \pixel_x_o[7]_0\ : in STD_LOGIC;
    pixel_y_o_0_sp_1 : in STD_LOGIC;
    \pixel_y_o[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pixel_y_o_1_sp_1 : in STD_LOGIC;
    pixel_y_o_2_sp_1 : in STD_LOGIC;
    pixel_y_o_3_sp_1 : in STD_LOGIC;
    pixel_y_o_4_sp_1 : in STD_LOGIC;
    pixel_y_o_5_sp_1 : in STD_LOGIC;
    pixel_y_o_6_sp_1 : in STD_LOGIC;
    \pixel_y_o[7]_0\ : in STD_LOGIC;
    \pixel_color_o[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    FINISH_DEBUG : in STD_LOGIC;
    core_halt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_spCORE_0_0_spPIPE : entity is "spPIPE";
end design_1_spCORE_0_0_spPIPE;

architecture STRUCTURE of design_1_spCORE_0_0_spPIPE is
  signal \EXEC/FCIRCLE/state2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \EXEC/FCIRCLE/y1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \EXEC/LINE/sel\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_14__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_15__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_16__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_17__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_20__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_21__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_22__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_23__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_24__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_25__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_26__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_27__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_29__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_30__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_13__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_14__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_15__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_16__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_17__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_18__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_12_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_13_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_13_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_13_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_18_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_18_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_18_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3__0_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3__0_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3__0_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_2__0_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_2__0_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_2__0_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_9_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_9_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_9_n_3\ : STD_LOGIC;
  signal \^acc_busy_vec\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \acc_busy_vec[0]_i_1_n_0\ : STD_LOGIC;
  signal \acc_busy_vec[1]_i_1_n_0\ : STD_LOGIC;
  signal \acc_busy_vec[2]_i_1_n_0\ : STD_LOGIC;
  signal \acc_busy_vec[3]_i_1_n_0\ : STD_LOGIC;
  signal \acc_busy_vec[4]_i_1_n_0\ : STD_LOGIC;
  signal \acc_busy_vec[5]_i_1_n_0\ : STD_LOGIC;
  signal acc_busy_wire : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal acc_enable_vec0 : STD_LOGIC;
  signal \acc_enable_vec[1]_i_1_n_0\ : STD_LOGIC;
  signal \acc_enable_vec[3]_i_1_n_0\ : STD_LOGIC;
  signal \acc_enable_vec[4]_i_1_n_0\ : STD_LOGIC;
  signal \acc_enable_vec[5]_i_2_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_10__2_n_0\ : STD_LOGIC;
  signal \area1__33_carry__0_i_9__2_n_0\ : STD_LOGIC;
  signal \area1__33_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_10__2_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_11__2_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_12__2_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_9__2_n_0\ : STD_LOGIC;
  signal \area1__66_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \area1__66_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \area1__66_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \area1__66_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \area1__66_carry__1_i_7_n_0\ : STD_LOGIC;
  signal color0 : STD_LOGIC;
  signal \color[23]_i_1_n_0\ : STD_LOGIC;
  signal \color[23]_i_3_n_0\ : STD_LOGIC;
  signal \^color_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal dec_instr0 : STD_LOGIC;
  signal \dx[4]_i_3_n_0\ : STD_LOGIC;
  signal \dx[4]_i_4_n_0\ : STD_LOGIC;
  signal \dx[4]_i_5_n_0\ : STD_LOGIC;
  signal \dx[4]_i_6_n_0\ : STD_LOGIC;
  signal \dx[5]_i_2_n_0\ : STD_LOGIC;
  signal \dx[7]_i_4_n_0\ : STD_LOGIC;
  signal \dx[7]_i_6_n_0\ : STD_LOGIC;
  signal \dx[7]_i_7_n_0\ : STD_LOGIC;
  signal \dx[7]_i_8_n_0\ : STD_LOGIC;
  signal \dx[7]_i_9_n_0\ : STD_LOGIC;
  signal \dx_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \dx_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \dx_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \dx_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \dx_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \dx_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \dx_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \dx_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \dx_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \dx_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \dx_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \dx_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \dx_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \dx_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \dx_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \dx_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \dx_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \dy[4]_i_3_n_0\ : STD_LOGIC;
  signal \dy[4]_i_4_n_0\ : STD_LOGIC;
  signal \dy[4]_i_5_n_0\ : STD_LOGIC;
  signal \dy[4]_i_6_n_0\ : STD_LOGIC;
  signal \dy[5]_i_2_n_0\ : STD_LOGIC;
  signal \dy[7]_i_3_n_0\ : STD_LOGIC;
  signal \dy[7]_i_5_n_0\ : STD_LOGIC;
  signal \dy[7]_i_6_n_0\ : STD_LOGIC;
  signal \dy[7]_i_7_n_0\ : STD_LOGIC;
  signal \dy[7]_i_8_n_0\ : STD_LOGIC;
  signal \dy_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \dy_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \dy_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \dy_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \dy_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \dy_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \dy_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \dy_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \dy_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \dy_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \dy_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \dy_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \dy_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \dy_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \dy_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \dy_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \dy_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \err[3]_i_4_n_0\ : STD_LOGIC;
  signal \err[3]_i_5_n_0\ : STD_LOGIC;
  signal \err[3]_i_6_n_0\ : STD_LOGIC;
  signal \err[3]_i_7_n_0\ : STD_LOGIC;
  signal \err[3]_i_8_n_0\ : STD_LOGIC;
  signal \err[7]_i_4_n_0\ : STD_LOGIC;
  signal \err[7]_i_5_n_0\ : STD_LOGIC;
  signal \err[7]_i_6_n_0\ : STD_LOGIC;
  signal \err[7]_i_7_n_0\ : STD_LOGIC;
  signal \err_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \err_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \err_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \err_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \err_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \err_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \err_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \err_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \i___33_carry__0_i_10__2_n_0\ : STD_LOGIC;
  signal \i___33_carry__0_i_9__2_n_0\ : STD_LOGIC;
  signal \i___33_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_10__2_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_11__2_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_12__2_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_9__2_n_0\ : STD_LOGIC;
  signal \i___66_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i___66_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \i___66_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \i___66_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \i___66_carry__1_i_7_n_0\ : STD_LOGIC;
  signal instr_req_int_i_1_n_0 : STD_LOGIC;
  signal \^instr_req_int_reg_0\ : STD_LOGIC;
  signal \pixel_color_o[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_color_o[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pixel_x_o[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal pixel_x_o_0_sn_1 : STD_LOGIC;
  signal pixel_x_o_1_sn_1 : STD_LOGIC;
  signal pixel_x_o_2_sn_1 : STD_LOGIC;
  signal pixel_x_o_3_sn_1 : STD_LOGIC;
  signal pixel_x_o_4_sn_1 : STD_LOGIC;
  signal pixel_x_o_5_sn_1 : STD_LOGIC;
  signal pixel_x_o_6_sn_1 : STD_LOGIC;
  signal pixel_y_o_0_sn_1 : STD_LOGIC;
  signal pixel_y_o_1_sn_1 : STD_LOGIC;
  signal pixel_y_o_2_sn_1 : STD_LOGIC;
  signal pixel_y_o_3_sn_1 : STD_LOGIC;
  signal pixel_y_o_4_sn_1 : STD_LOGIC;
  signal pixel_y_o_5_sn_1 : STD_LOGIC;
  signal pixel_y_o_6_sn_1 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sx_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \sx_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \sx_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \sy_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \sy_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \sy_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \sy_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \x1[7]_i_1_n_0\ : STD_LOGIC;
  signal \x1[7]_i_3_n_0\ : STD_LOGIC;
  signal \^x1_reg[7]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^x1_reg[7]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^x1_reg[7]_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x1_wire\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \x2[7]_i_1_n_0\ : STD_LOGIC;
  signal \^x2_reg[1]_0\ : STD_LOGIC;
  signal \^x2_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^x2_reg[7]_11\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x2_reg[7]_13\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x2_reg[7]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^x2_reg[7]_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^x2_reg[7]_6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^x2_reg[7]_7\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^x2_wire\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \x3[7]_i_1_n_0\ : STD_LOGIC;
  signal \^x3_reg[7]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^x3_reg[7]_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x3_reg[7]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^x3_reg[7]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^x3_reg[7]_6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^x3_wire\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^y1_reg[7]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^y1_reg[7]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^y1_reg[7]_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y1_wire\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^y2_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^y2_reg[7]_11\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y2_reg[7]_13\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y2_reg[7]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^y2_reg[7]_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^y2_reg[7]_6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^y2_reg[7]_7\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^y2_wire\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^y3_reg[7]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^y3_reg[7]_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y3_reg[7]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^y3_reg[7]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^y3_reg[7]_6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^y3_wire\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_FSM_sequential_state_reg[1]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[1]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_sequential_state_reg[1]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_area1__0_carry__1_i_7__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area1__0_carry__1_i_7__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_area1__66_carry_i_8__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area1__66_carry_i_8__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_area1__66_carry_i_8__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area1__66_carry_i_8__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_area1__66_carry_i_8__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_area1__66_carry_i_8__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dx_reg[7]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dx_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dy_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dy_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_err_reg[30]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_err_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i___0_carry__1_i_7__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___0_carry__1_i_7__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i___66_carry_i_8__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___66_carry_i_8__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i___66_carry_i_8__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___66_carry_i_8__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i___66_carry_i_8__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___66_carry_i_8__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sx_reg[1]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sx_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sx_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sy_reg[1]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sy_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sy_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair99";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "drawing:10,normal:00,halt:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "drawing:10,normal:00,halt:01";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_state_reg[1]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \FSM_sequential_state_reg[1]_i_13\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_state_reg[1]_i_13\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \FSM_sequential_state_reg[1]_i_18\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_state_reg[1]_i_18\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_state_reg[1]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_state_reg[2]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_state_reg[2]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \FSM_sequential_state_reg[2]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_state_reg[2]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \FSM_sequential_state_reg[2]_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_state_reg[2]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \acc_busy_vec[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \acc_busy_vec[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \acc_busy_vec[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \acc_busy_vec[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \acc_busy_vec[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \acc_busy_vec[5]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_10__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \area1__0_carry__0_i_9__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \area1__0_carry__1_i_8__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_10__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \area1__33_carry__0_i_9__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \area1__33_carry__1_i_7__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \area1__66_carry__0_i_10\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \area1__66_carry__0_i_10__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \area1__66_carry__0_i_10__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \area1__66_carry__0_i_10__2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \area1__66_carry__0_i_11\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \area1__66_carry__0_i_11__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \area1__66_carry__0_i_11__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \area1__66_carry__0_i_11__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \area1__66_carry__0_i_12__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \area1__66_carry__0_i_12__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \area1__66_carry__0_i_9\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \area1__66_carry__0_i_9__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \area1__66_carry__0_i_9__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \area1__66_carry__0_i_9__2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \area1__66_carry__1_i_7\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \area1__66_carry__1_i_7__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \area1__66_carry__1_i_7__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \area1__66_carry__1_i_7__2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \d[4]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \d[5]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \d[6]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \d[6]_i_2__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \d[7]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \d[7]_i_4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \dx[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dx[5]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dy[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \dy[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dy[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \dy[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \dy[5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dy[5]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \dy[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dy[7]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \i___0_carry__0_i_10__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \i___0_carry__0_i_9__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \i___0_carry__1_i_8__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_10__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \i___33_carry__0_i_9__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \i___33_carry__1_i_7__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \i___66_carry__0_i_10\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \i___66_carry__0_i_10__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \i___66_carry__0_i_10__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i___66_carry__0_i_10__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i___66_carry__0_i_11\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \i___66_carry__0_i_11__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \i___66_carry__0_i_11__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \i___66_carry__0_i_11__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i___66_carry__0_i_12__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \i___66_carry__0_i_12__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i___66_carry__0_i_9\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \i___66_carry__0_i_9__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \i___66_carry__0_i_9__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i___66_carry__0_i_9__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \i___66_carry__1_i_7\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \i___66_carry__1_i_7__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \i___66_carry__1_i_7__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i___66_carry__1_i_7__2\ : label is "soft_lutpair123";
begin
  acc_busy_vec(2 downto 0) <= \^acc_busy_vec\(2 downto 0);
  \color_reg[23]_0\(23 downto 0) <= \^color_reg[23]_0\(23 downto 0);
  instr_req_int_reg_0 <= \^instr_req_int_reg_0\;
  pixel_x_o_0_sn_1 <= pixel_x_o_0_sp_1;
  pixel_x_o_1_sn_1 <= pixel_x_o_1_sp_1;
  pixel_x_o_2_sn_1 <= pixel_x_o_2_sp_1;
  pixel_x_o_3_sn_1 <= pixel_x_o_3_sp_1;
  pixel_x_o_4_sn_1 <= pixel_x_o_4_sp_1;
  pixel_x_o_5_sn_1 <= pixel_x_o_5_sp_1;
  pixel_x_o_6_sn_1 <= pixel_x_o_6_sp_1;
  pixel_y_o_0_sn_1 <= pixel_y_o_0_sp_1;
  pixel_y_o_1_sn_1 <= pixel_y_o_1_sp_1;
  pixel_y_o_2_sn_1 <= pixel_y_o_2_sp_1;
  pixel_y_o_3_sn_1 <= pixel_y_o_3_sp_1;
  pixel_y_o_4_sn_1 <= pixel_y_o_4_sp_1;
  pixel_y_o_5_sn_1 <= pixel_y_o_5_sp_1;
  pixel_y_o_6_sn_1 <= pixel_y_o_6_sp_1;
  \x1_reg[7]_1\(0) <= \^x1_reg[7]_1\(0);
  \x1_reg[7]_3\(1 downto 0) <= \^x1_reg[7]_3\(1 downto 0);
  \x1_reg[7]_6\(3 downto 0) <= \^x1_reg[7]_6\(3 downto 0);
  x1_wire(7 downto 0) <= \^x1_wire\(7 downto 0);
  \x2_reg[1]_0\ <= \^x2_reg[1]_0\;
  \x2_reg[7]_0\(7 downto 0) <= \^x2_reg[7]_0\(7 downto 0);
  \x2_reg[7]_11\(3 downto 0) <= \^x2_reg[7]_11\(3 downto 0);
  \x2_reg[7]_13\(3 downto 0) <= \^x2_reg[7]_13\(3 downto 0);
  \x2_reg[7]_2\(0) <= \^x2_reg[7]_2\(0);
  \x2_reg[7]_4\(1 downto 0) <= \^x2_reg[7]_4\(1 downto 0);
  \x2_reg[7]_6\(2 downto 0) <= \^x2_reg[7]_6\(2 downto 0);
  \x2_reg[7]_7\(2 downto 0) <= \^x2_reg[7]_7\(2 downto 0);
  x2_wire(7 downto 0) <= \^x2_wire\(7 downto 0);
  \x3_reg[7]_1\(0) <= \^x3_reg[7]_1\(0);
  \x3_reg[7]_10\(3 downto 0) <= \^x3_reg[7]_10\(3 downto 0);
  \x3_reg[7]_3\(1 downto 0) <= \^x3_reg[7]_3\(1 downto 0);
  \x3_reg[7]_5\(0) <= \^x3_reg[7]_5\(0);
  \x3_reg[7]_6\(2 downto 0) <= \^x3_reg[7]_6\(2 downto 0);
  x3_wire(7 downto 0) <= \^x3_wire\(7 downto 0);
  \y1_reg[7]_1\(0) <= \^y1_reg[7]_1\(0);
  \y1_reg[7]_3\(1 downto 0) <= \^y1_reg[7]_3\(1 downto 0);
  \y1_reg[7]_6\(3 downto 0) <= \^y1_reg[7]_6\(3 downto 0);
  y1_wire(7 downto 0) <= \^y1_wire\(7 downto 0);
  \y2_reg[7]_0\(7 downto 0) <= \^y2_reg[7]_0\(7 downto 0);
  \y2_reg[7]_11\(3 downto 0) <= \^y2_reg[7]_11\(3 downto 0);
  \y2_reg[7]_13\(3 downto 0) <= \^y2_reg[7]_13\(3 downto 0);
  \y2_reg[7]_2\(0) <= \^y2_reg[7]_2\(0);
  \y2_reg[7]_4\(1 downto 0) <= \^y2_reg[7]_4\(1 downto 0);
  \y2_reg[7]_6\(2 downto 0) <= \^y2_reg[7]_6\(2 downto 0);
  \y2_reg[7]_7\(2 downto 0) <= \^y2_reg[7]_7\(2 downto 0);
  y2_wire(7 downto 0) <= \^y2_wire\(7 downto 0);
  \y3_reg[7]_1\(0) <= \^y3_reg[7]_1\(0);
  \y3_reg[7]_10\(3 downto 0) <= \^y3_reg[7]_10\(3 downto 0);
  \y3_reg[7]_3\(1 downto 0) <= \^y3_reg[7]_3\(1 downto 0);
  \y3_reg[7]_5\(0) <= \^y3_reg[7]_5\(0);
  \y3_reg[7]_6\(2 downto 0) <= \^y3_reg[7]_6\(2 downto 0);
  y3_wire(7 downto 0) <= \^y3_wire\(7 downto 0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => core_halt,
      I1 => state(1),
      O => \state__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0050005C"
    )
        port map (
      I0 => FINISH_DEBUG,
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => state(1),
      I3 => state(0),
      I4 => core_halt,
      O => \state__0\(1)
    );
\FSM_sequential_state[1]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/y1\(7),
      I1 => \FSM_sequential_state_reg[1]_i_3__0_0\(7),
      O => \FSM_sequential_state[1]_i_14__0_n_0\
    );
\FSM_sequential_state[1]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/y1\(6),
      I1 => \FSM_sequential_state_reg[1]_i_3__0_0\(6),
      O => \FSM_sequential_state[1]_i_15__0_n_0\
    );
\FSM_sequential_state[1]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/y1\(5),
      I1 => \FSM_sequential_state_reg[1]_i_3__0_0\(5),
      O => \FSM_sequential_state[1]_i_16__0_n_0\
    );
\FSM_sequential_state[1]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/y1\(4),
      I1 => \FSM_sequential_state_reg[1]_i_3__0_0\(4),
      O => \FSM_sequential_state[1]_i_17__0_n_0\
    );
\FSM_sequential_state[1]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/y1\(3),
      I1 => \FSM_sequential_state_reg[1]_i_3__0_0\(3),
      O => \FSM_sequential_state[1]_i_19_n_0\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007E000000000000"
    )
        port map (
      I0 => instr_word(0),
      I1 => instr_word(2),
      I2 => instr_word(1),
      I3 => instr_word(3),
      I4 => instr_valid,
      I5 => \^instr_req_int_reg_0\,
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state[1]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/y1\(2),
      I1 => \FSM_sequential_state_reg[1]_i_3__0_0\(2),
      O => \FSM_sequential_state[1]_i_20__0_n_0\
    );
\FSM_sequential_state[1]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/y1\(1),
      I1 => \FSM_sequential_state_reg[1]_i_3__0_0\(1),
      O => \FSM_sequential_state[1]_i_21__0_n_0\
    );
\FSM_sequential_state[1]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/y1\(0),
      I1 => \FSM_sequential_state_reg[1]_i_3__0_0\(0),
      O => \FSM_sequential_state[1]_i_22__0_n_0\
    );
\FSM_sequential_state[1]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(7),
      I1 => \FSM_sequential_state_reg[1]_i_13_0\(7),
      O => \FSM_sequential_state[1]_i_23__0_n_0\
    );
\FSM_sequential_state[1]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(6),
      I1 => \FSM_sequential_state_reg[1]_i_13_0\(6),
      O => \FSM_sequential_state[1]_i_24__0_n_0\
    );
\FSM_sequential_state[1]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(5),
      I1 => \FSM_sequential_state_reg[1]_i_13_0\(5),
      O => \FSM_sequential_state[1]_i_25__0_n_0\
    );
\FSM_sequential_state[1]_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(4),
      I1 => \FSM_sequential_state_reg[1]_i_13_0\(4),
      O => \FSM_sequential_state[1]_i_26__0_n_0\
    );
\FSM_sequential_state[1]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(3),
      I1 => \FSM_sequential_state_reg[1]_i_13_0\(3),
      O => \FSM_sequential_state[1]_i_27__0_n_0\
    );
\FSM_sequential_state[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(2),
      I1 => \FSM_sequential_state_reg[1]_i_13_0\(2),
      O => \FSM_sequential_state[1]_i_28_n_0\
    );
\FSM_sequential_state[1]_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(1),
      I1 => \FSM_sequential_state_reg[1]_i_13_0\(1),
      O => \FSM_sequential_state[1]_i_29__0_n_0\
    );
\FSM_sequential_state[1]_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(0),
      I1 => \FSM_sequential_state_reg[1]_i_13_0\(0),
      O => \FSM_sequential_state[1]_i_30__0_n_0\
    );
\FSM_sequential_state[2]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/state2\(3),
      I1 => \FSM_sequential_state_reg[2]_i_2__0_0\(3),
      O => \FSM_sequential_state[2]_i_10__0_n_0\
    );
\FSM_sequential_state[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(6),
      I1 => \FSM_sequential_state[2]_i_7\(0),
      I2 => \FSM_sequential_state[2]_i_7_0\(0),
      I3 => \^x2_wire\(6),
      I4 => \FSM_sequential_state[2]_i_7_1\(0),
      I5 => \^x3_wire\(6),
      O => \x1_reg[6]_5\
    );
\FSM_sequential_state[2]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/state2\(2),
      I1 => \FSM_sequential_state_reg[2]_i_2__0_0\(2),
      O => \FSM_sequential_state[2]_i_11__0_n_0\
    );
\FSM_sequential_state[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(7),
      I1 => \FSM_sequential_state[2]_i_7\(0),
      I2 => \FSM_sequential_state[2]_i_7_0\(0),
      I3 => \^x2_wire\(7),
      I4 => \FSM_sequential_state[2]_i_7_1\(0),
      I5 => \^x3_wire\(7),
      O => \x1_reg[7]_8\
    );
\FSM_sequential_state[2]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/state2\(1),
      I1 => \FSM_sequential_state_reg[2]_i_2__0_0\(1),
      O => \FSM_sequential_state[2]_i_12__0_n_0\
    );
\FSM_sequential_state[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(4),
      I1 => \FSM_sequential_state[2]_i_7\(0),
      I2 => \FSM_sequential_state[2]_i_7_0\(0),
      I3 => \^x2_wire\(4),
      I4 => \FSM_sequential_state[2]_i_7_1\(0),
      I5 => \^x3_wire\(4),
      O => \x1_reg[4]_1\
    );
\FSM_sequential_state[2]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/state2\(0),
      I1 => \FSM_sequential_state_reg[2]_i_2__0_0\(0),
      O => \FSM_sequential_state[2]_i_13__0_n_0\
    );
\FSM_sequential_state[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(5),
      I1 => \FSM_sequential_state[2]_i_7\(0),
      I2 => \FSM_sequential_state[2]_i_7_0\(0),
      I3 => \^x2_wire\(5),
      I4 => \FSM_sequential_state[2]_i_7_1\(0),
      I5 => \^x3_wire\(5),
      O => \x1_reg[5]_1\
    );
\FSM_sequential_state[2]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(7),
      I1 => \FSM_sequential_state_reg[2]_i_4_0\(7),
      O => \FSM_sequential_state[2]_i_14__0_n_0\
    );
\FSM_sequential_state[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(2),
      I1 => \FSM_sequential_state[2]_i_7\(0),
      I2 => \FSM_sequential_state[2]_i_7_0\(0),
      I3 => \^x2_wire\(2),
      I4 => \FSM_sequential_state[2]_i_7_1\(0),
      I5 => \^x3_wire\(2),
      O => \x1_reg[2]_1\
    );
\FSM_sequential_state[2]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(6),
      I1 => \FSM_sequential_state_reg[2]_i_4_0\(6),
      O => \FSM_sequential_state[2]_i_15__0_n_0\
    );
\FSM_sequential_state[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(3),
      I1 => \FSM_sequential_state[2]_i_7\(0),
      I2 => \FSM_sequential_state[2]_i_7_0\(0),
      I3 => \^x2_wire\(3),
      I4 => \FSM_sequential_state[2]_i_7_1\(0),
      I5 => \^x3_wire\(3),
      O => \x1_reg[3]_2\
    );
\FSM_sequential_state[2]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(5),
      I1 => \FSM_sequential_state_reg[2]_i_4_0\(5),
      O => \FSM_sequential_state[2]_i_16__0_n_0\
    );
\FSM_sequential_state[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(0),
      I1 => \FSM_sequential_state[2]_i_7\(0),
      I2 => \FSM_sequential_state[2]_i_7_0\(0),
      I3 => \^x2_wire\(0),
      I4 => \FSM_sequential_state[2]_i_7_1\(0),
      I5 => \^x3_wire\(0),
      O => \x1_reg[0]_1\
    );
\FSM_sequential_state[2]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(4),
      I1 => \FSM_sequential_state_reg[2]_i_4_0\(4),
      O => \FSM_sequential_state[2]_i_17__0_n_0\
    );
\FSM_sequential_state[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(1),
      I1 => \FSM_sequential_state[2]_i_7\(0),
      I2 => \FSM_sequential_state[2]_i_7_0\(0),
      I3 => \^x2_wire\(1),
      I4 => \FSM_sequential_state[2]_i_7_1\(0),
      I5 => \^x3_wire\(1),
      O => \x1_reg[1]_1\
    );
\FSM_sequential_state[2]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(3),
      I1 => \FSM_sequential_state_reg[2]_i_4_0\(3),
      O => \FSM_sequential_state[2]_i_18__0_n_0\
    );
\FSM_sequential_state[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(2),
      I1 => \FSM_sequential_state_reg[2]_i_4_0\(2),
      O => \FSM_sequential_state[2]_i_19_n_0\
    );
\FSM_sequential_state[2]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(1),
      I1 => \FSM_sequential_state_reg[2]_i_4_0\(1),
      O => \FSM_sequential_state[2]_i_20_n_0\
    );
\FSM_sequential_state[2]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x1_wire\(0),
      I1 => \FSM_sequential_state_reg[2]_i_4_0\(0),
      O => \FSM_sequential_state[2]_i_21_n_0\
    );
\FSM_sequential_state[2]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/state2\(7),
      I1 => \FSM_sequential_state_reg[2]_i_2__0_0\(7),
      O => \FSM_sequential_state[2]_i_5__0_n_0\
    );
\FSM_sequential_state[2]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/state2\(6),
      I1 => \FSM_sequential_state_reg[2]_i_2__0_0\(6),
      O => \FSM_sequential_state[2]_i_6__0_n_0\
    );
\FSM_sequential_state[2]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/state2\(5),
      I1 => \FSM_sequential_state_reg[2]_i_2__0_0\(5),
      O => \FSM_sequential_state[2]_i_7__0_n_0\
    );
\FSM_sequential_state[2]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EXEC/FCIRCLE/state2\(4),
      I1 => \FSM_sequential_state_reg[2]_i_2__0_0\(4),
      O => \FSM_sequential_state[2]_i_8__0_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \state__0\(0),
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \state__0\(1),
      Q => state(1)
    );
\FSM_sequential_state_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_state_reg[1]_i_12_n_0\,
      CO(2) => \FSM_sequential_state_reg[1]_i_12_n_1\,
      CO(1) => \FSM_sequential_state_reg[1]_i_12_n_2\,
      CO(0) => \FSM_sequential_state_reg[1]_i_12_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \EXEC/FCIRCLE/y1\(3 downto 0),
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[1]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[1]_i_19_n_0\,
      S(2) => \FSM_sequential_state[1]_i_20__0_n_0\,
      S(1) => \FSM_sequential_state[1]_i_21__0_n_0\,
      S(0) => \FSM_sequential_state[1]_i_22__0_n_0\
    );
\FSM_sequential_state_reg[1]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[1]_i_18_n_0\,
      CO(3) => \NLW_FSM_sequential_state_reg[1]_i_13_CO_UNCONNECTED\(3),
      CO(2) => \FSM_sequential_state_reg[1]_i_13_n_1\,
      CO(1) => \FSM_sequential_state_reg[1]_i_13_n_2\,
      CO(0) => \FSM_sequential_state_reg[1]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^x1_wire\(6 downto 4),
      O(3 downto 0) => \EXEC/FCIRCLE/y1\(7 downto 4),
      S(3) => \FSM_sequential_state[1]_i_23__0_n_0\,
      S(2) => \FSM_sequential_state[1]_i_24__0_n_0\,
      S(1) => \FSM_sequential_state[1]_i_25__0_n_0\,
      S(0) => \FSM_sequential_state[1]_i_26__0_n_0\
    );
\FSM_sequential_state_reg[1]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_state_reg[1]_i_18_n_0\,
      CO(2) => \FSM_sequential_state_reg[1]_i_18_n_1\,
      CO(1) => \FSM_sequential_state_reg[1]_i_18_n_2\,
      CO(0) => \FSM_sequential_state_reg[1]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^x1_wire\(3 downto 0),
      O(3 downto 0) => \EXEC/FCIRCLE/y1\(3 downto 0),
      S(3) => \FSM_sequential_state[1]_i_27__0_n_0\,
      S(2) => \FSM_sequential_state[1]_i_28_n_0\,
      S(1) => \FSM_sequential_state[1]_i_29__0_n_0\,
      S(0) => \FSM_sequential_state[1]_i_30__0_n_0\
    );
\FSM_sequential_state_reg[1]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[1]_i_12_n_0\,
      CO(3) => \x1_reg[6]_6\(0),
      CO(2) => \FSM_sequential_state_reg[1]_i_3__0_n_1\,
      CO(1) => \FSM_sequential_state_reg[1]_i_3__0_n_2\,
      CO(0) => \FSM_sequential_state_reg[1]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \EXEC/FCIRCLE/y1\(7 downto 4),
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[1]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[1]_i_14__0_n_0\,
      S(2) => \FSM_sequential_state[1]_i_15__0_n_0\,
      S(1) => \FSM_sequential_state[1]_i_16__0_n_0\,
      S(0) => \FSM_sequential_state[1]_i_17__0_n_0\
    );
\FSM_sequential_state_reg[2]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[2]_i_3_n_0\,
      CO(3) => \x1_reg[6]_7\(0),
      CO(2) => \FSM_sequential_state_reg[2]_i_2__0_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_2__0_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \EXEC/FCIRCLE/state2\(7 downto 4),
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[2]_i_5__0_n_0\,
      S(2) => \FSM_sequential_state[2]_i_6__0_n_0\,
      S(1) => \FSM_sequential_state[2]_i_7__0_n_0\,
      S(0) => \FSM_sequential_state[2]_i_8__0_n_0\
    );
\FSM_sequential_state_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_state_reg[2]_i_3_n_0\,
      CO(2) => \FSM_sequential_state_reg[2]_i_3_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_3_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \EXEC/FCIRCLE/state2\(3 downto 0),
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[2]_i_10__0_n_0\,
      S(2) => \FSM_sequential_state[2]_i_11__0_n_0\,
      S(1) => \FSM_sequential_state[2]_i_12__0_n_0\,
      S(0) => \FSM_sequential_state[2]_i_13__0_n_0\
    );
\FSM_sequential_state_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[2]_i_9_n_0\,
      CO(3) => \NLW_FSM_sequential_state_reg[2]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \FSM_sequential_state_reg[2]_i_4_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_4_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^x1_wire\(6 downto 4),
      O(3 downto 0) => \EXEC/FCIRCLE/state2\(7 downto 4),
      S(3) => \FSM_sequential_state[2]_i_14__0_n_0\,
      S(2) => \FSM_sequential_state[2]_i_15__0_n_0\,
      S(1) => \FSM_sequential_state[2]_i_16__0_n_0\,
      S(0) => \FSM_sequential_state[2]_i_17__0_n_0\
    );
\FSM_sequential_state_reg[2]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_state_reg[2]_i_9_n_0\,
      CO(2) => \FSM_sequential_state_reg[2]_i_9_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_9_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^x1_wire\(3 downto 0),
      O(3 downto 0) => \EXEC/FCIRCLE/state2\(3 downto 0),
      S(3) => \FSM_sequential_state[2]_i_18__0_n_0\,
      S(2) => \FSM_sequential_state[2]_i_19_n_0\,
      S(1) => \FSM_sequential_state[2]_i_20_n_0\,
      S(0) => \FSM_sequential_state[2]_i_21_n_0\
    );
\acc_busy_vec[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => instr_word(2),
      I1 => instr_word(1),
      I2 => instr_word(0),
      I3 => instr_valid,
      I4 => instr_word(3),
      O => \acc_busy_vec[0]_i_1_n_0\
    );
\acc_busy_vec[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => instr_word(1),
      I1 => instr_word(3),
      I2 => instr_valid,
      I3 => instr_word(0),
      I4 => instr_word(2),
      O => \acc_busy_vec[1]_i_1_n_0\
    );
\acc_busy_vec[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => instr_word(2),
      I1 => instr_word(1),
      I2 => instr_word(0),
      I3 => instr_valid,
      I4 => instr_word(3),
      O => \acc_busy_vec[2]_i_1_n_0\
    );
\acc_busy_vec[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => instr_word(1),
      I1 => instr_word(2),
      I2 => instr_word(0),
      I3 => instr_valid,
      I4 => instr_word(3),
      O => \acc_busy_vec[3]_i_1_n_0\
    );
\acc_busy_vec[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => instr_word(0),
      I1 => instr_valid,
      I2 => instr_word(3),
      I3 => instr_word(1),
      I4 => instr_word(2),
      O => \acc_busy_vec[4]_i_1_n_0\
    );
\acc_busy_vec[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => instr_word(1),
      I1 => instr_word(3),
      I2 => instr_valid,
      I3 => instr_word(0),
      I4 => instr_word(2),
      O => \acc_busy_vec[5]_i_1_n_0\
    );
\acc_busy_vec_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => \acc_busy_vec[0]_i_1_n_0\,
      Q => acc_busy_wire(0),
      R => '0'
    );
\acc_busy_vec_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => \acc_busy_vec[1]_i_1_n_0\,
      Q => acc_busy_wire(1),
      R => '0'
    );
\acc_busy_vec_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => \acc_busy_vec[2]_i_1_n_0\,
      Q => acc_busy_wire(2),
      R => '0'
    );
\acc_busy_vec_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => \acc_busy_vec[3]_i_1_n_0\,
      Q => \^acc_busy_vec\(0),
      R => '0'
    );
\acc_busy_vec_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => \acc_busy_vec[4]_i_1_n_0\,
      Q => \^acc_busy_vec\(1),
      R => '0'
    );
\acc_busy_vec_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => \acc_busy_vec[5]_i_1_n_0\,
      Q => \^acc_busy_vec\(2),
      R => '0'
    );
\acc_enable_vec[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => instr_word(2),
      I1 => state(0),
      I2 => state(1),
      I3 => instr_word(1),
      I4 => \x1[7]_i_3_n_0\,
      I5 => instr_word(0),
      O => \acc_enable_vec[1]_i_1_n_0\
    );
\acc_enable_vec[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => instr_word(2),
      I3 => instr_word(1),
      I4 => instr_word(0),
      I5 => \x1[7]_i_3_n_0\,
      O => \acc_enable_vec[3]_i_1_n_0\
    );
\acc_enable_vec[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => instr_word(2),
      I3 => instr_word(1),
      I4 => instr_word(0),
      I5 => \x1[7]_i_3_n_0\,
      O => \acc_enable_vec[4]_i_1_n_0\
    );
\acc_enable_vec[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F00F4"
    )
        port map (
      I0 => core_halt,
      I1 => \^instr_req_int_reg_0\,
      I2 => state(0),
      I3 => rst,
      I4 => state(1),
      O => acc_enable_vec0
    );
\acc_enable_vec[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => instr_word(2),
      I1 => state(0),
      I2 => state(1),
      I3 => instr_word(1),
      I4 => \x1[7]_i_3_n_0\,
      I5 => instr_word(0),
      O => \acc_enable_vec[5]_i_2_n_0\
    );
\acc_enable_vec_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => acc_enable_vec0,
      D => \acc_enable_vec[1]_i_1_n_0\,
      Q => acc_enable_vec(0),
      R => '0'
    );
\acc_enable_vec_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => acc_enable_vec0,
      D => \acc_enable_vec[3]_i_1_n_0\,
      Q => acc_enable_vec(1),
      R => '0'
    );
\acc_enable_vec_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => acc_enable_vec0,
      D => \acc_enable_vec[4]_i_1_n_0\,
      Q => acc_enable_vec(2),
      R => '0'
    );
\acc_enable_vec_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => acc_enable_vec0,
      D => \acc_enable_vec[5]_i_2_n_0\,
      Q => acc_enable_vec(3),
      R => '0'
    );
\area0__32_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area_reg[17]\(1),
      I1 => \area_reg[17]_0\(0),
      O => \area0_carry__3\(1)
    );
\area0__32_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area_reg[17]_1\(1),
      I1 => \area_reg[17]_2\(0),
      O => \area0_carry__3_0\(1)
    );
\area0__32_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area_reg[17]_3\(1),
      I1 => \area_reg[17]_4\(0),
      O => \area0_carry__3_1\(1)
    );
\area0__32_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area_reg[17]_5\(1),
      I1 => \area_reg[17]_6\(0),
      O => \area0_carry__3_2\(1)
    );
\area0__32_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area_reg[17]\(0),
      I1 => \area_reg[17]_7\(0),
      O => \area0_carry__3\(0)
    );
\area0__32_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area_reg[17]_1\(0),
      I1 => \area_reg[17]_8\(0),
      O => \area0_carry__3_0\(0)
    );
\area0__32_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area_reg[17]_3\(0),
      I1 => \area_reg[17]_9\(0),
      O => \area0_carry__3_1\(0)
    );
\area0__32_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \area_reg[17]_5\(0),
      I1 => \area_reg[17]_10\(0),
      O => \area0_carry__3_2\(0)
    );
\area0_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area0_carry__3_3\(1),
      O => \area1__100_carry__2\(1)
    );
\area0_carry__2_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area0_carry__3_3\(0),
      O => \area1__100_carry__2\(0)
    );
\area0_carry__3_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \area0_carry__3_3\(2),
      O => \area1__100_carry__2_0\(0)
    );
\area1__0_carry__0_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \area1__66_carry__1_12\(0),
      I1 => \area1__33_carry__1_0\(1),
      O => \y3_reg[7]_11\
    );
\area1__0_carry__0_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \area1__66_carry__1_12\(1),
      I1 => \area1__33_carry__1_0\(1),
      O => \y3_reg[7]_12\
    );
\area1__0_carry__1_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => \area1__66_carry__1_12\(3),
      I1 => \area1__33_carry__1_0\(0),
      I2 => \area1__33_carry__1_0\(1),
      I3 => \^y3_reg[7]_5\(0),
      O => \y3_reg[7]_16\(0)
    );
\area1__0_carry__1_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__0_carry__1_i_1__2\(0),
      CO(3 downto 1) => \NLW_area1__0_carry__1_i_7__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^y3_reg[7]_5\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_area1__0_carry__1_i_7__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\area1__0_carry__1_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \area1__66_carry__1_12\(2),
      I1 => \area1__33_carry__1_0\(1),
      O => \y3_reg[7]_13\
    );
\area1__100_carry__1_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \area1__100_carry__1\(0),
      I1 => \area1__100_carry__2_2\(0),
      I2 => \area1__100_carry__2_1\(0),
      I3 => \area1__100_carry__2_4\(0),
      I4 => \area1__100_carry__2_3\(0),
      O => \area1__33_carry__1\(0)
    );
\area1__100_carry__2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \area1__100_carry__2_1\(0),
      I1 => \area1__100_carry__2_2\(0),
      I2 => \area1__100_carry__2_3\(0),
      I3 => \area1__100_carry__2_4\(0),
      O => \area1__66_carry__0\(0)
    );
\area1__100_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \area1__100_carry__2_5\(0),
      I1 => \area1__100_carry__2_6\(0),
      I2 => \area1__100_carry__2_5\(1),
      I3 => \area1__100_carry__2_5\(2),
      O => \area1__66_carry__1\(0)
    );
\area1__100_carry__2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \area1__100_carry__2_7\(0),
      I1 => \area1__100_carry__2_8\(0),
      I2 => \area1__100_carry__2_7\(1),
      I3 => \area1__100_carry__2_7\(2),
      O => \area1__66_carry__1_0\(0)
    );
\area1__100_carry__2_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \area1__100_carry__2_9\(0),
      I1 => \area1__100_carry__2_10\(0),
      I2 => \area1__100_carry__2_9\(1),
      I3 => \area1__100_carry__2_9\(2),
      O => \area1__66_carry__1_1\(0)
    );
\area1__100_carry__2_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \area1__100_carry__2_1\(0),
      I1 => \area1__100_carry__2_2\(0),
      I2 => \area1__100_carry__2_1\(1),
      I3 => \area1__100_carry__2_1\(2),
      O => \area1__66_carry__1_2\(1)
    );
\area1__100_carry__2_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \area1__100_carry__2_4\(0),
      I1 => \area1__100_carry__2_3\(0),
      I2 => \area1__100_carry__2_1\(1),
      I3 => \area1__100_carry__2_1\(0),
      I4 => \area1__100_carry__2_2\(0),
      O => \area1__66_carry__1_2\(0)
    );
\area1__33_carry__0_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \area1__66_carry__1_12\(0),
      I1 => \area1__66_carry__1_9\(1),
      O => \area1__33_carry__0_i_10__2_n_0\
    );
\area1__33_carry__0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1__66_carry__1_9\(1),
      I1 => \area1__66_carry__1_12\(0),
      I2 => \area1__66_carry__1_9\(0),
      I3 => \area1__66_carry__1_12\(1),
      I4 => \area1__33_carry__1_0\(2),
      I5 => \area1__66_carry__1_12\(2),
      O => \^x2_reg[7]_6\(2)
    );
\area1__33_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1__66_carry__1_9\(1),
      I1 => \area1__66_carry__0_i_7__2_0\(3),
      I2 => \area1__66_carry__1_9\(0),
      I3 => \area1__66_carry__1_12\(0),
      I4 => \area1__33_carry__1_0\(2),
      I5 => \area1__66_carry__1_12\(1),
      O => \^x2_reg[7]_6\(1)
    );
\area1__33_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1__66_carry__1_9\(1),
      I1 => \area1__66_carry__0_i_7__2_0\(2),
      I2 => \area1__66_carry__1_9\(0),
      I3 => \area1__66_carry__0_i_7__2_0\(3),
      I4 => \area1__33_carry__1_0\(2),
      I5 => \area1__66_carry__1_12\(0),
      O => \^x2_reg[7]_6\(0)
    );
\area1__33_carry__0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^x2_reg[7]_6\(2),
      I1 => \area1__66_carry__1_9\(0),
      I2 => \area1__66_carry__1_12\(2),
      I3 => \area1__33_carry__0_i_9__2_n_0\,
      I4 => \area1__66_carry__1_12\(3),
      I5 => \area1__33_carry__1_0\(2),
      O => \x2_reg[7]_5\(2)
    );
\area1__33_carry__0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^x2_reg[7]_6\(1),
      I1 => \area1__66_carry__1_9\(0),
      I2 => \area1__66_carry__1_12\(1),
      I3 => \area1__33_carry__0_i_10__2_n_0\,
      I4 => \area1__66_carry__1_12\(2),
      I5 => \area1__33_carry__1_0\(2),
      O => \x2_reg[7]_5\(1)
    );
\area1__33_carry__0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^x2_reg[7]_6\(0),
      I1 => \area1__66_carry__1_9\(0),
      I2 => \area1__66_carry__1_12\(0),
      I3 => \area1__33_carry__0\,
      I4 => \area1__66_carry__1_12\(1),
      I5 => \area1__33_carry__1_0\(2),
      O => \x2_reg[7]_5\(0)
    );
\area1__33_carry__0_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \area1__66_carry__1_12\(1),
      I1 => \area1__66_carry__1_9\(1),
      O => \area1__33_carry__0_i_9__2_n_0\
    );
\area1__33_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \area1__66_carry__1_3\(0),
      I1 => \area1__66_carry__1_4\(0),
      I2 => \area1__66_carry__1_3\(1),
      I3 => \area1__66_carry__1_5\(3),
      O => \x3_reg[7]_0\(0)
    );
\area1__33_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \area1__66_carry__1_6\(0),
      I1 => \area1__66_carry__1_7\(0),
      I2 => \area1__66_carry__1_6\(1),
      I3 => \area1__66_carry__1_8\(3),
      O => \x1_reg[7]_0\(0)
    );
\area1__33_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \area1__66_carry__1_9\(0),
      I1 => \area1__66_carry__1_10\(0),
      I2 => \area1__66_carry__1_9\(1),
      I3 => \area1__66_carry__1_11\(3),
      O => \x2_reg[7]_1\(0)
    );
\area1__33_carry__1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \area1__66_carry__1_9\(0),
      I1 => \^y3_reg[7]_5\(0),
      I2 => \area1__66_carry__1_9\(1),
      I3 => \area1__66_carry__1_12\(3),
      O => \^x2_reg[7]_7\(2)
    );
\area1__33_carry__1_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => \area1__66_carry__1_9\(1),
      I1 => \area1__66_carry__1_12\(2),
      I2 => \area1__66_carry__1_9\(0),
      I3 => \area1__66_carry__1_12\(3),
      I4 => \area1__33_carry__1_0\(2),
      I5 => \^y3_reg[7]_5\(0),
      O => \^x2_reg[7]_7\(1)
    );
\area1__33_carry__1_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1__66_carry__1_9\(1),
      I1 => \area1__66_carry__1_12\(1),
      I2 => \area1__66_carry__1_9\(0),
      I3 => \area1__66_carry__1_12\(2),
      I4 => \area1__33_carry__1_0\(2),
      I5 => \area1__66_carry__1_12\(3),
      O => \^x2_reg[7]_7\(0)
    );
\area1__33_carry__1_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => \area1__66_carry__1_12\(3),
      I1 => \area1__66_carry__1_9\(0),
      I2 => \area1__66_carry__1_9\(1),
      I3 => \^y3_reg[7]_5\(0),
      O => \y3_reg[7]_4\(2)
    );
\area1__33_carry__1_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => \area1__33_carry__1_0\(2),
      I1 => \area1__66_carry__1_12\(2),
      I2 => \area1__66_carry__1_12\(3),
      I3 => \area1__66_carry__1_9\(1),
      I4 => \^y3_reg[7]_5\(0),
      I5 => \area1__66_carry__1_9\(0),
      O => \y3_reg[7]_4\(1)
    );
\area1__33_carry__1_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \^x2_reg[7]_7\(0),
      I1 => \area1__66_carry__1_9\(0),
      I2 => \area1__66_carry__1_12\(3),
      I3 => \area1__33_carry__1_i_7__2_n_0\,
      I4 => \^y3_reg[7]_5\(0),
      I5 => \area1__33_carry__1_0\(2),
      O => \y3_reg[7]_4\(0)
    );
\area1__33_carry__1_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \area1__66_carry__1_12\(2),
      I1 => \area1__66_carry__1_9\(1),
      O => \area1__33_carry__1_i_7__2_n_0\
    );
\area1__33_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1__66_carry__1_3\(0),
      I1 => \area1__66_carry__0_i_7_0\(1),
      I2 => \area1__66_carry__1_3\(1),
      I3 => \area1__66_carry__0_i_7_0\(0),
      O => \x3_reg[7]_14\(0)
    );
\area1__33_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1__66_carry__1_6\(0),
      I1 => \area1__66_carry__0_i_7__0_0\(1),
      I2 => \area1__66_carry__1_6\(1),
      I3 => \area1__66_carry__0_i_7__0_0\(0),
      O => \x1_reg[7]_9\(0)
    );
\area1__33_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1__66_carry__1_9\(0),
      I1 => \area1__66_carry__0_i_7__1_0\(1),
      I2 => \area1__66_carry__1_9\(1),
      I3 => \area1__66_carry__0_i_7__1_0\(0),
      O => \x2_reg[7]_14\(0)
    );
\area1__33_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1__66_carry__1_9\(0),
      I1 => \area1__66_carry__0_i_7__2_0\(1),
      I2 => \area1__66_carry__1_9\(1),
      I3 => \area1__66_carry__0_i_7__2_0\(0),
      O => \x2_reg[7]_16\(0)
    );
\area1__66_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_3\(3),
      I1 => \area1__66_carry__1_5\(1),
      I2 => \area1__66_carry__1_5\(0),
      I3 => \^x3_reg[7]_1\(0),
      I4 => \area1__66_carry__1_3\(2),
      I5 => \area1__66_carry__1_5\(2),
      O => \^x3_reg[7]_10\(3)
    );
\area1__66_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x3_reg[7]_1\(0),
      I1 => \area1__66_carry__1_5\(0),
      O => \area1__66_carry__0_i_10_n_0\
    );
\area1__66_carry__0_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x1_reg[7]_1\(0),
      I1 => \area1__66_carry__1_8\(0),
      O => \area1__66_carry__0_i_10__0_n_0\
    );
\area1__66_carry__0_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x2_reg[7]_2\(0),
      I1 => \area1__66_carry__1_11\(0),
      O => \area1__66_carry__0_i_10__1_n_0\
    );
\area1__66_carry__0_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x2_reg[7]_2\(0),
      I1 => \area1__66_carry__1_12\(0),
      O => \area1__66_carry__0_i_10__2_n_0\
    );
\area1__66_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x3_reg[7]_1\(0),
      I1 => \area1__66_carry__0_i_7_0\(3),
      O => \area1__66_carry__0_i_11_n_0\
    );
\area1__66_carry__0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x1_reg[7]_1\(0),
      I1 => \area1__66_carry__0_i_7__0_0\(3),
      O => \area1__66_carry__0_i_11__0_n_0\
    );
\area1__66_carry__0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x2_reg[7]_2\(0),
      I1 => \area1__66_carry__0_i_7__1_0\(3),
      O => \area1__66_carry__0_i_11__1_n_0\
    );
\area1__66_carry__0_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x2_reg[7]_2\(0),
      I1 => \area1__66_carry__0_i_7__2_0\(3),
      O => \area1__66_carry__0_i_11__2_n_0\
    );
\area1__66_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x3_reg[7]_1\(0),
      I1 => \area1__66_carry__0_i_7_0\(2),
      O => \area1__66_carry__0_i_12_n_0\
    );
\area1__66_carry__0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x1_reg[7]_1\(0),
      I1 => \area1__66_carry__0_i_7__0_0\(2),
      O => \area1__66_carry__0_i_12__0_n_0\
    );
\area1__66_carry__0_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x2_reg[7]_2\(0),
      I1 => \area1__66_carry__0_i_7__1_0\(2),
      O => \area1__66_carry__0_i_12__1_n_0\
    );
\area1__66_carry__0_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x2_reg[7]_2\(0),
      I1 => \area1__66_carry__0_i_7__2_0\(2),
      O => \area1__66_carry__0_i_12__2_n_0\
    );
\area1__66_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_6\(3),
      I1 => \area1__66_carry__1_8\(1),
      I2 => \area1__66_carry__1_8\(0),
      I3 => \^x1_reg[7]_1\(0),
      I4 => \area1__66_carry__1_6\(2),
      I5 => \area1__66_carry__1_8\(2),
      O => \^x1_reg[7]_6\(3)
    );
\area1__66_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_9\(3),
      I1 => \area1__66_carry__1_11\(1),
      I2 => \area1__66_carry__1_11\(0),
      I3 => \^x2_reg[7]_2\(0),
      I4 => \area1__66_carry__1_9\(2),
      I5 => \area1__66_carry__1_11\(2),
      O => \^x2_reg[7]_11\(3)
    );
\area1__66_carry__0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_9\(3),
      I1 => \area1__66_carry__1_12\(1),
      I2 => \area1__66_carry__1_12\(0),
      I3 => \^x2_reg[7]_2\(0),
      I4 => \area1__66_carry__1_9\(2),
      I5 => \area1__66_carry__1_12\(2),
      O => \^x2_reg[7]_13\(3)
    );
\area1__66_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_3\(3),
      I1 => \area1__66_carry__1_5\(0),
      I2 => \area1__66_carry__0_i_7_0\(3),
      I3 => \^x3_reg[7]_1\(0),
      I4 => \area1__66_carry__1_3\(2),
      I5 => \area1__66_carry__1_5\(1),
      O => \^x3_reg[7]_10\(2)
    );
\area1__66_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_6\(3),
      I1 => \area1__66_carry__1_8\(0),
      I2 => \area1__66_carry__0_i_7__0_0\(3),
      I3 => \^x1_reg[7]_1\(0),
      I4 => \area1__66_carry__1_6\(2),
      I5 => \area1__66_carry__1_8\(1),
      O => \^x1_reg[7]_6\(2)
    );
\area1__66_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_9\(3),
      I1 => \area1__66_carry__1_11\(0),
      I2 => \area1__66_carry__0_i_7__1_0\(3),
      I3 => \^x2_reg[7]_2\(0),
      I4 => \area1__66_carry__1_9\(2),
      I5 => \area1__66_carry__1_11\(1),
      O => \^x2_reg[7]_11\(2)
    );
\area1__66_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_9\(3),
      I1 => \area1__66_carry__1_12\(0),
      I2 => \area1__66_carry__0_i_7__2_0\(3),
      I3 => \^x2_reg[7]_2\(0),
      I4 => \area1__66_carry__1_9\(2),
      I5 => \area1__66_carry__1_12\(1),
      O => \^x2_reg[7]_13\(2)
    );
\area1__66_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_3\(3),
      I1 => \area1__66_carry__0_i_7_0\(3),
      I2 => \area1__66_carry__0_i_7_0\(2),
      I3 => \^x3_reg[7]_1\(0),
      I4 => \area1__66_carry__1_3\(2),
      I5 => \area1__66_carry__1_5\(0),
      O => \^x3_reg[7]_10\(1)
    );
\area1__66_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_6\(3),
      I1 => \area1__66_carry__0_i_7__0_0\(3),
      I2 => \area1__66_carry__0_i_7__0_0\(2),
      I3 => \^x1_reg[7]_1\(0),
      I4 => \area1__66_carry__1_6\(2),
      I5 => \area1__66_carry__1_8\(0),
      O => \^x1_reg[7]_6\(1)
    );
\area1__66_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_9\(3),
      I1 => \area1__66_carry__0_i_7__1_0\(3),
      I2 => \area1__66_carry__0_i_7__1_0\(2),
      I3 => \^x2_reg[7]_2\(0),
      I4 => \area1__66_carry__1_9\(2),
      I5 => \area1__66_carry__1_11\(0),
      O => \^x2_reg[7]_11\(1)
    );
\area1__66_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_9\(3),
      I1 => \area1__66_carry__0_i_7__2_0\(3),
      I2 => \area1__66_carry__0_i_7__2_0\(2),
      I3 => \^x2_reg[7]_2\(0),
      I4 => \area1__66_carry__1_9\(2),
      I5 => \area1__66_carry__1_12\(0),
      O => \^x2_reg[7]_13\(1)
    );
\area1__66_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_3\(3),
      I1 => \area1__66_carry__0_i_7_0\(2),
      I2 => \area1__66_carry__0_i_7_0\(1),
      I3 => \^x3_reg[7]_1\(0),
      I4 => \area1__66_carry__1_3\(2),
      I5 => \area1__66_carry__0_i_7_0\(3),
      O => \^x3_reg[7]_10\(0)
    );
\area1__66_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_6\(3),
      I1 => \area1__66_carry__0_i_7__0_0\(2),
      I2 => \area1__66_carry__0_i_7__0_0\(1),
      I3 => \^x1_reg[7]_1\(0),
      I4 => \area1__66_carry__1_6\(2),
      I5 => \area1__66_carry__0_i_7__0_0\(3),
      O => \^x1_reg[7]_6\(0)
    );
\area1__66_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_9\(3),
      I1 => \area1__66_carry__0_i_7__1_0\(2),
      I2 => \area1__66_carry__0_i_7__1_0\(1),
      I3 => \^x2_reg[7]_2\(0),
      I4 => \area1__66_carry__1_9\(2),
      I5 => \area1__66_carry__0_i_7__1_0\(3),
      O => \^x2_reg[7]_11\(0)
    );
\area1__66_carry__0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_9\(3),
      I1 => \area1__66_carry__0_i_7__2_0\(2),
      I2 => \area1__66_carry__0_i_7__2_0\(1),
      I3 => \^x2_reg[7]_2\(0),
      I4 => \area1__66_carry__1_9\(2),
      I5 => \area1__66_carry__0_i_7__2_0\(3),
      O => \^x2_reg[7]_13\(0)
    );
\area1__66_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x3_reg[7]_10\(3),
      I1 => \area1__66_carry__1_3\(3),
      I2 => \area1__66_carry__1_5\(2),
      I3 => \area1__66_carry__0_i_9_n_0\,
      I4 => \area1__66_carry__1_5\(3),
      I5 => \area1__66_carry__1_3\(2),
      O => \x3_reg[7]_15\(3)
    );
\area1__66_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x1_reg[7]_6\(3),
      I1 => \area1__66_carry__1_6\(3),
      I2 => \area1__66_carry__1_8\(2),
      I3 => \area1__66_carry__0_i_9__0_n_0\,
      I4 => \area1__66_carry__1_8\(3),
      I5 => \area1__66_carry__1_6\(2),
      O => \x1_reg[7]_10\(3)
    );
\area1__66_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x2_reg[7]_11\(3),
      I1 => \area1__66_carry__1_9\(3),
      I2 => \area1__66_carry__1_11\(2),
      I3 => \area1__66_carry__0_i_9__1_n_0\,
      I4 => \area1__66_carry__1_11\(3),
      I5 => \area1__66_carry__1_9\(2),
      O => \x2_reg[7]_15\(3)
    );
\area1__66_carry__0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x2_reg[7]_13\(3),
      I1 => \area1__66_carry__1_9\(3),
      I2 => \area1__66_carry__1_12\(2),
      I3 => \area1__66_carry__0_i_9__2_n_0\,
      I4 => \area1__66_carry__1_12\(3),
      I5 => \area1__66_carry__1_9\(2),
      O => \x2_reg[7]_17\(3)
    );
\area1__66_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x3_reg[7]_10\(2),
      I1 => \area1__66_carry__1_3\(3),
      I2 => \area1__66_carry__1_5\(1),
      I3 => \area1__66_carry__0_i_10_n_0\,
      I4 => \area1__66_carry__1_5\(2),
      I5 => \area1__66_carry__1_3\(2),
      O => \x3_reg[7]_15\(2)
    );
\area1__66_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x1_reg[7]_6\(2),
      I1 => \area1__66_carry__1_6\(3),
      I2 => \area1__66_carry__1_8\(1),
      I3 => \area1__66_carry__0_i_10__0_n_0\,
      I4 => \area1__66_carry__1_8\(2),
      I5 => \area1__66_carry__1_6\(2),
      O => \x1_reg[7]_10\(2)
    );
\area1__66_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x2_reg[7]_11\(2),
      I1 => \area1__66_carry__1_9\(3),
      I2 => \area1__66_carry__1_11\(1),
      I3 => \area1__66_carry__0_i_10__1_n_0\,
      I4 => \area1__66_carry__1_11\(2),
      I5 => \area1__66_carry__1_9\(2),
      O => \x2_reg[7]_15\(2)
    );
\area1__66_carry__0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x2_reg[7]_13\(2),
      I1 => \area1__66_carry__1_9\(3),
      I2 => \area1__66_carry__1_12\(1),
      I3 => \area1__66_carry__0_i_10__2_n_0\,
      I4 => \area1__66_carry__1_12\(2),
      I5 => \area1__66_carry__1_9\(2),
      O => \x2_reg[7]_17\(2)
    );
\area1__66_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x3_reg[7]_10\(1),
      I1 => \area1__66_carry__1_3\(3),
      I2 => \area1__66_carry__1_5\(0),
      I3 => \area1__66_carry__0_i_11_n_0\,
      I4 => \area1__66_carry__1_5\(1),
      I5 => \area1__66_carry__1_3\(2),
      O => \x3_reg[7]_15\(1)
    );
\area1__66_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x1_reg[7]_6\(1),
      I1 => \area1__66_carry__1_6\(3),
      I2 => \area1__66_carry__1_8\(0),
      I3 => \area1__66_carry__0_i_11__0_n_0\,
      I4 => \area1__66_carry__1_8\(1),
      I5 => \area1__66_carry__1_6\(2),
      O => \x1_reg[7]_10\(1)
    );
\area1__66_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x2_reg[7]_11\(1),
      I1 => \area1__66_carry__1_9\(3),
      I2 => \area1__66_carry__1_11\(0),
      I3 => \area1__66_carry__0_i_11__1_n_0\,
      I4 => \area1__66_carry__1_11\(1),
      I5 => \area1__66_carry__1_9\(2),
      O => \x2_reg[7]_15\(1)
    );
\area1__66_carry__0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x2_reg[7]_13\(1),
      I1 => \area1__66_carry__1_9\(3),
      I2 => \area1__66_carry__1_12\(0),
      I3 => \area1__66_carry__0_i_11__2_n_0\,
      I4 => \area1__66_carry__1_12\(1),
      I5 => \area1__66_carry__1_9\(2),
      O => \x2_reg[7]_17\(1)
    );
\area1__66_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x3_reg[7]_10\(0),
      I1 => \area1__66_carry__1_3\(3),
      I2 => \area1__66_carry__0_i_7_0\(3),
      I3 => \area1__66_carry__0_i_12_n_0\,
      I4 => \area1__66_carry__1_5\(0),
      I5 => \area1__66_carry__1_3\(2),
      O => \x3_reg[7]_15\(0)
    );
\area1__66_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x1_reg[7]_6\(0),
      I1 => \area1__66_carry__1_6\(3),
      I2 => \area1__66_carry__0_i_7__0_0\(3),
      I3 => \area1__66_carry__0_i_12__0_n_0\,
      I4 => \area1__66_carry__1_8\(0),
      I5 => \area1__66_carry__1_6\(2),
      O => \x1_reg[7]_10\(0)
    );
\area1__66_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x2_reg[7]_11\(0),
      I1 => \area1__66_carry__1_9\(3),
      I2 => \area1__66_carry__0_i_7__1_0\(3),
      I3 => \area1__66_carry__0_i_12__1_n_0\,
      I4 => \area1__66_carry__1_11\(0),
      I5 => \area1__66_carry__1_9\(2),
      O => \x2_reg[7]_15\(0)
    );
\area1__66_carry__0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^x2_reg[7]_13\(0),
      I1 => \area1__66_carry__1_9\(3),
      I2 => \area1__66_carry__0_i_7__2_0\(3),
      I3 => \area1__66_carry__0_i_12__2_n_0\,
      I4 => \area1__66_carry__1_12\(0),
      I5 => \area1__66_carry__1_9\(2),
      O => \x2_reg[7]_17\(0)
    );
\area1__66_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x3_reg[7]_1\(0),
      I1 => \area1__66_carry__1_5\(1),
      O => \area1__66_carry__0_i_9_n_0\
    );
\area1__66_carry__0_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x1_reg[7]_1\(0),
      I1 => \area1__66_carry__1_8\(1),
      O => \area1__66_carry__0_i_9__0_n_0\
    );
\area1__66_carry__0_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x2_reg[7]_2\(0),
      I1 => \area1__66_carry__1_11\(1),
      O => \area1__66_carry__0_i_9__1_n_0\
    );
\area1__66_carry__0_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x2_reg[7]_2\(0),
      I1 => \area1__66_carry__1_12\(1),
      O => \area1__66_carry__0_i_9__2_n_0\
    );
\area1__66_carry__1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => \area1__66_carry__1_12\(3),
      I1 => \^x2_reg[7]_2\(0),
      I2 => \area1__66_carry__1_9\(3),
      I3 => \^y3_reg[7]_5\(0),
      O => \^y3_reg[7]_6\(2)
    );
\area1__66_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFF8F8808FF8F"
    )
        port map (
      I0 => \area1__66_carry__1_3\(3),
      I1 => \area1__66_carry__1_5\(3),
      I2 => \area1__66_carry__1_5\(2),
      I3 => \^x3_reg[7]_1\(0),
      I4 => \area1__66_carry__1_3\(2),
      I5 => \area1__66_carry__1_4\(0),
      O => \^x3_reg[7]_3\(1)
    );
\area1__66_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFF8F8808FF8F"
    )
        port map (
      I0 => \area1__66_carry__1_6\(3),
      I1 => \area1__66_carry__1_8\(3),
      I2 => \area1__66_carry__1_8\(2),
      I3 => \^x1_reg[7]_1\(0),
      I4 => \area1__66_carry__1_6\(2),
      I5 => \area1__66_carry__1_7\(0),
      O => \^x1_reg[7]_3\(1)
    );
\area1__66_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFF8F8808FF8F"
    )
        port map (
      I0 => \area1__66_carry__1_9\(3),
      I1 => \area1__66_carry__1_11\(3),
      I2 => \area1__66_carry__1_11\(2),
      I3 => \^x2_reg[7]_2\(0),
      I4 => \area1__66_carry__1_9\(2),
      I5 => \area1__66_carry__1_10\(0),
      O => \^x2_reg[7]_4\(1)
    );
\area1__66_carry__1_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFF8F8808FF8F"
    )
        port map (
      I0 => \area1__66_carry__1_9\(3),
      I1 => \area1__66_carry__1_12\(3),
      I2 => \area1__66_carry__1_12\(2),
      I3 => \^x2_reg[7]_2\(0),
      I4 => \area1__66_carry__1_9\(2),
      I5 => \^y3_reg[7]_5\(0),
      O => \^y3_reg[7]_6\(1)
    );
\area1__66_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_3\(3),
      I1 => \area1__66_carry__1_5\(2),
      I2 => \area1__66_carry__1_5\(1),
      I3 => \^x3_reg[7]_1\(0),
      I4 => \area1__66_carry__1_3\(2),
      I5 => \area1__66_carry__1_5\(3),
      O => \^x3_reg[7]_3\(0)
    );
\area1__66_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_6\(3),
      I1 => \area1__66_carry__1_8\(2),
      I2 => \area1__66_carry__1_8\(1),
      I3 => \^x1_reg[7]_1\(0),
      I4 => \area1__66_carry__1_6\(2),
      I5 => \area1__66_carry__1_8\(3),
      O => \^x1_reg[7]_3\(0)
    );
\area1__66_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_9\(3),
      I1 => \area1__66_carry__1_11\(2),
      I2 => \area1__66_carry__1_11\(1),
      I3 => \^x2_reg[7]_2\(0),
      I4 => \area1__66_carry__1_9\(2),
      I5 => \area1__66_carry__1_11\(3),
      O => \^x2_reg[7]_4\(0)
    );
\area1__66_carry__1_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1__66_carry__1_9\(3),
      I1 => \area1__66_carry__1_12\(2),
      I2 => \area1__66_carry__1_12\(1),
      I3 => \^x2_reg[7]_2\(0),
      I4 => \area1__66_carry__1_9\(2),
      I5 => \area1__66_carry__1_12\(3),
      O => \^y3_reg[7]_6\(0)
    );
\area1__66_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F35E"
    )
        port map (
      I0 => \area1__66_carry__1_3\(3),
      I1 => \area1__66_carry__1_5\(3),
      I2 => \^x3_reg[7]_1\(0),
      I3 => \area1__66_carry__1_4\(0),
      O => \x3_reg[7]_2\(2)
    );
\area1__66_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F35E"
    )
        port map (
      I0 => \area1__66_carry__1_6\(3),
      I1 => \area1__66_carry__1_8\(3),
      I2 => \^x1_reg[7]_1\(0),
      I3 => \area1__66_carry__1_7\(0),
      O => \x1_reg[7]_2\(2)
    );
\area1__66_carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F35E"
    )
        port map (
      I0 => \area1__66_carry__1_9\(3),
      I1 => \area1__66_carry__1_11\(3),
      I2 => \^x2_reg[7]_2\(0),
      I3 => \area1__66_carry__1_10\(0),
      O => \x2_reg[7]_3\(2)
    );
\area1__66_carry__1_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F35E"
    )
        port map (
      I0 => \area1__66_carry__1_9\(3),
      I1 => \area1__66_carry__1_12\(3),
      I2 => \^x2_reg[7]_2\(0),
      I3 => \^y3_reg[7]_5\(0),
      O => \x2_reg[7]_8\(2)
    );
\area1__66_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F307AEFCF35E51"
    )
        port map (
      I0 => \area1__66_carry__1_3\(2),
      I1 => \area1__66_carry__1_5\(2),
      I2 => \^x3_reg[7]_1\(0),
      I3 => \area1__66_carry__1_5\(3),
      I4 => \area1__66_carry__1_4\(0),
      I5 => \area1__66_carry__1_3\(3),
      O => \x3_reg[7]_2\(1)
    );
\area1__66_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F307AEFCF35E51"
    )
        port map (
      I0 => \area1__66_carry__1_6\(2),
      I1 => \area1__66_carry__1_8\(2),
      I2 => \^x1_reg[7]_1\(0),
      I3 => \area1__66_carry__1_8\(3),
      I4 => \area1__66_carry__1_7\(0),
      I5 => \area1__66_carry__1_6\(3),
      O => \x1_reg[7]_2\(1)
    );
\area1__66_carry__1_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F307AEFCF35E51"
    )
        port map (
      I0 => \area1__66_carry__1_9\(2),
      I1 => \area1__66_carry__1_11\(2),
      I2 => \^x2_reg[7]_2\(0),
      I3 => \area1__66_carry__1_11\(3),
      I4 => \area1__66_carry__1_10\(0),
      I5 => \area1__66_carry__1_9\(3),
      O => \x2_reg[7]_3\(1)
    );
\area1__66_carry__1_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F307AEFCF35E51"
    )
        port map (
      I0 => \area1__66_carry__1_9\(2),
      I1 => \area1__66_carry__1_12\(2),
      I2 => \^x2_reg[7]_2\(0),
      I3 => \area1__66_carry__1_12\(3),
      I4 => \^y3_reg[7]_5\(0),
      I5 => \area1__66_carry__1_9\(3),
      O => \x2_reg[7]_8\(1)
    );
\area1__66_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A6A956A95"
    )
        port map (
      I0 => \^x3_reg[7]_3\(0),
      I1 => \area1__66_carry__1_3\(3),
      I2 => \area1__66_carry__1_5\(3),
      I3 => \area1__66_carry__1_i_7_n_0\,
      I4 => \area1__66_carry__1_4\(0),
      I5 => \area1__66_carry__1_3\(2),
      O => \x3_reg[7]_2\(0)
    );
\area1__66_carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A6A956A95"
    )
        port map (
      I0 => \^x1_reg[7]_3\(0),
      I1 => \area1__66_carry__1_6\(3),
      I2 => \area1__66_carry__1_8\(3),
      I3 => \area1__66_carry__1_i_7__0_n_0\,
      I4 => \area1__66_carry__1_7\(0),
      I5 => \area1__66_carry__1_6\(2),
      O => \x1_reg[7]_2\(0)
    );
\area1__66_carry__1_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A6A956A95"
    )
        port map (
      I0 => \^x2_reg[7]_4\(0),
      I1 => \area1__66_carry__1_9\(3),
      I2 => \area1__66_carry__1_11\(3),
      I3 => \area1__66_carry__1_i_7__1_n_0\,
      I4 => \area1__66_carry__1_10\(0),
      I5 => \area1__66_carry__1_9\(2),
      O => \x2_reg[7]_3\(0)
    );
\area1__66_carry__1_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A6A956A95"
    )
        port map (
      I0 => \^y3_reg[7]_6\(0),
      I1 => \area1__66_carry__1_9\(3),
      I2 => \area1__66_carry__1_12\(3),
      I3 => \area1__66_carry__1_i_7__2_n_0\,
      I4 => \^y3_reg[7]_5\(0),
      I5 => \area1__66_carry__1_9\(2),
      O => \x2_reg[7]_8\(0)
    );
\area1__66_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x3_reg[7]_1\(0),
      I1 => \area1__66_carry__1_5\(2),
      O => \area1__66_carry__1_i_7_n_0\
    );
\area1__66_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x1_reg[7]_1\(0),
      I1 => \area1__66_carry__1_8\(2),
      O => \area1__66_carry__1_i_7__0_n_0\
    );
\area1__66_carry__1_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x2_reg[7]_2\(0),
      I1 => \area1__66_carry__1_11\(2),
      O => \area1__66_carry__1_i_7__1_n_0\
    );
\area1__66_carry__1_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^x2_reg[7]_2\(0),
      I1 => \area1__66_carry__1_12\(2),
      O => \area1__66_carry__1_i_7__2_n_0\
    );
\area1__66_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788787778777877"
    )
        port map (
      I0 => \area1__66_carry__1_3\(2),
      I1 => \area1__66_carry__0_i_7_0\(3),
      I2 => \^x3_reg[7]_1\(0),
      I3 => \area1__66_carry__0_i_7_0\(1),
      I4 => \area1__66_carry__0_i_7_0\(2),
      I5 => \area1__66_carry__1_3\(3),
      O => \x3_reg[7]_9\(2)
    );
\area1__66_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788787778777877"
    )
        port map (
      I0 => \area1__66_carry__1_6\(2),
      I1 => \area1__66_carry__0_i_7__0_0\(3),
      I2 => \^x1_reg[7]_1\(0),
      I3 => \area1__66_carry__0_i_7__0_0\(1),
      I4 => \area1__66_carry__0_i_7__0_0\(2),
      I5 => \area1__66_carry__1_6\(3),
      O => \x1_reg[7]_5\(2)
    );
\area1__66_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788787778777877"
    )
        port map (
      I0 => \area1__66_carry__1_9\(2),
      I1 => \area1__66_carry__0_i_7__1_0\(3),
      I2 => \^x2_reg[7]_2\(0),
      I3 => \area1__66_carry__0_i_7__1_0\(1),
      I4 => \area1__66_carry__0_i_7__1_0\(2),
      I5 => \area1__66_carry__1_9\(3),
      O => \x2_reg[7]_10\(2)
    );
\area1__66_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788787778777877"
    )
        port map (
      I0 => \area1__66_carry__1_9\(2),
      I1 => \area1__66_carry__0_i_7__2_0\(3),
      I2 => \^x2_reg[7]_2\(0),
      I3 => \area1__66_carry__0_i_7__2_0\(1),
      I4 => \area1__66_carry__0_i_7__2_0\(2),
      I5 => \area1__66_carry__1_9\(3),
      O => \x2_reg[7]_12\(2)
    );
\area1__66_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BBB"
    )
        port map (
      I0 => \^x3_reg[7]_1\(0),
      I1 => \area1__66_carry__0_i_7_0\(0),
      I2 => \area1__66_carry__0_i_7_0\(1),
      I3 => \area1__66_carry__1_3\(3),
      O => \x3_reg[7]_9\(1)
    );
\area1__66_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BBB"
    )
        port map (
      I0 => \^x1_reg[7]_1\(0),
      I1 => \area1__66_carry__0_i_7__0_0\(0),
      I2 => \area1__66_carry__0_i_7__0_0\(1),
      I3 => \area1__66_carry__1_6\(3),
      O => \x1_reg[7]_5\(1)
    );
\area1__66_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BBB"
    )
        port map (
      I0 => \^x2_reg[7]_2\(0),
      I1 => \area1__66_carry__0_i_7__1_0\(0),
      I2 => \area1__66_carry__0_i_7__1_0\(1),
      I3 => \area1__66_carry__1_9\(3),
      O => \x2_reg[7]_10\(1)
    );
\area1__66_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BBB"
    )
        port map (
      I0 => \^x2_reg[7]_2\(0),
      I1 => \area1__66_carry__0_i_7__2_0\(0),
      I2 => \area1__66_carry__0_i_7__2_0\(1),
      I3 => \area1__66_carry__1_9\(3),
      O => \x2_reg[7]_12\(1)
    );
\area1__66_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__66_carry__1_3\(2),
      I1 => \area1__66_carry__0_i_7_0\(1),
      O => \x3_reg[7]_9\(0)
    );
\area1__66_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__66_carry__1_6\(2),
      I1 => \area1__66_carry__0_i_7__0_0\(1),
      O => \x1_reg[7]_5\(0)
    );
\area1__66_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__66_carry__1_9\(2),
      I1 => \area1__66_carry__0_i_7__1_0\(1),
      O => \x2_reg[7]_10\(0)
    );
\area1__66_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1__66_carry__1_9\(2),
      I1 => \area1__66_carry__0_i_7__2_0\(1),
      O => \x2_reg[7]_12\(0)
    );
\area1__66_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4444BBB4BBB4BBB"
    )
        port map (
      I0 => \^x3_reg[7]_1\(0),
      I1 => \area1__66_carry__0_i_7_0\(0),
      I2 => \area1__66_carry__0_i_7_0\(1),
      I3 => \area1__66_carry__1_3\(3),
      I4 => \area1__66_carry__1_3\(2),
      I5 => \area1__66_carry__0_i_7_0\(2),
      O => \y_reg[3]\(1)
    );
\area1__66_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4444BBB4BBB4BBB"
    )
        port map (
      I0 => \^x1_reg[7]_1\(0),
      I1 => \area1__66_carry__0_i_7__0_0\(0),
      I2 => \area1__66_carry__0_i_7__0_0\(1),
      I3 => \area1__66_carry__1_6\(3),
      I4 => \area1__66_carry__1_6\(2),
      I5 => \area1__66_carry__0_i_7__0_0\(2),
      O => \y_reg[3]_0\(1)
    );
\area1__66_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4444BBB4BBB4BBB"
    )
        port map (
      I0 => \^x2_reg[7]_2\(0),
      I1 => \area1__66_carry__0_i_7__1_0\(0),
      I2 => \area1__66_carry__0_i_7__1_0\(1),
      I3 => \area1__66_carry__1_9\(3),
      I4 => \area1__66_carry__1_9\(2),
      I5 => \area1__66_carry__0_i_7__1_0\(2),
      O => \y_reg[3]_1\(1)
    );
\area1__66_carry_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4444BBB4BBB4BBB"
    )
        port map (
      I0 => \^x2_reg[7]_2\(0),
      I1 => \area1__66_carry__0_i_7__2_0\(0),
      I2 => \area1__66_carry__0_i_7__2_0\(1),
      I3 => \area1__66_carry__1_9\(3),
      I4 => \area1__66_carry__1_9\(2),
      I5 => \area1__66_carry__0_i_7__2_0\(2),
      O => \y3_reg[3]_0\(1)
    );
\area1__66_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1__66_carry__1_3\(2),
      I1 => \area1__66_carry__0_i_7_0\(1),
      I2 => \area1__66_carry__1_3\(3),
      I3 => \area1__66_carry__0_i_7_0\(0),
      O => \y_reg[3]\(0)
    );
\area1__66_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1__66_carry__1_6\(2),
      I1 => \area1__66_carry__0_i_7__0_0\(1),
      I2 => \area1__66_carry__1_6\(3),
      I3 => \area1__66_carry__0_i_7__0_0\(0),
      O => \y_reg[3]_0\(0)
    );
\area1__66_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1__66_carry__1_9\(2),
      I1 => \area1__66_carry__0_i_7__1_0\(1),
      I2 => \area1__66_carry__1_9\(3),
      I3 => \area1__66_carry__0_i_7__1_0\(0),
      O => \y_reg[3]_1\(0)
    );
\area1__66_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1__66_carry__1_9\(2),
      I1 => \area1__66_carry__0_i_7__2_0\(1),
      I2 => \area1__66_carry__1_9\(3),
      I3 => \area1__66_carry__0_i_7__2_0\(0),
      O => \y3_reg[3]_0\(0)
    );
\area1__66_carry_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__66_carry__1_i_1\(0),
      CO(3 downto 1) => \NLW_area1__66_carry_i_8__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^x3_reg[7]_1\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_area1__66_carry_i_8__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\area1__66_carry_i_8__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__66_carry__1_i_1__0\(0),
      CO(3 downto 1) => \NLW_area1__66_carry_i_8__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^x1_reg[7]_1\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_area1__66_carry_i_8__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\area1__66_carry_i_8__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \area1__66_carry_i_4__2\(0),
      CO(3 downto 1) => \NLW_area1__66_carry_i_8__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^x2_reg[7]_2\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_area1__66_carry_i_8__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\area2_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x1_wire\(7),
      I1 => \^x3_wire\(7),
      O => \x1_reg[7]_4\(3)
    );
\area2_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(7),
      I1 => \^x1_wire\(7),
      O => \x2_reg[7]_9\(3)
    );
\area2_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(7),
      I1 => \^x2_wire\(7),
      O => \x3_reg[7]_7\(3)
    );
\area2_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x1_wire\(6),
      I1 => \^x3_wire\(6),
      O => \x1_reg[7]_4\(2)
    );
\area2_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(6),
      I1 => \^x1_wire\(6),
      O => \x2_reg[7]_9\(2)
    );
\area2_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(6),
      I1 => \^x2_wire\(6),
      O => \x3_reg[7]_7\(2)
    );
\area2_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x1_wire\(5),
      I1 => \^x3_wire\(5),
      O => \x1_reg[7]_4\(1)
    );
\area2_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(5),
      I1 => \^x1_wire\(5),
      O => \x2_reg[7]_9\(1)
    );
\area2_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(5),
      I1 => \^x2_wire\(5),
      O => \x3_reg[7]_7\(1)
    );
\area2_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x1_wire\(4),
      I1 => \^x3_wire\(4),
      O => \x1_reg[7]_4\(0)
    );
\area2_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(4),
      I1 => \^x1_wire\(4),
      O => \x2_reg[7]_9\(0)
    );
\area2_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(4),
      I1 => \^x2_wire\(4),
      O => \x3_reg[7]_7\(0)
    );
\area2_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x1_wire\(3),
      I1 => \^x3_wire\(3),
      O => \x1_reg[3]_0\(3)
    );
\area2_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(3),
      I1 => \^x1_wire\(3),
      O => \x2_reg[3]_1\(3)
    );
\area2_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(3),
      I1 => \^x2_wire\(3),
      O => \x3_reg[3]_1\(3)
    );
\area2_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x1_wire\(2),
      I1 => \^x3_wire\(2),
      O => \x1_reg[3]_0\(2)
    );
\area2_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(2),
      I1 => \^x1_wire\(2),
      O => \x2_reg[3]_1\(2)
    );
\area2_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(2),
      I1 => \^x2_wire\(2),
      O => \x3_reg[3]_1\(2)
    );
\area2_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x1_wire\(1),
      I1 => \^x3_wire\(1),
      O => \x1_reg[3]_0\(1)
    );
\area2_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(1),
      I1 => \^x1_wire\(1),
      O => \x2_reg[3]_1\(1)
    );
\area2_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(1),
      I1 => \^x2_wire\(1),
      O => \x3_reg[3]_1\(1)
    );
\area2_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x1_wire\(0),
      I1 => \^x3_wire\(0),
      O => \x1_reg[3]_0\(0)
    );
\area2_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(0),
      I1 => \^x1_wire\(0),
      O => \x2_reg[3]_1\(0)
    );
\area2_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(0),
      I1 => \^x2_wire\(0),
      O => \x3_reg[3]_1\(0)
    );
\color[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => color0,
      I1 => instr_word(3),
      I2 => instr_valid,
      I3 => \^instr_req_int_reg_0\,
      O => \color[23]_i_1_n_0\
    );
\color[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \color[23]_i_3_n_0\,
      I1 => instr_word(3),
      I2 => instr_word(2),
      I3 => instr_word(1),
      I4 => instr_word(0),
      O => color0
    );
\color[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => rst,
      I1 => instr_valid,
      I2 => \^instr_req_int_reg_0\,
      I3 => core_halt,
      I4 => state(0),
      I5 => state(1),
      O => \color[23]_i_3_n_0\
    );
\color_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(4),
      Q => \^color_reg[23]_0\(0),
      R => \color[23]_i_1_n_0\
    );
\color_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(14),
      Q => \^color_reg[23]_0\(10),
      R => \color[23]_i_1_n_0\
    );
\color_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(15),
      Q => \^color_reg[23]_0\(11),
      R => \color[23]_i_1_n_0\
    );
\color_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(16),
      Q => \^color_reg[23]_0\(12),
      R => \color[23]_i_1_n_0\
    );
\color_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(17),
      Q => \^color_reg[23]_0\(13),
      R => \color[23]_i_1_n_0\
    );
\color_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(18),
      Q => \^color_reg[23]_0\(14),
      R => \color[23]_i_1_n_0\
    );
\color_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(19),
      Q => \^color_reg[23]_0\(15),
      R => \color[23]_i_1_n_0\
    );
\color_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(20),
      Q => \^color_reg[23]_0\(16),
      R => \color[23]_i_1_n_0\
    );
\color_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(21),
      Q => \^color_reg[23]_0\(17),
      R => \color[23]_i_1_n_0\
    );
\color_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(22),
      Q => \^color_reg[23]_0\(18),
      R => \color[23]_i_1_n_0\
    );
\color_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(23),
      Q => \^color_reg[23]_0\(19),
      R => \color[23]_i_1_n_0\
    );
\color_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(5),
      Q => \^color_reg[23]_0\(1),
      R => \color[23]_i_1_n_0\
    );
\color_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(24),
      Q => \^color_reg[23]_0\(20),
      R => \color[23]_i_1_n_0\
    );
\color_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(25),
      Q => \^color_reg[23]_0\(21),
      R => \color[23]_i_1_n_0\
    );
\color_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(26),
      Q => \^color_reg[23]_0\(22),
      R => \color[23]_i_1_n_0\
    );
\color_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(27),
      Q => \^color_reg[23]_0\(23),
      R => \color[23]_i_1_n_0\
    );
\color_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(6),
      Q => \^color_reg[23]_0\(2),
      R => \color[23]_i_1_n_0\
    );
\color_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(7),
      Q => \^color_reg[23]_0\(3),
      R => \color[23]_i_1_n_0\
    );
\color_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(8),
      Q => \^color_reg[23]_0\(4),
      R => \color[23]_i_1_n_0\
    );
\color_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(9),
      Q => \^color_reg[23]_0\(5),
      R => \color[23]_i_1_n_0\
    );
\color_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(10),
      Q => \^color_reg[23]_0\(6),
      R => \color[23]_i_1_n_0\
    );
\color_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(11),
      Q => \^color_reg[23]_0\(7),
      R => \color[23]_i_1_n_0\
    );
\color_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(12),
      Q => \^color_reg[23]_0\(8),
      R => \color[23]_i_1_n_0\
    );
\color_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => color0,
      D => instr_word(13),
      Q => \^color_reg[23]_0\(9),
      R => \color[23]_i_1_n_0\
    );
\d[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^x2_wire\(6),
      I1 => \^x2_wire\(5),
      I2 => \^x2_wire\(4),
      I3 => \^x2_wire\(3),
      I4 => \^x2_wire\(1),
      I5 => \^x2_wire\(2),
      O => \x2_reg[6]_2\
    );
\d[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^x2_wire\(5),
      I1 => \^x2_wire\(3),
      I2 => \^x2_wire\(2),
      I3 => \^x2_wire\(1),
      I4 => \^x2_wire\(4),
      I5 => \^x2_wire\(6),
      O => \x2_reg[5]_0\
    );
\d[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE1114"
    )
        port map (
      I0 => Q(0),
      I1 => \^x2_wire\(3),
      I2 => \^x2_wire\(2),
      I3 => \^x2_wire\(1),
      I4 => \d_reg[5]\(0),
      O => D(0)
    );
\d[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^x2_wire\(1),
      I1 => \^x2_wire\(2),
      O => \^x2_reg[1]_0\
    );
\d[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE1114"
    )
        port map (
      I0 => Q(0),
      I1 => \^x2_wire\(4),
      I2 => \^x2_reg[1]_0\,
      I3 => \^x2_wire\(3),
      I4 => \d_reg[5]\(1),
      O => D(1)
    );
\d[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^x2_wire\(2),
      I1 => \^x2_wire\(1),
      I2 => \^x2_wire\(3),
      O => \x2_reg[2]_1\
    );
\d[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^x2_wire\(4),
      I1 => \^x2_wire\(3),
      I2 => \^x2_wire\(1),
      I3 => \^x2_wire\(2),
      O => \x2_reg[4]_1\
    );
\d[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^x2_wire\(3),
      I1 => \^x2_wire\(2),
      I2 => \^x2_wire\(1),
      I3 => \^x2_wire\(4),
      O => \x2_reg[3]_0\
    );
\d[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^x2_wire\(4),
      I1 => \^x2_wire\(1),
      I2 => \^x2_wire\(2),
      I3 => \^x2_wire\(3),
      I4 => \^x2_wire\(5),
      O => \x2_reg[4]_0\
    );
\d[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^x2_wire\(2),
      I1 => \^x2_wire\(1),
      I2 => \^x2_wire\(3),
      I3 => \^x2_wire\(4),
      I4 => \^x2_wire\(5),
      O => \x2_reg[2]_0\
    );
\dx[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dx_reg[4]_i_2_n_7\,
      O => \^x2_reg[7]_0\(0)
    );
\dx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => \dx_reg[4]_i_2_n_7\,
      I1 => \dx_reg[4]_i_2_n_6\,
      I2 => \dx_reg[7]_i_5_n_3\,
      O => \^x2_reg[7]_0\(1)
    );
\dx[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => \dx_reg[4]_i_2_n_7\,
      I1 => \dx_reg[4]_i_2_n_6\,
      I2 => \dx_reg[4]_i_2_n_5\,
      I3 => \dx_reg[7]_i_5_n_3\,
      O => \^x2_reg[7]_0\(2)
    );
\dx[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0001FE"
    )
        port map (
      I0 => \dx_reg[4]_i_2_n_5\,
      I1 => \dx_reg[4]_i_2_n_6\,
      I2 => \dx_reg[4]_i_2_n_7\,
      I3 => \dx_reg[4]_i_2_n_4\,
      I4 => \dx_reg[7]_i_5_n_3\,
      O => \^x2_reg[7]_0\(3)
    );
\dx[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000001FFFE"
    )
        port map (
      I0 => \dx_reg[4]_i_2_n_4\,
      I1 => \dx_reg[4]_i_2_n_7\,
      I2 => \dx_reg[4]_i_2_n_6\,
      I3 => \dx_reg[4]_i_2_n_5\,
      I4 => \dx_reg[7]_i_3_n_7\,
      I5 => \dx_reg[7]_i_5_n_3\,
      O => \^x2_reg[7]_0\(4)
    );
\dx[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(3),
      I1 => \^x1_wire\(3),
      O => \dx[4]_i_3_n_0\
    );
\dx[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(2),
      I1 => \^x1_wire\(2),
      O => \dx[4]_i_4_n_0\
    );
\dx[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(1),
      I1 => \^x1_wire\(1),
      O => \dx[4]_i_5_n_0\
    );
\dx[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(0),
      I1 => \^x1_wire\(0),
      O => \dx[4]_i_6_n_0\
    );
\dx[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \dx[5]_i_2_n_0\,
      I1 => \dx_reg[7]_i_3_n_6\,
      I2 => \dx_reg[7]_i_5_n_3\,
      O => \^x2_reg[7]_0\(5)
    );
\dx[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \dx_reg[4]_i_2_n_4\,
      I1 => \dx_reg[4]_i_2_n_7\,
      I2 => \dx_reg[4]_i_2_n_6\,
      I3 => \dx_reg[4]_i_2_n_5\,
      I4 => \dx_reg[7]_i_3_n_7\,
      O => \dx[5]_i_2_n_0\
    );
\dx[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \dx[7]_i_4_n_0\,
      I1 => \dx_reg[7]_i_3_n_5\,
      I2 => \dx_reg[7]_i_5_n_3\,
      O => \^x2_reg[7]_0\(6)
    );
\dx[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F04B"
    )
        port map (
      I0 => \dx_reg[7]_i_3_n_5\,
      I1 => \dx[7]_i_4_n_0\,
      I2 => \dx_reg[7]_i_3_n_4\,
      I3 => \dx_reg[7]_i_5_n_3\,
      O => \^x2_reg[7]_0\(7)
    );
\dx[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \dx_reg[7]_i_3_n_7\,
      I1 => \dx_reg[4]_i_2_n_5\,
      I2 => \dx_reg[4]_i_2_n_6\,
      I3 => \dx_reg[4]_i_2_n_7\,
      I4 => \dx_reg[4]_i_2_n_4\,
      I5 => \dx_reg[7]_i_3_n_6\,
      O => \dx[7]_i_4_n_0\
    );
\dx[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(7),
      I1 => \^x1_wire\(7),
      O => \dx[7]_i_6_n_0\
    );
\dx[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(6),
      I1 => \^x1_wire\(6),
      O => \dx[7]_i_7_n_0\
    );
\dx[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(5),
      I1 => \^x1_wire\(5),
      O => \dx[7]_i_8_n_0\
    );
\dx[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_wire\(4),
      I1 => \^x1_wire\(4),
      O => \dx[7]_i_9_n_0\
    );
\dx_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dx_reg[4]_i_2_n_0\,
      CO(2) => \dx_reg[4]_i_2_n_1\,
      CO(1) => \dx_reg[4]_i_2_n_2\,
      CO(0) => \dx_reg[4]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^x2_wire\(3 downto 0),
      O(3) => \dx_reg[4]_i_2_n_4\,
      O(2) => \dx_reg[4]_i_2_n_5\,
      O(1) => \dx_reg[4]_i_2_n_6\,
      O(0) => \dx_reg[4]_i_2_n_7\,
      S(3) => \dx[4]_i_3_n_0\,
      S(2) => \dx[4]_i_4_n_0\,
      S(1) => \dx[4]_i_5_n_0\,
      S(0) => \dx[4]_i_6_n_0\
    );
\dx_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dx_reg[4]_i_2_n_0\,
      CO(3) => \dx_reg[7]_i_3_n_0\,
      CO(2) => \dx_reg[7]_i_3_n_1\,
      CO(1) => \dx_reg[7]_i_3_n_2\,
      CO(0) => \dx_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^x2_wire\(7 downto 4),
      O(3) => \dx_reg[7]_i_3_n_4\,
      O(2) => \dx_reg[7]_i_3_n_5\,
      O(1) => \dx_reg[7]_i_3_n_6\,
      O(0) => \dx_reg[7]_i_3_n_7\,
      S(3) => \dx[7]_i_6_n_0\,
      S(2) => \dx[7]_i_7_n_0\,
      S(1) => \dx[7]_i_8_n_0\,
      S(0) => \dx[7]_i_9_n_0\
    );
\dx_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \dx_reg[7]_i_3_n_0\,
      CO(3 downto 1) => \NLW_dx_reg[7]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \dx_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_dx_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\dy[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dy_reg[4]_i_2_n_7\,
      O => \^y2_reg[7]_0\(0)
    );
\dy[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => \dy_reg[4]_i_2_n_7\,
      I1 => \dy_reg[4]_i_2_n_6\,
      I2 => \dy_reg[7]_i_4_n_3\,
      O => \^y2_reg[7]_0\(1)
    );
\dy[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => \dy_reg[4]_i_2_n_7\,
      I1 => \dy_reg[4]_i_2_n_6\,
      I2 => \dy_reg[4]_i_2_n_5\,
      I3 => \dy_reg[7]_i_4_n_3\,
      O => \^y2_reg[7]_0\(2)
    );
\dy[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0001FE"
    )
        port map (
      I0 => \dy_reg[4]_i_2_n_5\,
      I1 => \dy_reg[4]_i_2_n_6\,
      I2 => \dy_reg[4]_i_2_n_7\,
      I3 => \dy_reg[4]_i_2_n_4\,
      I4 => \dy_reg[7]_i_4_n_3\,
      O => \^y2_reg[7]_0\(3)
    );
\dy[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000001FFFE"
    )
        port map (
      I0 => \dy_reg[4]_i_2_n_4\,
      I1 => \dy_reg[4]_i_2_n_7\,
      I2 => \dy_reg[4]_i_2_n_6\,
      I3 => \dy_reg[4]_i_2_n_5\,
      I4 => \dy_reg[7]_i_2_n_7\,
      I5 => \dy_reg[7]_i_4_n_3\,
      O => \^y2_reg[7]_0\(4)
    );
\dy[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(3),
      I1 => \^y1_wire\(3),
      O => \dy[4]_i_3_n_0\
    );
\dy[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(2),
      I1 => \^y1_wire\(2),
      O => \dy[4]_i_4_n_0\
    );
\dy[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(1),
      I1 => \^y1_wire\(1),
      O => \dy[4]_i_5_n_0\
    );
\dy[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(0),
      I1 => \^y1_wire\(0),
      O => \dy[4]_i_6_n_0\
    );
\dy[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \dy[5]_i_2_n_0\,
      I1 => \dy_reg[7]_i_2_n_6\,
      I2 => \dy_reg[7]_i_4_n_3\,
      O => \^y2_reg[7]_0\(5)
    );
\dy[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \dy_reg[4]_i_2_n_4\,
      I1 => \dy_reg[4]_i_2_n_7\,
      I2 => \dy_reg[4]_i_2_n_6\,
      I3 => \dy_reg[4]_i_2_n_5\,
      I4 => \dy_reg[7]_i_2_n_7\,
      O => \dy[5]_i_2_n_0\
    );
\dy[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \dy[7]_i_3_n_0\,
      I1 => \dy_reg[7]_i_2_n_5\,
      I2 => \dy_reg[7]_i_4_n_3\,
      O => \^y2_reg[7]_0\(6)
    );
\dy[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F04B"
    )
        port map (
      I0 => \dy_reg[7]_i_2_n_5\,
      I1 => \dy[7]_i_3_n_0\,
      I2 => \dy_reg[7]_i_2_n_4\,
      I3 => \dy_reg[7]_i_4_n_3\,
      O => \^y2_reg[7]_0\(7)
    );
\dy[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \dy_reg[7]_i_2_n_7\,
      I1 => \dy_reg[4]_i_2_n_5\,
      I2 => \dy_reg[4]_i_2_n_6\,
      I3 => \dy_reg[4]_i_2_n_7\,
      I4 => \dy_reg[4]_i_2_n_4\,
      I5 => \dy_reg[7]_i_2_n_6\,
      O => \dy[7]_i_3_n_0\
    );
\dy[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(7),
      I1 => \^y1_wire\(7),
      O => \dy[7]_i_5_n_0\
    );
\dy[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(6),
      I1 => \^y1_wire\(6),
      O => \dy[7]_i_6_n_0\
    );
\dy[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(5),
      I1 => \^y1_wire\(5),
      O => \dy[7]_i_7_n_0\
    );
\dy[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(4),
      I1 => \^y1_wire\(4),
      O => \dy[7]_i_8_n_0\
    );
\dy_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dy_reg[4]_i_2_n_0\,
      CO(2) => \dy_reg[4]_i_2_n_1\,
      CO(1) => \dy_reg[4]_i_2_n_2\,
      CO(0) => \dy_reg[4]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^y2_wire\(3 downto 0),
      O(3) => \dy_reg[4]_i_2_n_4\,
      O(2) => \dy_reg[4]_i_2_n_5\,
      O(1) => \dy_reg[4]_i_2_n_6\,
      O(0) => \dy_reg[4]_i_2_n_7\,
      S(3) => \dy[4]_i_3_n_0\,
      S(2) => \dy[4]_i_4_n_0\,
      S(1) => \dy[4]_i_5_n_0\,
      S(0) => \dy[4]_i_6_n_0\
    );
\dy_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dy_reg[4]_i_2_n_0\,
      CO(3) => \dy_reg[7]_i_2_n_0\,
      CO(2) => \dy_reg[7]_i_2_n_1\,
      CO(1) => \dy_reg[7]_i_2_n_2\,
      CO(0) => \dy_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^y2_wire\(7 downto 4),
      O(3) => \dy_reg[7]_i_2_n_4\,
      O(2) => \dy_reg[7]_i_2_n_5\,
      O(1) => \dy_reg[7]_i_2_n_6\,
      O(0) => \dy_reg[7]_i_2_n_7\,
      S(3) => \dy[7]_i_5_n_0\,
      S(2) => \dy[7]_i_6_n_0\,
      S(1) => \dy[7]_i_7_n_0\,
      S(0) => \dy[7]_i_8_n_0\
    );
\dy_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dy_reg[7]_i_2_n_0\,
      CO(3 downto 1) => \NLW_dy_reg[7]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \dy_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_dy_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\err[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dx_reg[4]_i_2_n_7\,
      O => \err[3]_i_4_n_0\
    );
\err[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96969696969696A5"
    )
        port map (
      I0 => \^x2_reg[7]_0\(3),
      I1 => \dy_reg[7]_i_4_n_3\,
      I2 => \dy_reg[4]_i_2_n_4\,
      I3 => \dy_reg[4]_i_2_n_7\,
      I4 => \dy_reg[4]_i_2_n_6\,
      I5 => \dy_reg[4]_i_2_n_5\,
      O => \err[3]_i_5_n_0\
    );
\err[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"969696A5"
    )
        port map (
      I0 => \^x2_reg[7]_0\(2),
      I1 => \dy_reg[7]_i_4_n_3\,
      I2 => \dy_reg[4]_i_2_n_5\,
      I3 => \dy_reg[4]_i_2_n_6\,
      I4 => \dy_reg[4]_i_2_n_7\,
      O => \err[3]_i_6_n_0\
    );
\err[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C63639C9C9C6363"
    )
        port map (
      I0 => \dx_reg[7]_i_5_n_3\,
      I1 => \dx_reg[4]_i_2_n_6\,
      I2 => \dx_reg[4]_i_2_n_7\,
      I3 => \dy_reg[7]_i_4_n_3\,
      I4 => \dy_reg[4]_i_2_n_6\,
      I5 => \dy_reg[4]_i_2_n_7\,
      O => \err[3]_i_7_n_0\
    );
\err[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dx_reg[4]_i_2_n_7\,
      I1 => \dy_reg[4]_i_2_n_7\,
      O => \err[3]_i_8_n_0\
    );
\err[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9696A596"
    )
        port map (
      I0 => \^x2_reg[7]_0\(7),
      I1 => \dy_reg[7]_i_4_n_3\,
      I2 => \dy_reg[7]_i_2_n_4\,
      I3 => \dy[7]_i_3_n_0\,
      I4 => \dy_reg[7]_i_2_n_5\,
      O => \err[7]_i_4_n_0\
    );
\err[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9C93636C93636C9"
    )
        port map (
      I0 => \dx_reg[7]_i_5_n_3\,
      I1 => \dx_reg[7]_i_3_n_5\,
      I2 => \dx[7]_i_4_n_0\,
      I3 => \dy_reg[7]_i_4_n_3\,
      I4 => \dy_reg[7]_i_2_n_5\,
      I5 => \dy[7]_i_3_n_0\,
      O => \err[7]_i_5_n_0\
    );
\err[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9C93636C93636C9"
    )
        port map (
      I0 => \dx_reg[7]_i_5_n_3\,
      I1 => \dx_reg[7]_i_3_n_6\,
      I2 => \dx[5]_i_2_n_0\,
      I3 => \dy_reg[7]_i_4_n_3\,
      I4 => \dy_reg[7]_i_2_n_6\,
      I5 => \dy[5]_i_2_n_0\,
      O => \err[7]_i_6_n_0\
    );
\err[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x2_reg[7]_0\(4),
      I1 => \^y2_reg[7]_0\(4),
      O => \err[7]_i_7_n_0\
    );
\err_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \err_reg[7]_i_2_n_0\,
      CO(3 downto 1) => \NLW_err_reg[30]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \err_reg[7]_i_2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_err_reg[30]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\err_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \err_reg[3]_i_2_n_0\,
      CO(2) => \err_reg[3]_i_2_n_1\,
      CO(1) => \err_reg[3]_i_2_n_2\,
      CO(0) => \err_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^x2_reg[7]_0\(3 downto 1),
      DI(0) => \err[3]_i_4_n_0\,
      O(3 downto 0) => in10(3 downto 0),
      S(3) => \err[3]_i_5_n_0\,
      S(2) => \err[3]_i_6_n_0\,
      S(1) => \err[3]_i_7_n_0\,
      S(0) => \err[3]_i_8_n_0\
    );
\err_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \err_reg[3]_i_2_n_0\,
      CO(3) => \err_reg[7]_i_2_n_0\,
      CO(2) => \err_reg[7]_i_2_n_1\,
      CO(1) => \err_reg[7]_i_2_n_2\,
      CO(0) => \err_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^x2_reg[7]_0\(7 downto 4),
      O(3 downto 0) => in10(7 downto 4),
      S(3) => \err[7]_i_4_n_0\,
      S(2) => \err[7]_i_5_n_0\,
      S(1) => \err[7]_i_6_n_0\,
      S(0) => \err[7]_i_7_n_0\
    );
finish_exec_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(6),
      I1 => finish_exec_i_7(0),
      I2 => finish_exec_i_7_0(0),
      I3 => \^y2_wire\(6),
      I4 => CO(0),
      I5 => \^y3_wire\(6),
      O => \y1_reg[6]_4\
    );
finish_exec_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(7),
      I1 => finish_exec_i_7(0),
      I2 => finish_exec_i_7_0(0),
      I3 => \^y2_wire\(7),
      I4 => CO(0),
      I5 => \^y3_wire\(7),
      O => \y1_reg[7]_7\
    );
finish_exec_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(4),
      I1 => finish_exec_i_7(0),
      I2 => finish_exec_i_7_0(0),
      I3 => \^y2_wire\(4),
      I4 => CO(0),
      I5 => \^y3_wire\(4),
      O => \y1_reg[4]_0\
    );
finish_exec_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(5),
      I1 => finish_exec_i_7(0),
      I2 => finish_exec_i_7_0(0),
      I3 => \^y2_wire\(5),
      I4 => CO(0),
      I5 => \^y3_wire\(5),
      O => \y1_reg[5]_0\
    );
finish_exec_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(2),
      I1 => finish_exec_i_7(0),
      I2 => finish_exec_i_7_0(0),
      I3 => \^y2_wire\(2),
      I4 => CO(0),
      I5 => \^y3_wire\(2),
      O => \y1_reg[2]_0\
    );
finish_exec_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(3),
      I1 => finish_exec_i_7(0),
      I2 => finish_exec_i_7_0(0),
      I3 => \^y2_wire\(3),
      I4 => CO(0),
      I5 => \^y3_wire\(3),
      O => \y1_reg[3]_1\
    );
finish_exec_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(0),
      I1 => finish_exec_i_7(0),
      I2 => finish_exec_i_7_0(0),
      I3 => \^y2_wire\(0),
      I4 => CO(0),
      I5 => \^y3_wire\(0),
      O => \y1_reg[0]_0\
    );
finish_exec_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(1),
      I1 => finish_exec_i_7(0),
      I2 => finish_exec_i_7_0(0),
      I3 => \^y2_wire\(1),
      I4 => CO(0),
      I5 => \^y3_wire\(1),
      O => \y1_reg[1]_0\
    );
\i___0_carry__0_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => A(4),
      I1 => \area1_inferred__0/i___66_carry__1_9\(1),
      O => \x3_reg[7]_11\
    );
\i___0_carry__0_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => A(5),
      I1 => \area1_inferred__0/i___66_carry__1_9\(1),
      O => \x3_reg[7]_12\
    );
\i___0_carry__1_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => A(7),
      I1 => \area1_inferred__0/i___66_carry__1_9\(0),
      I2 => \area1_inferred__0/i___66_carry__1_9\(1),
      I3 => \^x3_reg[7]_5\(0),
      O => \x3_reg[7]_16\(0)
    );
\i___0_carry__1_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry__1_i_1__2\(0),
      CO(3 downto 1) => \NLW_i___0_carry__1_i_7__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^x3_reg[7]_5\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___0_carry__1_i_7__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___0_carry__1_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => A(6),
      I1 => \area1_inferred__0/i___66_carry__1_9\(1),
      O => \x3_reg[7]_13\
    );
\i___100_carry__1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__2\(0),
      I1 => \area1_inferred__0/i___100_carry__1\(0),
      I2 => \area1_inferred__0/i___100_carry__1_0\(0),
      I3 => \area1_inferred__0/i___100_carry__1_1\(0),
      O => \area1_inferred__0/i___66_carry__0\(0)
    );
\i___100_carry__1_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__1_1\(0),
      I1 => \area1_inferred__0/i___100_carry__1_0\(0),
      I2 => \area1_inferred__0/i___100_carry__2\(1),
      I3 => \area1_inferred__0/i___100_carry__2\(0),
      I4 => \area1_inferred__0/i___100_carry__1\(0),
      O => \area1_inferred__0/i___33_carry__1\(1)
    );
\i___100_carry__1_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__1_2\(0),
      I1 => \area1_inferred__0/i___100_carry__1\(0),
      I2 => \area1_inferred__0/i___100_carry__2\(0),
      I3 => \area1_inferred__0/i___100_carry__1_1\(0),
      I4 => \area1_inferred__0/i___100_carry__1_0\(0),
      O => \area1_inferred__0/i___33_carry__1\(0)
    );
\i___100_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__2_0\(0),
      I1 => \area1_inferred__0/i___100_carry__2_1\(0),
      I2 => \area1_inferred__0/i___100_carry__2_0\(1),
      I3 => \area1_inferred__0/i___100_carry__2_0\(2),
      O => \area1_inferred__0/i___66_carry__1\(0)
    );
\i___100_carry__2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__2_2\(0),
      I1 => \area1_inferred__0/i___100_carry__2_3\(0),
      I2 => \area1_inferred__0/i___100_carry__2_2\(1),
      I3 => \area1_inferred__0/i___100_carry__2_2\(2),
      O => \area1_inferred__0/i___66_carry__1_0\(0)
    );
\i___100_carry__2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__2_4\(0),
      I1 => \area1_inferred__0/i___100_carry__2_5\(0),
      I2 => \area1_inferred__0/i___100_carry__2_4\(1),
      I3 => \area1_inferred__0/i___100_carry__2_4\(2),
      O => \area1_inferred__0/i___66_carry__1_1\(0)
    );
\i___100_carry__2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \area1_inferred__0/i___100_carry__2\(0),
      I1 => \area1_inferred__0/i___100_carry__1\(0),
      I2 => \area1_inferred__0/i___100_carry__2\(1),
      I3 => \area1_inferred__0/i___100_carry__2\(2),
      O => \area1_inferred__0/i___66_carry__1_2\(0)
    );
\i___33_carry__0_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => A(4),
      I1 => \area1_inferred__0/i___66_carry__1_9\(4),
      O => \i___33_carry__0_i_10__2_n_0\
    );
\i___33_carry__0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(4),
      I1 => A(4),
      I2 => \area1_inferred__0/i___66_carry__1_9\(3),
      I3 => A(5),
      I4 => \area1_inferred__0/i___66_carry__1_9\(2),
      I5 => A(6),
      O => \^y2_reg[7]_6\(2)
    );
\i___33_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(4),
      I1 => A(3),
      I2 => \area1_inferred__0/i___66_carry__1_9\(3),
      I3 => A(4),
      I4 => \area1_inferred__0/i___66_carry__1_9\(2),
      I5 => A(5),
      O => \^y2_reg[7]_6\(1)
    );
\i___33_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(4),
      I1 => A(2),
      I2 => \area1_inferred__0/i___66_carry__1_9\(3),
      I3 => A(3),
      I4 => \area1_inferred__0/i___66_carry__1_9\(2),
      I5 => A(4),
      O => \^y2_reg[7]_6\(0)
    );
\i___33_carry__0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^y2_reg[7]_6\(2),
      I1 => \area1_inferred__0/i___66_carry__1_9\(3),
      I2 => A(6),
      I3 => \i___33_carry__0_i_9__2_n_0\,
      I4 => A(7),
      I5 => \area1_inferred__0/i___66_carry__1_9\(2),
      O => \y2_reg[7]_5\(2)
    );
\i___33_carry__0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^y2_reg[7]_6\(1),
      I1 => \area1_inferred__0/i___66_carry__1_9\(3),
      I2 => A(5),
      I3 => \i___33_carry__0_i_10__2_n_0\,
      I4 => A(6),
      I5 => \area1_inferred__0/i___66_carry__1_9\(2),
      O => \y2_reg[7]_5\(1)
    );
\i___33_carry__0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^y2_reg[7]_6\(0),
      I1 => \area1_inferred__0/i___66_carry__1_9\(3),
      I2 => A(4),
      I3 => \area1_inferred__0/i___33_carry__0\,
      I4 => A(5),
      I5 => \area1_inferred__0/i___66_carry__1_9\(2),
      O => \y2_reg[7]_5\(0)
    );
\i___33_carry__0_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => A(5),
      I1 => \area1_inferred__0/i___66_carry__1_9\(4),
      O => \i___33_carry__0_i_9__2_n_0\
    );
\i___33_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_3\(0),
      I1 => \area1_inferred__0/i___66_carry__1_4\(0),
      I2 => \area1_inferred__0/i___66_carry__1_3\(1),
      I3 => \area1_inferred__0/i___66_carry__1_5\(3),
      O => \y3_reg[7]_0\(0)
    );
\i___33_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_6\(0),
      I1 => \area1_inferred__0/i___66_carry__1_7\(0),
      I2 => \area1_inferred__0/i___66_carry__1_6\(1),
      I3 => \area1_inferred__0/i___66_carry__1_8\(3),
      O => \y1_reg[7]_0\(0)
    );
\i___33_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(3),
      I1 => \area1_inferred__0/i___66_carry__1_10\(0),
      I2 => \area1_inferred__0/i___66_carry__1_9\(4),
      I3 => \area1_inferred__0/i___66_carry__1_11\(3),
      O => \y2_reg[7]_1\(0)
    );
\i___33_carry__1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(3),
      I1 => \^x3_reg[7]_5\(0),
      I2 => \area1_inferred__0/i___66_carry__1_9\(4),
      I3 => A(7),
      O => \^y2_reg[7]_7\(2)
    );
\i___33_carry__1_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888000F888"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(4),
      I1 => A(6),
      I2 => \area1_inferred__0/i___66_carry__1_9\(3),
      I3 => A(7),
      I4 => \area1_inferred__0/i___66_carry__1_9\(2),
      I5 => \^x3_reg[7]_5\(0),
      O => \^y2_reg[7]_7\(1)
    );
\i___33_carry__1_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(4),
      I1 => A(5),
      I2 => \area1_inferred__0/i___66_carry__1_9\(3),
      I3 => A(6),
      I4 => \area1_inferred__0/i___66_carry__1_9\(2),
      I5 => A(7),
      O => \^y2_reg[7]_7\(0)
    );
\i___33_carry__1_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F2F"
    )
        port map (
      I0 => A(7),
      I1 => \area1_inferred__0/i___66_carry__1_9\(3),
      I2 => \area1_inferred__0/i___66_carry__1_9\(4),
      I3 => \^x3_reg[7]_5\(0),
      O => \x3_reg[7]_4\(2)
    );
\i___33_carry__1_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30F2450C3FF4BFF"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(2),
      I1 => A(6),
      I2 => A(7),
      I3 => \area1_inferred__0/i___66_carry__1_9\(4),
      I4 => \^x3_reg[7]_5\(0),
      I5 => \area1_inferred__0/i___66_carry__1_9\(3),
      O => \x3_reg[7]_4\(1)
    );
\i___33_carry__1_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \^y2_reg[7]_7\(0),
      I1 => \area1_inferred__0/i___66_carry__1_9\(3),
      I2 => A(7),
      I3 => \i___33_carry__1_i_7__2_n_0\,
      I4 => \^x3_reg[7]_5\(0),
      I5 => \area1_inferred__0/i___66_carry__1_9\(2),
      O => \x3_reg[7]_4\(0)
    );
\i___33_carry__1_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => A(6),
      I1 => \area1_inferred__0/i___66_carry__1_9\(4),
      O => \i___33_carry__1_i_7__2_n_0\
    );
\i___33_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_3\(0),
      I1 => \i___66_carry__0_i_7_0\(1),
      I2 => \area1_inferred__0/i___66_carry__1_3\(1),
      I3 => \i___66_carry__0_i_7_0\(0),
      O => \y3_reg[7]_14\(0)
    );
\i___33_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_6\(0),
      I1 => \i___66_carry__0_i_7__0_0\(1),
      I2 => \area1_inferred__0/i___66_carry__1_6\(1),
      I3 => \i___66_carry__0_i_7__0_0\(0),
      O => \y1_reg[7]_9\(0)
    );
\i___33_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(3),
      I1 => \i___66_carry__0_i_7__1_0\(1),
      I2 => \area1_inferred__0/i___66_carry__1_9\(4),
      I3 => \i___66_carry__0_i_7__1_0\(0),
      O => \y2_reg[7]_14\(0)
    );
\i___33_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(3),
      I1 => A(1),
      I2 => \area1_inferred__0/i___66_carry__1_9\(4),
      I3 => A(0),
      O => \y2_reg[7]_16\(0)
    );
\i___66_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_3\(3),
      I1 => \area1_inferred__0/i___66_carry__1_5\(1),
      I2 => \area1_inferred__0/i___66_carry__1_5\(0),
      I3 => \^y3_reg[7]_1\(0),
      I4 => \area1_inferred__0/i___66_carry__1_3\(2),
      I5 => \area1_inferred__0/i___66_carry__1_5\(2),
      O => \^y3_reg[7]_10\(3)
    );
\i___66_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y3_reg[7]_1\(0),
      I1 => \area1_inferred__0/i___66_carry__1_5\(0),
      O => \i___66_carry__0_i_10_n_0\
    );
\i___66_carry__0_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y1_reg[7]_1\(0),
      I1 => \area1_inferred__0/i___66_carry__1_8\(0),
      O => \i___66_carry__0_i_10__0_n_0\
    );
\i___66_carry__0_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y2_reg[7]_2\(0),
      I1 => A(4),
      O => \i___66_carry__0_i_10__1_n_0\
    );
\i___66_carry__0_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y2_reg[7]_2\(0),
      I1 => \area1_inferred__0/i___66_carry__1_11\(0),
      O => \i___66_carry__0_i_10__2_n_0\
    );
\i___66_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y3_reg[7]_1\(0),
      I1 => \i___66_carry__0_i_7_0\(3),
      O => \i___66_carry__0_i_11_n_0\
    );
\i___66_carry__0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y1_reg[7]_1\(0),
      I1 => \i___66_carry__0_i_7__0_0\(3),
      O => \i___66_carry__0_i_11__0_n_0\
    );
\i___66_carry__0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y2_reg[7]_2\(0),
      I1 => A(3),
      O => \i___66_carry__0_i_11__1_n_0\
    );
\i___66_carry__0_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y2_reg[7]_2\(0),
      I1 => \i___66_carry__0_i_7__1_0\(3),
      O => \i___66_carry__0_i_11__2_n_0\
    );
\i___66_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y3_reg[7]_1\(0),
      I1 => \i___66_carry__0_i_7_0\(2),
      O => \i___66_carry__0_i_12_n_0\
    );
\i___66_carry__0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y1_reg[7]_1\(0),
      I1 => \i___66_carry__0_i_7__0_0\(2),
      O => \i___66_carry__0_i_12__0_n_0\
    );
\i___66_carry__0_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y2_reg[7]_2\(0),
      I1 => A(2),
      O => \i___66_carry__0_i_12__1_n_0\
    );
\i___66_carry__0_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y2_reg[7]_2\(0),
      I1 => \i___66_carry__0_i_7__1_0\(2),
      O => \i___66_carry__0_i_12__2_n_0\
    );
\i___66_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_6\(3),
      I1 => \area1_inferred__0/i___66_carry__1_8\(1),
      I2 => \area1_inferred__0/i___66_carry__1_8\(0),
      I3 => \^y1_reg[7]_1\(0),
      I4 => \area1_inferred__0/i___66_carry__1_6\(2),
      I5 => \area1_inferred__0/i___66_carry__1_8\(2),
      O => \^y1_reg[7]_6\(3)
    );
\i___66_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(6),
      I1 => \area1_inferred__0/i___66_carry__1_11\(1),
      I2 => \area1_inferred__0/i___66_carry__1_11\(0),
      I3 => \^y2_reg[7]_2\(0),
      I4 => \area1_inferred__0/i___66_carry__1_9\(5),
      I5 => \area1_inferred__0/i___66_carry__1_11\(2),
      O => \^y2_reg[7]_11\(3)
    );
\i___66_carry__0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(6),
      I1 => A(5),
      I2 => A(4),
      I3 => \^y2_reg[7]_2\(0),
      I4 => \area1_inferred__0/i___66_carry__1_9\(5),
      I5 => A(6),
      O => \^y2_reg[7]_13\(3)
    );
\i___66_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_3\(3),
      I1 => \area1_inferred__0/i___66_carry__1_5\(0),
      I2 => \i___66_carry__0_i_7_0\(3),
      I3 => \^y3_reg[7]_1\(0),
      I4 => \area1_inferred__0/i___66_carry__1_3\(2),
      I5 => \area1_inferred__0/i___66_carry__1_5\(1),
      O => \^y3_reg[7]_10\(2)
    );
\i___66_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_6\(3),
      I1 => \area1_inferred__0/i___66_carry__1_8\(0),
      I2 => \i___66_carry__0_i_7__0_0\(3),
      I3 => \^y1_reg[7]_1\(0),
      I4 => \area1_inferred__0/i___66_carry__1_6\(2),
      I5 => \area1_inferred__0/i___66_carry__1_8\(1),
      O => \^y1_reg[7]_6\(2)
    );
\i___66_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(6),
      I1 => \area1_inferred__0/i___66_carry__1_11\(0),
      I2 => \i___66_carry__0_i_7__1_0\(3),
      I3 => \^y2_reg[7]_2\(0),
      I4 => \area1_inferred__0/i___66_carry__1_9\(5),
      I5 => \area1_inferred__0/i___66_carry__1_11\(1),
      O => \^y2_reg[7]_11\(2)
    );
\i___66_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(6),
      I1 => A(4),
      I2 => A(3),
      I3 => \^y2_reg[7]_2\(0),
      I4 => \area1_inferred__0/i___66_carry__1_9\(5),
      I5 => A(5),
      O => \^y2_reg[7]_13\(2)
    );
\i___66_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_3\(3),
      I1 => \i___66_carry__0_i_7_0\(3),
      I2 => \i___66_carry__0_i_7_0\(2),
      I3 => \^y3_reg[7]_1\(0),
      I4 => \area1_inferred__0/i___66_carry__1_3\(2),
      I5 => \area1_inferred__0/i___66_carry__1_5\(0),
      O => \^y3_reg[7]_10\(1)
    );
\i___66_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_6\(3),
      I1 => \i___66_carry__0_i_7__0_0\(3),
      I2 => \i___66_carry__0_i_7__0_0\(2),
      I3 => \^y1_reg[7]_1\(0),
      I4 => \area1_inferred__0/i___66_carry__1_6\(2),
      I5 => \area1_inferred__0/i___66_carry__1_8\(0),
      O => \^y1_reg[7]_6\(1)
    );
\i___66_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(6),
      I1 => \i___66_carry__0_i_7__1_0\(3),
      I2 => \i___66_carry__0_i_7__1_0\(2),
      I3 => \^y2_reg[7]_2\(0),
      I4 => \area1_inferred__0/i___66_carry__1_9\(5),
      I5 => \area1_inferred__0/i___66_carry__1_11\(0),
      O => \^y2_reg[7]_11\(1)
    );
\i___66_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(6),
      I1 => A(3),
      I2 => A(2),
      I3 => \^y2_reg[7]_2\(0),
      I4 => \area1_inferred__0/i___66_carry__1_9\(5),
      I5 => A(4),
      O => \^y2_reg[7]_13\(1)
    );
\i___66_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_3\(3),
      I1 => \i___66_carry__0_i_7_0\(2),
      I2 => \i___66_carry__0_i_7_0\(1),
      I3 => \^y3_reg[7]_1\(0),
      I4 => \area1_inferred__0/i___66_carry__1_3\(2),
      I5 => \i___66_carry__0_i_7_0\(3),
      O => \^y3_reg[7]_10\(0)
    );
\i___66_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_6\(3),
      I1 => \i___66_carry__0_i_7__0_0\(2),
      I2 => \i___66_carry__0_i_7__0_0\(1),
      I3 => \^y1_reg[7]_1\(0),
      I4 => \area1_inferred__0/i___66_carry__1_6\(2),
      I5 => \i___66_carry__0_i_7__0_0\(3),
      O => \^y1_reg[7]_6\(0)
    );
\i___66_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(6),
      I1 => \i___66_carry__0_i_7__1_0\(2),
      I2 => \i___66_carry__0_i_7__1_0\(1),
      I3 => \^y2_reg[7]_2\(0),
      I4 => \area1_inferred__0/i___66_carry__1_9\(5),
      I5 => \i___66_carry__0_i_7__1_0\(3),
      O => \^y2_reg[7]_11\(0)
    );
\i___66_carry__0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(6),
      I1 => A(2),
      I2 => A(1),
      I3 => \^y2_reg[7]_2\(0),
      I4 => \area1_inferred__0/i___66_carry__1_9\(5),
      I5 => A(3),
      O => \^y2_reg[7]_13\(0)
    );
\i___66_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y3_reg[7]_10\(3),
      I1 => \area1_inferred__0/i___66_carry__1_3\(3),
      I2 => \area1_inferred__0/i___66_carry__1_5\(2),
      I3 => \i___66_carry__0_i_9_n_0\,
      I4 => \area1_inferred__0/i___66_carry__1_5\(3),
      I5 => \area1_inferred__0/i___66_carry__1_3\(2),
      O => \y3_reg[7]_15\(3)
    );
\i___66_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y1_reg[7]_6\(3),
      I1 => \area1_inferred__0/i___66_carry__1_6\(3),
      I2 => \area1_inferred__0/i___66_carry__1_8\(2),
      I3 => \i___66_carry__0_i_9__0_n_0\,
      I4 => \area1_inferred__0/i___66_carry__1_8\(3),
      I5 => \area1_inferred__0/i___66_carry__1_6\(2),
      O => \y1_reg[7]_10\(3)
    );
\i___66_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y2_reg[7]_11\(3),
      I1 => \area1_inferred__0/i___66_carry__1_9\(6),
      I2 => \area1_inferred__0/i___66_carry__1_11\(2),
      I3 => \i___66_carry__0_i_9__2_n_0\,
      I4 => \area1_inferred__0/i___66_carry__1_11\(3),
      I5 => \area1_inferred__0/i___66_carry__1_9\(5),
      O => \y2_reg[7]_15\(3)
    );
\i___66_carry__0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y2_reg[7]_13\(3),
      I1 => \area1_inferred__0/i___66_carry__1_9\(6),
      I2 => A(6),
      I3 => \i___66_carry__0_i_9__1_n_0\,
      I4 => A(7),
      I5 => \area1_inferred__0/i___66_carry__1_9\(5),
      O => \y2_reg[7]_17\(3)
    );
\i___66_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y3_reg[7]_10\(2),
      I1 => \area1_inferred__0/i___66_carry__1_3\(3),
      I2 => \area1_inferred__0/i___66_carry__1_5\(1),
      I3 => \i___66_carry__0_i_10_n_0\,
      I4 => \area1_inferred__0/i___66_carry__1_5\(2),
      I5 => \area1_inferred__0/i___66_carry__1_3\(2),
      O => \y3_reg[7]_15\(2)
    );
\i___66_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y1_reg[7]_6\(2),
      I1 => \area1_inferred__0/i___66_carry__1_6\(3),
      I2 => \area1_inferred__0/i___66_carry__1_8\(1),
      I3 => \i___66_carry__0_i_10__0_n_0\,
      I4 => \area1_inferred__0/i___66_carry__1_8\(2),
      I5 => \area1_inferred__0/i___66_carry__1_6\(2),
      O => \y1_reg[7]_10\(2)
    );
\i___66_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y2_reg[7]_11\(2),
      I1 => \area1_inferred__0/i___66_carry__1_9\(6),
      I2 => \area1_inferred__0/i___66_carry__1_11\(1),
      I3 => \i___66_carry__0_i_10__2_n_0\,
      I4 => \area1_inferred__0/i___66_carry__1_11\(2),
      I5 => \area1_inferred__0/i___66_carry__1_9\(5),
      O => \y2_reg[7]_15\(2)
    );
\i___66_carry__0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y2_reg[7]_13\(2),
      I1 => \area1_inferred__0/i___66_carry__1_9\(6),
      I2 => A(5),
      I3 => \i___66_carry__0_i_10__1_n_0\,
      I4 => A(6),
      I5 => \area1_inferred__0/i___66_carry__1_9\(5),
      O => \y2_reg[7]_17\(2)
    );
\i___66_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y3_reg[7]_10\(1),
      I1 => \area1_inferred__0/i___66_carry__1_3\(3),
      I2 => \area1_inferred__0/i___66_carry__1_5\(0),
      I3 => \i___66_carry__0_i_11_n_0\,
      I4 => \area1_inferred__0/i___66_carry__1_5\(1),
      I5 => \area1_inferred__0/i___66_carry__1_3\(2),
      O => \y3_reg[7]_15\(1)
    );
\i___66_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y1_reg[7]_6\(1),
      I1 => \area1_inferred__0/i___66_carry__1_6\(3),
      I2 => \area1_inferred__0/i___66_carry__1_8\(0),
      I3 => \i___66_carry__0_i_11__0_n_0\,
      I4 => \area1_inferred__0/i___66_carry__1_8\(1),
      I5 => \area1_inferred__0/i___66_carry__1_6\(2),
      O => \y1_reg[7]_10\(1)
    );
\i___66_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y2_reg[7]_11\(1),
      I1 => \area1_inferred__0/i___66_carry__1_9\(6),
      I2 => \area1_inferred__0/i___66_carry__1_11\(0),
      I3 => \i___66_carry__0_i_11__2_n_0\,
      I4 => \area1_inferred__0/i___66_carry__1_11\(1),
      I5 => \area1_inferred__0/i___66_carry__1_9\(5),
      O => \y2_reg[7]_15\(1)
    );
\i___66_carry__0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y2_reg[7]_13\(1),
      I1 => \area1_inferred__0/i___66_carry__1_9\(6),
      I2 => A(4),
      I3 => \i___66_carry__0_i_11__1_n_0\,
      I4 => A(5),
      I5 => \area1_inferred__0/i___66_carry__1_9\(5),
      O => \y2_reg[7]_17\(1)
    );
\i___66_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y3_reg[7]_10\(0),
      I1 => \area1_inferred__0/i___66_carry__1_3\(3),
      I2 => \i___66_carry__0_i_7_0\(3),
      I3 => \i___66_carry__0_i_12_n_0\,
      I4 => \area1_inferred__0/i___66_carry__1_5\(0),
      I5 => \area1_inferred__0/i___66_carry__1_3\(2),
      O => \y3_reg[7]_15\(0)
    );
\i___66_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y1_reg[7]_6\(0),
      I1 => \area1_inferred__0/i___66_carry__1_6\(3),
      I2 => \i___66_carry__0_i_7__0_0\(3),
      I3 => \i___66_carry__0_i_12__0_n_0\,
      I4 => \area1_inferred__0/i___66_carry__1_8\(0),
      I5 => \area1_inferred__0/i___66_carry__1_6\(2),
      O => \y1_reg[7]_10\(0)
    );
\i___66_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y2_reg[7]_11\(0),
      I1 => \area1_inferred__0/i___66_carry__1_9\(6),
      I2 => \i___66_carry__0_i_7__1_0\(3),
      I3 => \i___66_carry__0_i_12__2_n_0\,
      I4 => \area1_inferred__0/i___66_carry__1_11\(0),
      I5 => \area1_inferred__0/i___66_carry__1_9\(5),
      O => \y2_reg[7]_15\(0)
    );
\i___66_carry__0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^y2_reg[7]_13\(0),
      I1 => \area1_inferred__0/i___66_carry__1_9\(6),
      I2 => A(3),
      I3 => \i___66_carry__0_i_12__1_n_0\,
      I4 => A(4),
      I5 => \area1_inferred__0/i___66_carry__1_9\(5),
      O => \y2_reg[7]_17\(0)
    );
\i___66_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y3_reg[7]_1\(0),
      I1 => \area1_inferred__0/i___66_carry__1_5\(1),
      O => \i___66_carry__0_i_9_n_0\
    );
\i___66_carry__0_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y1_reg[7]_1\(0),
      I1 => \area1_inferred__0/i___66_carry__1_8\(1),
      O => \i___66_carry__0_i_9__0_n_0\
    );
\i___66_carry__0_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y2_reg[7]_2\(0),
      I1 => A(5),
      O => \i___66_carry__0_i_9__1_n_0\
    );
\i___66_carry__0_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y2_reg[7]_2\(0),
      I1 => \area1_inferred__0/i___66_carry__1_11\(1),
      O => \i___66_carry__0_i_9__2_n_0\
    );
\i___66_carry__1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => A(7),
      I1 => \^y2_reg[7]_2\(0),
      I2 => \area1_inferred__0/i___66_carry__1_9\(6),
      I3 => \^x3_reg[7]_5\(0),
      O => \^x3_reg[7]_6\(2)
    );
\i___66_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFF8F8808FF8F"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_3\(3),
      I1 => \area1_inferred__0/i___66_carry__1_5\(3),
      I2 => \area1_inferred__0/i___66_carry__1_5\(2),
      I3 => \^y3_reg[7]_1\(0),
      I4 => \area1_inferred__0/i___66_carry__1_3\(2),
      I5 => \area1_inferred__0/i___66_carry__1_4\(0),
      O => \^y3_reg[7]_3\(1)
    );
\i___66_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFF8F8808FF8F"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_6\(3),
      I1 => \area1_inferred__0/i___66_carry__1_8\(3),
      I2 => \area1_inferred__0/i___66_carry__1_8\(2),
      I3 => \^y1_reg[7]_1\(0),
      I4 => \area1_inferred__0/i___66_carry__1_6\(2),
      I5 => \area1_inferred__0/i___66_carry__1_7\(0),
      O => \^y1_reg[7]_3\(1)
    );
\i___66_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFF8F8808FF8F"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(6),
      I1 => \area1_inferred__0/i___66_carry__1_11\(3),
      I2 => \area1_inferred__0/i___66_carry__1_11\(2),
      I3 => \^y2_reg[7]_2\(0),
      I4 => \area1_inferred__0/i___66_carry__1_9\(5),
      I5 => \area1_inferred__0/i___66_carry__1_10\(0),
      O => \^y2_reg[7]_4\(1)
    );
\i___66_carry__1_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFF8F8808FF8F"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(6),
      I1 => A(7),
      I2 => A(6),
      I3 => \^y2_reg[7]_2\(0),
      I4 => \area1_inferred__0/i___66_carry__1_9\(5),
      I5 => \^x3_reg[7]_5\(0),
      O => \^x3_reg[7]_6\(1)
    );
\i___66_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_3\(3),
      I1 => \area1_inferred__0/i___66_carry__1_5\(2),
      I2 => \area1_inferred__0/i___66_carry__1_5\(1),
      I3 => \^y3_reg[7]_1\(0),
      I4 => \area1_inferred__0/i___66_carry__1_3\(2),
      I5 => \area1_inferred__0/i___66_carry__1_5\(3),
      O => \^y3_reg[7]_3\(0)
    );
\i___66_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_6\(3),
      I1 => \area1_inferred__0/i___66_carry__1_8\(2),
      I2 => \area1_inferred__0/i___66_carry__1_8\(1),
      I3 => \^y1_reg[7]_1\(0),
      I4 => \area1_inferred__0/i___66_carry__1_6\(2),
      I5 => \area1_inferred__0/i___66_carry__1_8\(3),
      O => \^y1_reg[7]_3\(0)
    );
\i___66_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(6),
      I1 => \area1_inferred__0/i___66_carry__1_11\(2),
      I2 => \area1_inferred__0/i___66_carry__1_11\(1),
      I3 => \^y2_reg[7]_2\(0),
      I4 => \area1_inferred__0/i___66_carry__1_9\(5),
      I5 => \area1_inferred__0/i___66_carry__1_11\(3),
      O => \^y2_reg[7]_4\(0)
    );
\i___66_carry__1_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F880888088808"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(6),
      I1 => A(6),
      I2 => A(5),
      I3 => \^y2_reg[7]_2\(0),
      I4 => \area1_inferred__0/i___66_carry__1_9\(5),
      I5 => A(7),
      O => \^x3_reg[7]_6\(0)
    );
\i___66_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F35E"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_3\(3),
      I1 => \area1_inferred__0/i___66_carry__1_5\(3),
      I2 => \^y3_reg[7]_1\(0),
      I3 => \area1_inferred__0/i___66_carry__1_4\(0),
      O => \y3_reg[7]_2\(2)
    );
\i___66_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F35E"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_6\(3),
      I1 => \area1_inferred__0/i___66_carry__1_8\(3),
      I2 => \^y1_reg[7]_1\(0),
      I3 => \area1_inferred__0/i___66_carry__1_7\(0),
      O => \y1_reg[7]_2\(2)
    );
\i___66_carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F35E"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(6),
      I1 => \area1_inferred__0/i___66_carry__1_11\(3),
      I2 => \^y2_reg[7]_2\(0),
      I3 => \area1_inferred__0/i___66_carry__1_10\(0),
      O => \y2_reg[7]_3\(2)
    );
\i___66_carry__1_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F35E"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(6),
      I1 => A(7),
      I2 => \^y2_reg[7]_2\(0),
      I3 => \^x3_reg[7]_5\(0),
      O => \y2_reg[7]_8\(2)
    );
\i___66_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F307AEFCF35E51"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_3\(2),
      I1 => \area1_inferred__0/i___66_carry__1_5\(2),
      I2 => \^y3_reg[7]_1\(0),
      I3 => \area1_inferred__0/i___66_carry__1_5\(3),
      I4 => \area1_inferred__0/i___66_carry__1_4\(0),
      I5 => \area1_inferred__0/i___66_carry__1_3\(3),
      O => \y3_reg[7]_2\(1)
    );
\i___66_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F307AEFCF35E51"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_6\(2),
      I1 => \area1_inferred__0/i___66_carry__1_8\(2),
      I2 => \^y1_reg[7]_1\(0),
      I3 => \area1_inferred__0/i___66_carry__1_8\(3),
      I4 => \area1_inferred__0/i___66_carry__1_7\(0),
      I5 => \area1_inferred__0/i___66_carry__1_6\(3),
      O => \y1_reg[7]_2\(1)
    );
\i___66_carry__1_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F307AEFCF35E51"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(5),
      I1 => \area1_inferred__0/i___66_carry__1_11\(2),
      I2 => \^y2_reg[7]_2\(0),
      I3 => \area1_inferred__0/i___66_carry__1_11\(3),
      I4 => \area1_inferred__0/i___66_carry__1_10\(0),
      I5 => \area1_inferred__0/i___66_carry__1_9\(6),
      O => \y2_reg[7]_3\(1)
    );
\i___66_carry__1_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F307AEFCF35E51"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(5),
      I1 => A(6),
      I2 => \^y2_reg[7]_2\(0),
      I3 => A(7),
      I4 => \^x3_reg[7]_5\(0),
      I5 => \area1_inferred__0/i___66_carry__1_9\(6),
      O => \y2_reg[7]_8\(1)
    );
\i___66_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A6A956A95"
    )
        port map (
      I0 => \^y3_reg[7]_3\(0),
      I1 => \area1_inferred__0/i___66_carry__1_3\(3),
      I2 => \area1_inferred__0/i___66_carry__1_5\(3),
      I3 => \i___66_carry__1_i_7_n_0\,
      I4 => \area1_inferred__0/i___66_carry__1_4\(0),
      I5 => \area1_inferred__0/i___66_carry__1_3\(2),
      O => \y3_reg[7]_2\(0)
    );
\i___66_carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A6A956A95"
    )
        port map (
      I0 => \^y1_reg[7]_3\(0),
      I1 => \area1_inferred__0/i___66_carry__1_6\(3),
      I2 => \area1_inferred__0/i___66_carry__1_8\(3),
      I3 => \i___66_carry__1_i_7__0_n_0\,
      I4 => \area1_inferred__0/i___66_carry__1_7\(0),
      I5 => \area1_inferred__0/i___66_carry__1_6\(2),
      O => \y1_reg[7]_2\(0)
    );
\i___66_carry__1_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A6A956A95"
    )
        port map (
      I0 => \^y2_reg[7]_4\(0),
      I1 => \area1_inferred__0/i___66_carry__1_9\(6),
      I2 => \area1_inferred__0/i___66_carry__1_11\(3),
      I3 => \i___66_carry__1_i_7__2_n_0\,
      I4 => \area1_inferred__0/i___66_carry__1_10\(0),
      I5 => \area1_inferred__0/i___66_carry__1_9\(5),
      O => \y2_reg[7]_3\(0)
    );
\i___66_carry__1_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A6A956A95"
    )
        port map (
      I0 => \^x3_reg[7]_6\(0),
      I1 => \area1_inferred__0/i___66_carry__1_9\(6),
      I2 => A(7),
      I3 => \i___66_carry__1_i_7__1_n_0\,
      I4 => \^x3_reg[7]_5\(0),
      I5 => \area1_inferred__0/i___66_carry__1_9\(5),
      O => \y2_reg[7]_8\(0)
    );
\i___66_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y3_reg[7]_1\(0),
      I1 => \area1_inferred__0/i___66_carry__1_5\(2),
      O => \i___66_carry__1_i_7_n_0\
    );
\i___66_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y1_reg[7]_1\(0),
      I1 => \area1_inferred__0/i___66_carry__1_8\(2),
      O => \i___66_carry__1_i_7__0_n_0\
    );
\i___66_carry__1_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y2_reg[7]_2\(0),
      I1 => A(6),
      O => \i___66_carry__1_i_7__1_n_0\
    );
\i___66_carry__1_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^y2_reg[7]_2\(0),
      I1 => \area1_inferred__0/i___66_carry__1_11\(2),
      O => \i___66_carry__1_i_7__2_n_0\
    );
\i___66_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788787778777877"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_3\(2),
      I1 => \i___66_carry__0_i_7_0\(3),
      I2 => \^y3_reg[7]_1\(0),
      I3 => \i___66_carry__0_i_7_0\(1),
      I4 => \i___66_carry__0_i_7_0\(2),
      I5 => \area1_inferred__0/i___66_carry__1_3\(3),
      O => \y3_reg[7]_9\(2)
    );
\i___66_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788787778777877"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_6\(2),
      I1 => \i___66_carry__0_i_7__0_0\(3),
      I2 => \^y1_reg[7]_1\(0),
      I3 => \i___66_carry__0_i_7__0_0\(1),
      I4 => \i___66_carry__0_i_7__0_0\(2),
      I5 => \area1_inferred__0/i___66_carry__1_6\(3),
      O => \y1_reg[7]_5\(2)
    );
\i___66_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788787778777877"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(5),
      I1 => \i___66_carry__0_i_7__1_0\(3),
      I2 => \^y2_reg[7]_2\(0),
      I3 => \i___66_carry__0_i_7__1_0\(1),
      I4 => \i___66_carry__0_i_7__1_0\(2),
      I5 => \area1_inferred__0/i___66_carry__1_9\(6),
      O => \y2_reg[7]_10\(2)
    );
\i___66_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788787778777877"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(5),
      I1 => A(3),
      I2 => \^y2_reg[7]_2\(0),
      I3 => A(1),
      I4 => A(2),
      I5 => \area1_inferred__0/i___66_carry__1_9\(6),
      O => \y2_reg[7]_12\(2)
    );
\i___66_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BBB"
    )
        port map (
      I0 => \^y3_reg[7]_1\(0),
      I1 => \i___66_carry__0_i_7_0\(0),
      I2 => \i___66_carry__0_i_7_0\(1),
      I3 => \area1_inferred__0/i___66_carry__1_3\(3),
      O => \y3_reg[7]_9\(1)
    );
\i___66_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BBB"
    )
        port map (
      I0 => \^y1_reg[7]_1\(0),
      I1 => \i___66_carry__0_i_7__0_0\(0),
      I2 => \i___66_carry__0_i_7__0_0\(1),
      I3 => \area1_inferred__0/i___66_carry__1_6\(3),
      O => \y1_reg[7]_5\(1)
    );
\i___66_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BBB"
    )
        port map (
      I0 => \^y2_reg[7]_2\(0),
      I1 => \i___66_carry__0_i_7__1_0\(0),
      I2 => \i___66_carry__0_i_7__1_0\(1),
      I3 => \area1_inferred__0/i___66_carry__1_9\(6),
      O => \y2_reg[7]_10\(1)
    );
\i___66_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BBB"
    )
        port map (
      I0 => \^y2_reg[7]_2\(0),
      I1 => A(0),
      I2 => A(1),
      I3 => \area1_inferred__0/i___66_carry__1_9\(6),
      O => \y2_reg[7]_12\(1)
    );
\i___66_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_3\(2),
      I1 => \i___66_carry__0_i_7_0\(1),
      O => \y3_reg[7]_9\(0)
    );
\i___66_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_6\(2),
      I1 => \i___66_carry__0_i_7__0_0\(1),
      O => \y1_reg[7]_5\(0)
    );
\i___66_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(5),
      I1 => \i___66_carry__0_i_7__1_0\(1),
      O => \y2_reg[7]_10\(0)
    );
\i___66_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(5),
      I1 => A(1),
      O => \y2_reg[7]_12\(0)
    );
\i___66_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4444BBB4BBB4BBB"
    )
        port map (
      I0 => \^y3_reg[7]_1\(0),
      I1 => \i___66_carry__0_i_7_0\(0),
      I2 => \i___66_carry__0_i_7_0\(1),
      I3 => \area1_inferred__0/i___66_carry__1_3\(3),
      I4 => \area1_inferred__0/i___66_carry__1_3\(2),
      I5 => \i___66_carry__0_i_7_0\(2),
      O => \x_reg[3]\(1)
    );
\i___66_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4444BBB4BBB4BBB"
    )
        port map (
      I0 => \^y1_reg[7]_1\(0),
      I1 => \i___66_carry__0_i_7__0_0\(0),
      I2 => \i___66_carry__0_i_7__0_0\(1),
      I3 => \area1_inferred__0/i___66_carry__1_6\(3),
      I4 => \area1_inferred__0/i___66_carry__1_6\(2),
      I5 => \i___66_carry__0_i_7__0_0\(2),
      O => \x_reg[3]_0\(1)
    );
\i___66_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4444BBB4BBB4BBB"
    )
        port map (
      I0 => \^y2_reg[7]_2\(0),
      I1 => \i___66_carry__0_i_7__1_0\(0),
      I2 => \i___66_carry__0_i_7__1_0\(1),
      I3 => \area1_inferred__0/i___66_carry__1_9\(6),
      I4 => \area1_inferred__0/i___66_carry__1_9\(5),
      I5 => \i___66_carry__0_i_7__1_0\(2),
      O => \x_reg[3]_1\(1)
    );
\i___66_carry_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4444BBB4BBB4BBB"
    )
        port map (
      I0 => \^y2_reg[7]_2\(0),
      I1 => A(0),
      I2 => A(1),
      I3 => \area1_inferred__0/i___66_carry__1_9\(6),
      I4 => \area1_inferred__0/i___66_carry__1_9\(5),
      I5 => A(2),
      O => \x3_reg[3]_0\(1)
    );
\i___66_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_3\(2),
      I1 => \i___66_carry__0_i_7_0\(1),
      I2 => \area1_inferred__0/i___66_carry__1_3\(3),
      I3 => \i___66_carry__0_i_7_0\(0),
      O => \x_reg[3]\(0)
    );
\i___66_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_6\(2),
      I1 => \i___66_carry__0_i_7__0_0\(1),
      I2 => \area1_inferred__0/i___66_carry__1_6\(3),
      I3 => \i___66_carry__0_i_7__0_0\(0),
      O => \x_reg[3]_0\(0)
    );
\i___66_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(5),
      I1 => \i___66_carry__0_i_7__1_0\(1),
      I2 => \area1_inferred__0/i___66_carry__1_9\(6),
      I3 => \i___66_carry__0_i_7__1_0\(0),
      O => \x_reg[3]_1\(0)
    );
\i___66_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \area1_inferred__0/i___66_carry__1_9\(5),
      I1 => A(1),
      I2 => \area1_inferred__0/i___66_carry__1_9\(6),
      I3 => A(0),
      O => \x3_reg[3]_0\(0)
    );
\i___66_carry_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___66_carry__1_i_1\(0),
      CO(3 downto 1) => \NLW_i___66_carry_i_8__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^y3_reg[7]_1\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___66_carry_i_8__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___66_carry_i_8__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___66_carry__1_i_1__0\(0),
      CO(3 downto 1) => \NLW_i___66_carry_i_8__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^y1_reg[7]_1\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___66_carry_i_8__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___66_carry_i_8__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___66_carry_i_4__2\(0),
      CO(3 downto 1) => \NLW_i___66_carry_i_8__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^y2_reg[7]_2\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___66_carry_i_8__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(7),
      I1 => \^y1_wire\(7),
      O => \y2_reg[7]_9\(3)
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(7),
      I1 => \^y2_wire\(7),
      O => \y3_reg[7]_7\(3)
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(7),
      I1 => \^y1_wire\(7),
      O => \y3_reg[7]_8\(3)
    );
\i__carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(7),
      I1 => \^x1_wire\(7),
      O => \x3_reg[7]_8\(3)
    );
\i__carry__0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y1_wire\(7),
      I1 => \^y3_wire\(7),
      O => \y1_reg[7]_4\(3)
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(6),
      I1 => \^y1_wire\(6),
      O => \y2_reg[7]_9\(2)
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(6),
      I1 => \^y2_wire\(6),
      O => \y3_reg[7]_7\(2)
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(6),
      I1 => \^y1_wire\(6),
      O => \y3_reg[7]_8\(2)
    );
\i__carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(6),
      I1 => \^x1_wire\(6),
      O => \x3_reg[7]_8\(2)
    );
\i__carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y1_wire\(6),
      I1 => \^y3_wire\(6),
      O => \y1_reg[7]_4\(2)
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(5),
      I1 => \^y1_wire\(5),
      O => \y2_reg[7]_9\(1)
    );
\i__carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(5),
      I1 => \^y2_wire\(5),
      O => \y3_reg[7]_7\(1)
    );
\i__carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(5),
      I1 => \^y1_wire\(5),
      O => \y3_reg[7]_8\(1)
    );
\i__carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(5),
      I1 => \^x1_wire\(5),
      O => \x3_reg[7]_8\(1)
    );
\i__carry__0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y1_wire\(5),
      I1 => \^y3_wire\(5),
      O => \y1_reg[7]_4\(1)
    );
\i__carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(4),
      I1 => \^y1_wire\(4),
      O => \y2_reg[7]_9\(0)
    );
\i__carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(4),
      I1 => \^y2_wire\(4),
      O => \y3_reg[7]_7\(0)
    );
\i__carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(4),
      I1 => \^y1_wire\(4),
      O => \y3_reg[7]_8\(0)
    );
\i__carry__0_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(4),
      I1 => \^x1_wire\(4),
      O => \x3_reg[7]_8\(0)
    );
\i__carry__0_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y1_wire\(4),
      I1 => \^y3_wire\(4),
      O => \y1_reg[7]_4\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y1_wire\(6),
      I1 => \^y3_wire\(6),
      I2 => \^y3_wire\(7),
      I3 => \^y1_wire\(7),
      O => \y1_reg[6]_0\(3)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y1_wire\(6),
      I1 => \^y2_wire\(6),
      I2 => \^y2_wire\(7),
      I3 => \^y1_wire\(7),
      O => \y1_reg[6]_2\(3)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y3_wire\(6),
      I1 => \^y1_wire\(6),
      I2 => \^y1_wire\(7),
      I3 => \^y3_wire\(7),
      O => \y3_reg[6]_2\(3)
    );
\i__carry_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(3),
      I1 => \^y1_wire\(3),
      O => \y2_reg[3]_0\(3)
    );
\i__carry_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(3),
      I1 => \^y2_wire\(3),
      O => \y3_reg[3]_1\(3)
    );
\i__carry_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(3),
      I1 => \^y1_wire\(3),
      O => \y3_reg[3]_2\(3)
    );
\i__carry_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(3),
      I1 => \^x1_wire\(3),
      O => \x3_reg[3]_2\(3)
    );
\i__carry_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y1_wire\(3),
      I1 => \^y3_wire\(3),
      O => \y1_reg[3]_0\(3)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x3_wire\(6),
      I1 => \^x1_wire\(6),
      I2 => \^x1_wire\(7),
      I3 => \^x3_wire\(7),
      O => \x3_reg[6]_2\(3)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x1_wire\(6),
      I1 => \^x3_wire\(6),
      I2 => \^x3_wire\(7),
      I3 => \^x1_wire\(7),
      O => \x1_reg[6]_0\(3)
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x1_wire\(6),
      I1 => \^x2_wire\(6),
      I2 => \^x2_wire\(7),
      I3 => \^x1_wire\(7),
      O => \x1_reg[6]_2\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y1_wire\(4),
      I1 => \^y3_wire\(4),
      I2 => \^y3_wire\(5),
      I3 => \^y1_wire\(5),
      O => \y1_reg[6]_0\(2)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y1_wire\(4),
      I1 => \^y2_wire\(4),
      I2 => \^y2_wire\(5),
      I3 => \^y1_wire\(5),
      O => \y1_reg[6]_2\(2)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y3_wire\(4),
      I1 => \^y1_wire\(4),
      I2 => \^y1_wire\(5),
      I3 => \^y3_wire\(5),
      O => \y3_reg[6]_2\(2)
    );
\i__carry_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(2),
      I1 => \^y1_wire\(2),
      O => \y2_reg[3]_0\(2)
    );
\i__carry_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(2),
      I1 => \^y2_wire\(2),
      O => \y3_reg[3]_1\(2)
    );
\i__carry_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(2),
      I1 => \^y1_wire\(2),
      O => \y3_reg[3]_2\(2)
    );
\i__carry_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(2),
      I1 => \^x1_wire\(2),
      O => \x3_reg[3]_2\(2)
    );
\i__carry_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y1_wire\(2),
      I1 => \^y3_wire\(2),
      O => \y1_reg[3]_0\(2)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x3_wire\(4),
      I1 => \^x1_wire\(4),
      I2 => \^x1_wire\(5),
      I3 => \^x3_wire\(5),
      O => \x3_reg[6]_2\(2)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x1_wire\(4),
      I1 => \^x3_wire\(4),
      I2 => \^x3_wire\(5),
      I3 => \^x1_wire\(5),
      O => \x1_reg[6]_0\(2)
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x1_wire\(4),
      I1 => \^x2_wire\(4),
      I2 => \^x2_wire\(5),
      I3 => \^x1_wire\(5),
      O => \x1_reg[6]_2\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y1_wire\(2),
      I1 => \^y3_wire\(2),
      I2 => \^y3_wire\(3),
      I3 => \^y1_wire\(3),
      O => \y1_reg[6]_0\(1)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y1_wire\(2),
      I1 => \^y2_wire\(2),
      I2 => \^y2_wire\(3),
      I3 => \^y1_wire\(3),
      O => \y1_reg[6]_2\(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y3_wire\(2),
      I1 => \^y1_wire\(2),
      I2 => \^y1_wire\(3),
      I3 => \^y3_wire\(3),
      O => \y3_reg[6]_2\(1)
    );
\i__carry_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(1),
      I1 => \^y1_wire\(1),
      O => \y2_reg[3]_0\(1)
    );
\i__carry_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(1),
      I1 => \^y2_wire\(1),
      O => \y3_reg[3]_1\(1)
    );
\i__carry_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(1),
      I1 => \^y1_wire\(1),
      O => \y3_reg[3]_2\(1)
    );
\i__carry_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(1),
      I1 => \^x1_wire\(1),
      O => \x3_reg[3]_2\(1)
    );
\i__carry_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y1_wire\(1),
      I1 => \^y3_wire\(1),
      O => \y1_reg[3]_0\(1)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x3_wire\(2),
      I1 => \^x1_wire\(2),
      I2 => \^x1_wire\(3),
      I3 => \^x3_wire\(3),
      O => \x3_reg[6]_2\(1)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x1_wire\(2),
      I1 => \^x3_wire\(2),
      I2 => \^x3_wire\(3),
      I3 => \^x1_wire\(3),
      O => \x1_reg[6]_0\(1)
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x1_wire\(2),
      I1 => \^x2_wire\(2),
      I2 => \^x2_wire\(3),
      I3 => \^x1_wire\(3),
      O => \x1_reg[6]_2\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y1_wire\(0),
      I1 => \^y3_wire\(0),
      I2 => \^y3_wire\(1),
      I3 => \^y1_wire\(1),
      O => \y1_reg[6]_0\(0)
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y1_wire\(0),
      I1 => \^y2_wire\(0),
      I2 => \^y2_wire\(1),
      I3 => \^y1_wire\(1),
      O => \y1_reg[6]_2\(0)
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y3_wire\(0),
      I1 => \^y1_wire\(0),
      I2 => \^y1_wire\(1),
      I3 => \^y3_wire\(1),
      O => \y3_reg[6]_2\(0)
    );
\i__carry_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y2_wire\(0),
      I1 => \^y1_wire\(0),
      O => \y2_reg[3]_0\(0)
    );
\i__carry_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(0),
      I1 => \^y2_wire\(0),
      O => \y3_reg[3]_1\(0)
    );
\i__carry_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y3_wire\(0),
      I1 => \^y1_wire\(0),
      O => \y3_reg[3]_2\(0)
    );
\i__carry_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^x3_wire\(0),
      I1 => \^x1_wire\(0),
      O => \x3_reg[3]_2\(0)
    );
\i__carry_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y1_wire\(0),
      I1 => \^y3_wire\(0),
      O => \y1_reg[3]_0\(0)
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x3_wire\(0),
      I1 => \^x1_wire\(0),
      I2 => \^x1_wire\(1),
      I3 => \^x3_wire\(1),
      O => \x3_reg[6]_2\(0)
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x1_wire\(0),
      I1 => \^x3_wire\(0),
      I2 => \^x3_wire\(1),
      I3 => \^x1_wire\(1),
      O => \x1_reg[6]_0\(0)
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x1_wire\(0),
      I1 => \^x2_wire\(0),
      I2 => \^x2_wire\(1),
      I3 => \^x1_wire\(1),
      O => \x1_reg[6]_2\(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y1_wire\(6),
      I1 => \^y3_wire\(6),
      I2 => \^y1_wire\(7),
      I3 => \^y3_wire\(7),
      O => \y1_reg[6]_1\(3)
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y1_wire\(6),
      I1 => \^y2_wire\(6),
      I2 => \^y1_wire\(7),
      I3 => \^y2_wire\(7),
      O => \y1_reg[6]_3\(3)
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y3_wire\(6),
      I1 => \^y1_wire\(6),
      I2 => \^y3_wire\(7),
      I3 => \^y1_wire\(7),
      O => \y3_reg[6]_3\(3)
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x3_wire\(6),
      I1 => \^x1_wire\(6),
      I2 => \^x3_wire\(7),
      I3 => \^x1_wire\(7),
      O => \x3_reg[6]_3\(3)
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x1_wire\(6),
      I1 => \^x3_wire\(6),
      I2 => \^x1_wire\(7),
      I3 => \^x3_wire\(7),
      O => \x1_reg[6]_1\(3)
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x1_wire\(6),
      I1 => \^x2_wire\(6),
      I2 => \^x1_wire\(7),
      I3 => \^x2_wire\(7),
      O => \x1_reg[6]_3\(3)
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y1_wire\(4),
      I1 => \^y3_wire\(4),
      I2 => \^y1_wire\(5),
      I3 => \^y3_wire\(5),
      O => \y1_reg[6]_1\(2)
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y1_wire\(4),
      I1 => \^y2_wire\(4),
      I2 => \^y1_wire\(5),
      I3 => \^y2_wire\(5),
      O => \y1_reg[6]_3\(2)
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y3_wire\(4),
      I1 => \^y1_wire\(4),
      I2 => \^y3_wire\(5),
      I3 => \^y1_wire\(5),
      O => \y3_reg[6]_3\(2)
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x3_wire\(4),
      I1 => \^x1_wire\(4),
      I2 => \^x3_wire\(5),
      I3 => \^x1_wire\(5),
      O => \x3_reg[6]_3\(2)
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x1_wire\(4),
      I1 => \^x3_wire\(4),
      I2 => \^x1_wire\(5),
      I3 => \^x3_wire\(5),
      O => \x1_reg[6]_1\(2)
    );
\i__carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x1_wire\(4),
      I1 => \^x2_wire\(4),
      I2 => \^x1_wire\(5),
      I3 => \^x2_wire\(5),
      O => \x1_reg[6]_3\(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y1_wire\(2),
      I1 => \^y3_wire\(2),
      I2 => \^y1_wire\(3),
      I3 => \^y3_wire\(3),
      O => \y1_reg[6]_1\(1)
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y1_wire\(2),
      I1 => \^y2_wire\(2),
      I2 => \^y1_wire\(3),
      I3 => \^y2_wire\(3),
      O => \y1_reg[6]_3\(1)
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y3_wire\(2),
      I1 => \^y1_wire\(2),
      I2 => \^y3_wire\(3),
      I3 => \^y1_wire\(3),
      O => \y3_reg[6]_3\(1)
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x3_wire\(2),
      I1 => \^x1_wire\(2),
      I2 => \^x3_wire\(3),
      I3 => \^x1_wire\(3),
      O => \x3_reg[6]_3\(1)
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x1_wire\(2),
      I1 => \^x3_wire\(2),
      I2 => \^x1_wire\(3),
      I3 => \^x3_wire\(3),
      O => \x1_reg[6]_1\(1)
    );
\i__carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x1_wire\(2),
      I1 => \^x2_wire\(2),
      I2 => \^x1_wire\(3),
      I3 => \^x2_wire\(3),
      O => \x1_reg[6]_3\(1)
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y1_wire\(0),
      I1 => \^y3_wire\(0),
      I2 => \^y1_wire\(1),
      I3 => \^y3_wire\(1),
      O => \y1_reg[6]_1\(0)
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y1_wire\(0),
      I1 => \^y2_wire\(0),
      I2 => \^y1_wire\(1),
      I3 => \^y2_wire\(1),
      O => \y1_reg[6]_3\(0)
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y3_wire\(0),
      I1 => \^y1_wire\(0),
      I2 => \^y3_wire\(1),
      I3 => \^y1_wire\(1),
      O => \y3_reg[6]_3\(0)
    );
\i__carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x3_wire\(0),
      I1 => \^x1_wire\(0),
      I2 => \^x3_wire\(1),
      I3 => \^x1_wire\(1),
      O => \x3_reg[6]_3\(0)
    );
\i__carry_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x1_wire\(0),
      I1 => \^x3_wire\(0),
      I2 => \^x1_wire\(1),
      I3 => \^x3_wire\(1),
      O => \x1_reg[6]_1\(0)
    );
\i__carry_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x1_wire\(0),
      I1 => \^x2_wire\(0),
      I2 => \^x1_wire\(1),
      I3 => \^x2_wire\(1),
      O => \x1_reg[6]_3\(0)
    );
instr_req_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C001"
    )
        port map (
      I0 => core_halt,
      I1 => state(0),
      I2 => state(1),
      I3 => \^instr_req_int_reg_0\,
      O => instr_req_int_i_1_n_0
    );
instr_req_int_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => instr_req_int_i_1_n_0,
      Q => \^instr_req_int_reg_0\
    );
maxx1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x2_wire\(6),
      I1 => \^x3_wire\(6),
      I2 => \^x3_wire\(7),
      I3 => \^x2_wire\(7),
      O => \x2_reg[6]_0\(3)
    );
maxx1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x2_wire\(4),
      I1 => \^x3_wire\(4),
      I2 => \^x3_wire\(5),
      I3 => \^x2_wire\(5),
      O => \x2_reg[6]_0\(2)
    );
maxx1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x2_wire\(2),
      I1 => \^x3_wire\(2),
      I2 => \^x3_wire\(3),
      I3 => \^x2_wire\(3),
      O => \x2_reg[6]_0\(1)
    );
maxx1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x2_wire\(0),
      I1 => \^x3_wire\(0),
      I2 => \^x3_wire\(1),
      I3 => \^x2_wire\(1),
      O => \x2_reg[6]_0\(0)
    );
maxx1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x2_wire\(6),
      I1 => \^x3_wire\(6),
      I2 => \^x2_wire\(7),
      I3 => \^x3_wire\(7),
      O => \x2_reg[6]_1\(3)
    );
maxx1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x2_wire\(4),
      I1 => \^x3_wire\(4),
      I2 => \^x2_wire\(5),
      I3 => \^x3_wire\(5),
      O => \x2_reg[6]_1\(2)
    );
maxx1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x2_wire\(2),
      I1 => \^x3_wire\(2),
      I2 => \^x2_wire\(3),
      I3 => \^x3_wire\(3),
      O => \x2_reg[6]_1\(1)
    );
maxx1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x2_wire\(0),
      I1 => \^x3_wire\(0),
      I2 => \^x2_wire\(1),
      I3 => \^x3_wire\(1),
      O => \x2_reg[6]_1\(0)
    );
maxy1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y2_wire\(6),
      I1 => \^y3_wire\(6),
      I2 => \^y3_wire\(7),
      I3 => \^y2_wire\(7),
      O => \y2_reg[6]_0\(3)
    );
maxy1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y2_wire\(4),
      I1 => \^y3_wire\(4),
      I2 => \^y3_wire\(5),
      I3 => \^y2_wire\(5),
      O => \y2_reg[6]_0\(2)
    );
maxy1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y2_wire\(2),
      I1 => \^y3_wire\(2),
      I2 => \^y3_wire\(3),
      I3 => \^y2_wire\(3),
      O => \y2_reg[6]_0\(1)
    );
maxy1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y2_wire\(0),
      I1 => \^y3_wire\(0),
      I2 => \^y3_wire\(1),
      I3 => \^y2_wire\(1),
      O => \y2_reg[6]_0\(0)
    );
maxy1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y2_wire\(6),
      I1 => \^y3_wire\(6),
      I2 => \^y2_wire\(7),
      I3 => \^y3_wire\(7),
      O => \y2_reg[6]_1\(3)
    );
maxy1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y2_wire\(4),
      I1 => \^y3_wire\(4),
      I2 => \^y2_wire\(5),
      I3 => \^y3_wire\(5),
      O => \y2_reg[6]_1\(2)
    );
maxy1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y2_wire\(2),
      I1 => \^y3_wire\(2),
      I2 => \^y2_wire\(3),
      I3 => \^y3_wire\(3),
      O => \y2_reg[6]_1\(1)
    );
maxy1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y2_wire\(0),
      I1 => \^y3_wire\(0),
      I2 => \^y2_wire\(1),
      I3 => \^y3_wire\(1),
      O => \y2_reg[6]_1\(0)
    );
minx1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x3_wire\(6),
      I1 => \^x2_wire\(6),
      I2 => \^x2_wire\(7),
      I3 => \^x3_wire\(7),
      O => \x3_reg[6]_1\(3)
    );
minx1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x3_wire\(4),
      I1 => \^x2_wire\(4),
      I2 => \^x2_wire\(5),
      I3 => \^x3_wire\(5),
      O => \x3_reg[6]_1\(2)
    );
minx1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x3_wire\(2),
      I1 => \^x2_wire\(2),
      I2 => \^x2_wire\(3),
      I3 => \^x3_wire\(3),
      O => \x3_reg[6]_1\(1)
    );
minx1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^x3_wire\(0),
      I1 => \^x2_wire\(0),
      I2 => \^x2_wire\(1),
      I3 => \^x3_wire\(1),
      O => \x3_reg[6]_1\(0)
    );
minx1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x3_wire\(6),
      I1 => \^x2_wire\(6),
      I2 => \^x3_wire\(7),
      I3 => \^x2_wire\(7),
      O => \x3_reg[6]_0\(3)
    );
minx1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x3_wire\(4),
      I1 => \^x2_wire\(4),
      I2 => \^x3_wire\(5),
      I3 => \^x2_wire\(5),
      O => \x3_reg[6]_0\(2)
    );
minx1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x3_wire\(2),
      I1 => \^x2_wire\(2),
      I2 => \^x3_wire\(3),
      I3 => \^x2_wire\(3),
      O => \x3_reg[6]_0\(1)
    );
minx1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x3_wire\(0),
      I1 => \^x2_wire\(0),
      I2 => \^x3_wire\(1),
      I3 => \^x2_wire\(1),
      O => \x3_reg[6]_0\(0)
    );
miny1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y3_wire\(6),
      I1 => \^y2_wire\(6),
      I2 => \^y2_wire\(7),
      I3 => \^y3_wire\(7),
      O => \y3_reg[6]_1\(3)
    );
miny1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y3_wire\(4),
      I1 => \^y2_wire\(4),
      I2 => \^y2_wire\(5),
      I3 => \^y3_wire\(5),
      O => \y3_reg[6]_1\(2)
    );
miny1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y3_wire\(2),
      I1 => \^y2_wire\(2),
      I2 => \^y2_wire\(3),
      I3 => \^y3_wire\(3),
      O => \y3_reg[6]_1\(1)
    );
miny1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y3_wire\(0),
      I1 => \^y2_wire\(0),
      I2 => \^y2_wire\(1),
      I3 => \^y3_wire\(1),
      O => \y3_reg[6]_1\(0)
    );
miny1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y3_wire\(6),
      I1 => \^y2_wire\(6),
      I2 => \^y3_wire\(7),
      I3 => \^y2_wire\(7),
      O => \y3_reg[6]_0\(3)
    );
miny1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y3_wire\(4),
      I1 => \^y2_wire\(4),
      I2 => \^y3_wire\(5),
      I3 => \^y2_wire\(5),
      O => \y3_reg[6]_0\(2)
    );
miny1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y3_wire\(2),
      I1 => \^y2_wire\(2),
      I2 => \^y3_wire\(3),
      I3 => \^y2_wire\(3),
      O => \y3_reg[6]_0\(1)
    );
miny1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y3_wire\(0),
      I1 => \^y2_wire\(0),
      I2 => \^y3_wire\(1),
      I3 => \^y2_wire\(1),
      O => \y3_reg[6]_0\(0)
    );
\pixel_color_o[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[0]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(0),
      O => pixel_color_o(0)
    );
\pixel_color_o[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(0),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(0),
      O => \pixel_color_o[0]_INST_0_i_1_n_0\
    );
\pixel_color_o[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[10]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(10),
      O => pixel_color_o(10)
    );
\pixel_color_o[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(10),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(10),
      O => \pixel_color_o[10]_INST_0_i_1_n_0\
    );
\pixel_color_o[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[11]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(11),
      O => pixel_color_o(11)
    );
\pixel_color_o[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(11),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(11),
      O => \pixel_color_o[11]_INST_0_i_1_n_0\
    );
\pixel_color_o[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[12]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(12),
      O => pixel_color_o(12)
    );
\pixel_color_o[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(12),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(12),
      O => \pixel_color_o[12]_INST_0_i_1_n_0\
    );
\pixel_color_o[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[13]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(13),
      O => pixel_color_o(13)
    );
\pixel_color_o[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(13),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(13),
      O => \pixel_color_o[13]_INST_0_i_1_n_0\
    );
\pixel_color_o[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[14]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(14),
      O => pixel_color_o(14)
    );
\pixel_color_o[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(14),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(14),
      O => \pixel_color_o[14]_INST_0_i_1_n_0\
    );
\pixel_color_o[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[15]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(15),
      O => pixel_color_o(15)
    );
\pixel_color_o[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(15),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(15),
      O => \pixel_color_o[15]_INST_0_i_1_n_0\
    );
\pixel_color_o[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[16]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(16),
      O => pixel_color_o(16)
    );
\pixel_color_o[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(16),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(16),
      O => \pixel_color_o[16]_INST_0_i_1_n_0\
    );
\pixel_color_o[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[17]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(17),
      O => pixel_color_o(17)
    );
\pixel_color_o[17]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(17),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(17),
      O => \pixel_color_o[17]_INST_0_i_1_n_0\
    );
\pixel_color_o[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[18]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(18),
      O => pixel_color_o(18)
    );
\pixel_color_o[18]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(18),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(18),
      O => \pixel_color_o[18]_INST_0_i_1_n_0\
    );
\pixel_color_o[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[19]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(19),
      O => pixel_color_o(19)
    );
\pixel_color_o[19]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(19),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(19),
      O => \pixel_color_o[19]_INST_0_i_1_n_0\
    );
\pixel_color_o[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[1]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(1),
      O => pixel_color_o(1)
    );
\pixel_color_o[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(1),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(1),
      O => \pixel_color_o[1]_INST_0_i_1_n_0\
    );
\pixel_color_o[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[20]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(20),
      O => pixel_color_o(20)
    );
\pixel_color_o[20]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(20),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(20),
      O => \pixel_color_o[20]_INST_0_i_1_n_0\
    );
\pixel_color_o[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[21]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(21),
      O => pixel_color_o(21)
    );
\pixel_color_o[21]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(21),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(21),
      O => \pixel_color_o[21]_INST_0_i_1_n_0\
    );
\pixel_color_o[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[22]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(22),
      O => pixel_color_o(22)
    );
\pixel_color_o[22]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(22),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(22),
      O => \pixel_color_o[22]_INST_0_i_1_n_0\
    );
\pixel_color_o[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[23]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(23),
      O => pixel_color_o(23)
    );
\pixel_color_o[23]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(23),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(23),
      O => \pixel_color_o[23]_INST_0_i_1_n_0\
    );
\pixel_color_o[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[2]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(2),
      O => pixel_color_o(2)
    );
\pixel_color_o[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(2),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(2),
      O => \pixel_color_o[2]_INST_0_i_1_n_0\
    );
\pixel_color_o[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[3]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(3),
      O => pixel_color_o(3)
    );
\pixel_color_o[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(3),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(3),
      O => \pixel_color_o[3]_INST_0_i_1_n_0\
    );
\pixel_color_o[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[4]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(4),
      O => pixel_color_o(4)
    );
\pixel_color_o[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(4),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(4),
      O => \pixel_color_o[4]_INST_0_i_1_n_0\
    );
\pixel_color_o[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[5]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(5),
      O => pixel_color_o(5)
    );
\pixel_color_o[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(5),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(5),
      O => \pixel_color_o[5]_INST_0_i_1_n_0\
    );
\pixel_color_o[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[6]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(6),
      O => pixel_color_o(6)
    );
\pixel_color_o[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(6),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(6),
      O => \pixel_color_o[6]_INST_0_i_1_n_0\
    );
\pixel_color_o[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[7]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(7),
      O => pixel_color_o(7)
    );
\pixel_color_o[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(7),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(7),
      O => \pixel_color_o[7]_INST_0_i_1_n_0\
    );
\pixel_color_o[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[8]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(8),
      O => pixel_color_o(8)
    );
\pixel_color_o[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(8),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(8),
      O => \pixel_color_o[8]_INST_0_i_1_n_0\
    );
\pixel_color_o[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51010101"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_color_o[9]_INST_0_i_1_n_0\,
      I2 => acc_busy_wire(1),
      I3 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I4 => \^color_reg[23]_0\(9),
      O => pixel_color_o(9)
    );
\pixel_color_o[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBBFFFFFFBBF"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^color_reg[23]_0\(9),
      I2 => \^acc_busy_vec\(2),
      I3 => \^acc_busy_vec\(1),
      I4 => \^acc_busy_vec\(0),
      I5 => \pixel_color_o[23]\(9),
      O => \pixel_color_o[9]_INST_0_i_1_n_0\
    );
\pixel_x_o[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => pixel_x_o_0_sn_1,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_x_o[7]\(0),
      O => pixel_x_o(0)
    );
\pixel_x_o[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => pixel_x_o_1_sn_1,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_x_o[7]\(1),
      O => pixel_x_o(1)
    );
\pixel_x_o[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => pixel_x_o_2_sn_1,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_x_o[7]\(2),
      O => pixel_x_o(2)
    );
\pixel_x_o[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => pixel_x_o_3_sn_1,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_x_o[7]\(3),
      O => pixel_x_o(3)
    );
\pixel_x_o[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => pixel_x_o_4_sn_1,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_x_o[7]\(4),
      O => pixel_x_o(4)
    );
\pixel_x_o[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => pixel_x_o_5_sn_1,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_x_o[7]\(5),
      O => pixel_x_o(5)
    );
\pixel_x_o[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => pixel_x_o_6_sn_1,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_x_o[7]\(6),
      O => pixel_x_o(6)
    );
\pixel_x_o[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_x_o[7]_0\,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_x_o[7]\(7),
      O => pixel_x_o(7)
    );
\pixel_x_o[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => acc_busy_wire(2),
      I1 => \^acc_busy_vec\(2),
      I2 => \^acc_busy_vec\(0),
      I3 => \^acc_busy_vec\(1),
      O => \pixel_x_o[7]_INST_0_i_2_n_0\
    );
\pixel_y_o[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => pixel_y_o_0_sn_1,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_y_o[7]\(0),
      O => pixel_y_o(0)
    );
\pixel_y_o[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => pixel_y_o_1_sn_1,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_y_o[7]\(1),
      O => pixel_y_o(1)
    );
\pixel_y_o[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => pixel_y_o_2_sn_1,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_y_o[7]\(2),
      O => pixel_y_o(2)
    );
\pixel_y_o[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => pixel_y_o_3_sn_1,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_y_o[7]\(3),
      O => pixel_y_o(3)
    );
\pixel_y_o[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => pixel_y_o_4_sn_1,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_y_o[7]\(4),
      O => pixel_y_o(4)
    );
\pixel_y_o[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => pixel_y_o_5_sn_1,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_y_o[7]\(5),
      O => pixel_y_o(5)
    );
\pixel_y_o[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => pixel_y_o_6_sn_1,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_y_o[7]\(6),
      O => pixel_y_o(6)
    );
\pixel_y_o[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000100010001"
    )
        port map (
      I0 => acc_busy_wire(0),
      I1 => \pixel_y_o[7]_0\,
      I2 => acc_busy_wire(2),
      I3 => acc_busy_wire(1),
      I4 => \pixel_x_o[7]_INST_0_i_2_n_0\,
      I5 => \pixel_y_o[7]\(7),
      O => pixel_y_o(7)
    );
\sx_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \EXEC/LINE/sel\,
      CO(3 downto 0) => \NLW_sx_reg[1]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sx_reg[1]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \sx_reg[1]_i_2_0\(0),
      S(3 downto 0) => B"0001"
    );
\sx_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \EXEC/LINE/sel\,
      CO(2) => \sx_reg[1]_i_2_n_1\,
      CO(1) => \sx_reg[1]_i_2_n_2\,
      CO(0) => \sx_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sx_reg[1]\(3 downto 0),
      O(3 downto 0) => \NLW_sx_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sx_reg[1]_0\(3 downto 0)
    );
\sy_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sy_reg[1]_i_2_n_0\,
      CO(3 downto 0) => \NLW_sy_reg[1]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sy_reg[1]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => B"0001"
    );
\sy_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sy_reg[1]_i_2_n_0\,
      CO(2) => \sy_reg[1]_i_2_n_1\,
      CO(1) => \sy_reg[1]_i_2_n_2\,
      CO(0) => \sy_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \NLW_sy_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\x1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A222222A"
    )
        port map (
      I0 => dec_instr0,
      I1 => \x1[7]_i_3_n_0\,
      I2 => instr_word(1),
      I3 => instr_word(2),
      I4 => instr_word(0),
      O => \x1[7]_i_1_n_0\
    );
\x1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => rst,
      I1 => \^instr_req_int_reg_0\,
      I2 => core_halt,
      I3 => state(0),
      I4 => state(1),
      O => dec_instr0
    );
\x1[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^instr_req_int_reg_0\,
      I1 => instr_valid,
      I2 => instr_word(3),
      O => \x1[7]_i_3_n_0\
    );
\x1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(4),
      Q => \^x1_wire\(0),
      R => \x1[7]_i_1_n_0\
    );
\x1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(5),
      Q => \^x1_wire\(1),
      R => \x1[7]_i_1_n_0\
    );
\x1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(6),
      Q => \^x1_wire\(2),
      R => \x1[7]_i_1_n_0\
    );
\x1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(7),
      Q => \^x1_wire\(3),
      R => \x1[7]_i_1_n_0\
    );
\x1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(8),
      Q => \^x1_wire\(4),
      R => \x1[7]_i_1_n_0\
    );
\x1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(9),
      Q => \^x1_wire\(5),
      R => \x1[7]_i_1_n_0\
    );
\x1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(10),
      Q => \^x1_wire\(6),
      R => \x1[7]_i_1_n_0\
    );
\x1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(11),
      Q => \^x1_wire\(7),
      R => \x1[7]_i_1_n_0\
    );
\x2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A22222AA"
    )
        port map (
      I0 => dec_instr0,
      I1 => \x1[7]_i_3_n_0\,
      I2 => instr_word(0),
      I3 => instr_word(2),
      I4 => instr_word(1),
      O => \x2[7]_i_1_n_0\
    );
\x2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(20),
      Q => \^x2_wire\(0),
      R => \x2[7]_i_1_n_0\
    );
\x2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(21),
      Q => \^x2_wire\(1),
      R => \x2[7]_i_1_n_0\
    );
\x2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(22),
      Q => \^x2_wire\(2),
      R => \x2[7]_i_1_n_0\
    );
\x2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(23),
      Q => \^x2_wire\(3),
      R => \x2[7]_i_1_n_0\
    );
\x2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(24),
      Q => \^x2_wire\(4),
      R => \x2[7]_i_1_n_0\
    );
\x2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(25),
      Q => \^x2_wire\(5),
      R => \x2[7]_i_1_n_0\
    );
\x2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(26),
      Q => \^x2_wire\(6),
      R => \x2[7]_i_1_n_0\
    );
\x2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(27),
      Q => \^x2_wire\(7),
      R => \x2[7]_i_1_n_0\
    );
\x3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A22A2A2A"
    )
        port map (
      I0 => dec_instr0,
      I1 => \x1[7]_i_3_n_0\,
      I2 => instr_word(2),
      I3 => instr_word(1),
      I4 => instr_word(0),
      O => \x3[7]_i_1_n_0\
    );
\x3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(36),
      Q => \^x3_wire\(0),
      R => \x3[7]_i_1_n_0\
    );
\x3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(37),
      Q => \^x3_wire\(1),
      R => \x3[7]_i_1_n_0\
    );
\x3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(38),
      Q => \^x3_wire\(2),
      R => \x3[7]_i_1_n_0\
    );
\x3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(39),
      Q => \^x3_wire\(3),
      R => \x3[7]_i_1_n_0\
    );
\x3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(40),
      Q => \^x3_wire\(4),
      R => \x3[7]_i_1_n_0\
    );
\x3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(41),
      Q => \^x3_wire\(5),
      R => \x3[7]_i_1_n_0\
    );
\x3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(42),
      Q => \^x3_wire\(6),
      R => \x3[7]_i_1_n_0\
    );
\x3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(43),
      Q => \^x3_wire\(7),
      R => \x3[7]_i_1_n_0\
    );
\x[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(0),
      I1 => \x_reg[0]\(0),
      I2 => \x_reg[0]_0\(0),
      I3 => \^x2_wire\(0),
      I4 => \x_reg[0]_1\(0),
      I5 => \^x3_wire\(0),
      O => \x1_reg[0]_0\
    );
\x[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(1),
      I1 => \x_reg[0]\(0),
      I2 => \x_reg[0]_0\(0),
      I3 => \^x2_wire\(1),
      I4 => \x_reg[0]_1\(0),
      I5 => \^x3_wire\(1),
      O => \x1_reg[1]_0\
    );
\x[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(2),
      I1 => \x_reg[0]\(0),
      I2 => \x_reg[0]_0\(0),
      I3 => \^x2_wire\(2),
      I4 => \x_reg[0]_1\(0),
      I5 => \^x3_wire\(2),
      O => \x1_reg[2]_0\
    );
\x[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(3),
      I1 => \x_reg[0]\(0),
      I2 => \x_reg[0]_0\(0),
      I3 => \^x2_wire\(3),
      I4 => \x_reg[0]_1\(0),
      I5 => \^x3_wire\(3),
      O => \x1_reg[3]_1\
    );
\x[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(4),
      I1 => \x_reg[0]\(0),
      I2 => \x_reg[0]_0\(0),
      I3 => \^x2_wire\(4),
      I4 => \x_reg[0]_1\(0),
      I5 => \^x3_wire\(4),
      O => \x1_reg[4]_0\
    );
\x[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(5),
      I1 => \x_reg[0]\(0),
      I2 => \x_reg[0]_0\(0),
      I3 => \^x2_wire\(5),
      I4 => \x_reg[0]_1\(0),
      I5 => \^x3_wire\(5),
      O => \x1_reg[5]_0\
    );
\x[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(6),
      I1 => \x_reg[0]\(0),
      I2 => \x_reg[0]_0\(0),
      I3 => \^x2_wire\(6),
      I4 => \x_reg[0]_1\(0),
      I5 => \^x3_wire\(6),
      O => \x1_reg[6]_4\
    );
\x[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^x1_wire\(7),
      I1 => \x_reg[0]\(0),
      I2 => \x_reg[0]_0\(0),
      I3 => \^x2_wire\(7),
      I4 => \x_reg[0]_1\(0),
      I5 => \^x3_wire\(7),
      O => \x1_reg[7]_7\
    );
\y1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(12),
      Q => \^y1_wire\(0),
      R => \x1[7]_i_1_n_0\
    );
\y1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(13),
      Q => \^y1_wire\(1),
      R => \x1[7]_i_1_n_0\
    );
\y1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(14),
      Q => \^y1_wire\(2),
      R => \x1[7]_i_1_n_0\
    );
\y1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(15),
      Q => \^y1_wire\(3),
      R => \x1[7]_i_1_n_0\
    );
\y1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(16),
      Q => \^y1_wire\(4),
      R => \x1[7]_i_1_n_0\
    );
\y1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(17),
      Q => \^y1_wire\(5),
      R => \x1[7]_i_1_n_0\
    );
\y1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(18),
      Q => \^y1_wire\(6),
      R => \x1[7]_i_1_n_0\
    );
\y1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(19),
      Q => \^y1_wire\(7),
      R => \x1[7]_i_1_n_0\
    );
\y2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(28),
      Q => \^y2_wire\(0),
      R => \x2[7]_i_1_n_0\
    );
\y2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(29),
      Q => \^y2_wire\(1),
      R => \x2[7]_i_1_n_0\
    );
\y2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(30),
      Q => \^y2_wire\(2),
      R => \x2[7]_i_1_n_0\
    );
\y2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(31),
      Q => \^y2_wire\(3),
      R => \x2[7]_i_1_n_0\
    );
\y2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(32),
      Q => \^y2_wire\(4),
      R => \x2[7]_i_1_n_0\
    );
\y2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(33),
      Q => \^y2_wire\(5),
      R => \x2[7]_i_1_n_0\
    );
\y2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(34),
      Q => \^y2_wire\(6),
      R => \x2[7]_i_1_n_0\
    );
\y2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(35),
      Q => \^y2_wire\(7),
      R => \x2[7]_i_1_n_0\
    );
\y3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(44),
      Q => \^y3_wire\(0),
      R => \x3[7]_i_1_n_0\
    );
\y3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(45),
      Q => \^y3_wire\(1),
      R => \x3[7]_i_1_n_0\
    );
\y3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(46),
      Q => \^y3_wire\(2),
      R => \x3[7]_i_1_n_0\
    );
\y3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(47),
      Q => \^y3_wire\(3),
      R => \x3[7]_i_1_n_0\
    );
\y3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(48),
      Q => \^y3_wire\(4),
      R => \x3[7]_i_1_n_0\
    );
\y3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(49),
      Q => \^y3_wire\(5),
      R => \x3[7]_i_1_n_0\
    );
\y3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(50),
      Q => \^y3_wire\(6),
      R => \x3[7]_i_1_n_0\
    );
\y3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dec_instr0,
      D => instr_word(51),
      Q => \^y3_wire\(7),
      R => \x3[7]_i_1_n_0\
    );
\y[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(0),
      I1 => \y_reg[0]\(0),
      I2 => \y_reg[0]_0\(0),
      I3 => \^y2_wire\(0),
      I4 => \y_reg[0]_1\(0),
      I5 => \^y3_wire\(0),
      O => \y1_reg[0]_1\
    );
\y[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(1),
      I1 => \y_reg[0]\(0),
      I2 => \y_reg[0]_0\(0),
      I3 => \^y2_wire\(1),
      I4 => \y_reg[0]_1\(0),
      I5 => \^y3_wire\(1),
      O => \y1_reg[1]_1\
    );
\y[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(2),
      I1 => \y_reg[0]\(0),
      I2 => \y_reg[0]_0\(0),
      I3 => \^y2_wire\(2),
      I4 => \y_reg[0]_1\(0),
      I5 => \^y3_wire\(2),
      O => \y1_reg[2]_1\
    );
\y[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(3),
      I1 => \y_reg[0]\(0),
      I2 => \y_reg[0]_0\(0),
      I3 => \^y2_wire\(3),
      I4 => \y_reg[0]_1\(0),
      I5 => \^y3_wire\(3),
      O => \y1_reg[3]_2\
    );
\y[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(4),
      I1 => \y_reg[0]\(0),
      I2 => \y_reg[0]_0\(0),
      I3 => \^y2_wire\(4),
      I4 => \y_reg[0]_1\(0),
      I5 => \^y3_wire\(4),
      O => \y1_reg[4]_1\
    );
\y[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(5),
      I1 => \y_reg[0]\(0),
      I2 => \y_reg[0]_0\(0),
      I3 => \^y2_wire\(5),
      I4 => \y_reg[0]_1\(0),
      I5 => \^y3_wire\(5),
      O => \y1_reg[5]_1\
    );
\y[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(6),
      I1 => \y_reg[0]\(0),
      I2 => \y_reg[0]_0\(0),
      I3 => \^y2_wire\(6),
      I4 => \y_reg[0]_1\(0),
      I5 => \^y3_wire\(6),
      O => \y1_reg[6]_5\
    );
\y[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^y1_wire\(7),
      I1 => \y_reg[0]\(0),
      I2 => \y_reg[0]_0\(0),
      I3 => \^y2_wire\(7),
      I4 => \y_reg[0]_1\(0),
      I5 => \^y3_wire\(7),
      O => \y1_reg[7]_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_spCORE_0_0_edge_fill_top_v2 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y1_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y2_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x3_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x3_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_i_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y3_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x3_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x3_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__1_i_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__2_i_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \area0_carry__2_i_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__3_i_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_6__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_i_6__0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y1_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_6__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__1_i_6__0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__2_i_1__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \area0_carry__2_i_4__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__3_i_1__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x2_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_6__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_i_6__1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y2_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y2_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[3]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_6__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__1_i_6__1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__2_i_1__1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \area0_carry__2_i_4__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__3_i_1__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y3_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_6__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__33_carry__1_i_6__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__0_i_8__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_i_6__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__66_carry__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__2_i_3__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x3_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x3_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x3_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_6__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___33_carry__1_i_6__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__0_i_8__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__1_i_6__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1_inferred__0/i___66_carry__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry__2_i_1__2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \area0_carry__2_i_4__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__3_i_1__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_valid_wire_2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[7]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[7]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    \y_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[3]_0\ : out STD_LOGIC;
    \x3_reg[3]_0\ : out STD_LOGIC;
    \pixel_x_reg[0]_0\ : out STD_LOGIC;
    \pixel_x_reg[1]_0\ : out STD_LOGIC;
    \pixel_x_reg[2]_0\ : out STD_LOGIC;
    \pixel_x_reg[3]_0\ : out STD_LOGIC;
    \pixel_x_reg[4]_0\ : out STD_LOGIC;
    \pixel_x_reg[5]_0\ : out STD_LOGIC;
    \pixel_x_reg[6]_0\ : out STD_LOGIC;
    \pixel_x_reg[7]_0\ : out STD_LOGIC;
    \pixel_y_reg[0]_0\ : out STD_LOGIC;
    \pixel_y_reg[1]_0\ : out STD_LOGIC;
    \pixel_y_reg[2]_0\ : out STD_LOGIC;
    \pixel_y_reg[3]_0\ : out STD_LOGIC;
    \pixel_y_reg[4]_0\ : out STD_LOGIC;
    \pixel_y_reg[5]_0\ : out STD_LOGIC;
    \pixel_y_reg[6]_0\ : out STD_LOGIC;
    \pixel_y_reg[7]_0\ : out STD_LOGIC;
    \pixel_color_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    finish_exec_i_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    finish_exec_i_12_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    finish_exec_i_12_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    finish_exec_i_12_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x3_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area1__0_carry_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__1_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__0_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_4_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__0_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__2_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__2_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area0_carry__2_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    y3_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i___0_carry_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area0__32_carry_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry__1_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry_i_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry_i_1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__0_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__2_i_1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__2_i_1_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x1_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area1__0_carry_i_5__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_1__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry_i_7__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__1_i_7__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__0_i_4__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_4__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__0_i_5__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_5__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__2_i_2__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__2_i_2__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area0_carry__2_i_2__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    y1_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i___0_carry_i_5__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_1__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area0__32_carry_i_1__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry__1_i_8__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry_i_1__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry_i_1__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__0_i_6__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_6__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__2_i_1__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__2_i_1__0_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area_reg[17]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x2_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area1__0_carry_i_7__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_1__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry_i_7__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__1_i_7__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__0_i_4__1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_4__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__0_i_5__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_5__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__2_i_2__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__2_i_2__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area0_carry__2_i_2__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    y2_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i___0_carry_i_7__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_1__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area0__32_carry_i_1__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry__1_i_8__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry_i_1__1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry_i_1__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__0_i_6__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_6__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__2_i_1__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__2_i_1__1_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area_reg[17]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__66_carry_i_2__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__0_i_10__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_7__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry_i_7__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__0_i_3__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_3__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__1_i_7__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__1_i_7__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_4__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_4__2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__0_i_5__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_5__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__2_i_1__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__2_i_1__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area0_carry__1_i_2__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__2_i_2__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__2_i_2__2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___66_carry_i_2__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___66_carry__0_i_10__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_8__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0__32_carry_i_1__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry__0_i_4__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__0_i_4__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__1_i_8__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__1_i_8__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry_i_1__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry_i_1__2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__0_i_6__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_6__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__1_i_1__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__1_i_1__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area0__32_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0__32_carry__2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area_reg[17]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0__32_carry__2_i_3__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area0__32_carry__3_i_1__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state[2]_i_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__0_carry__0\ : in STD_LOGIC;
    \area1__0_carry__0_0\ : in STD_LOGIC;
    \area1__0_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___0_carry__0\ : in STD_LOGIC;
    \area1_inferred__0/i___0_carry__0_0\ : in STD_LOGIC;
    \area1_inferred__0/i___0_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[1]_0\ : in STD_LOGIC;
    \x_reg[6]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    finish_exec_i_2_0 : in STD_LOGIC;
    finish_exec_i_2_1 : in STD_LOGIC;
    finish_exec_i_2_2 : in STD_LOGIC;
    finish_exec_i_2_3 : in STD_LOGIC;
    finish_exec_i_2_4 : in STD_LOGIC;
    finish_exec_i_2_5 : in STD_LOGIC;
    finish_exec_i_2_6 : in STD_LOGIC;
    finish_exec_i_2_7 : in STD_LOGIC;
    \area1__66_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___66_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___66_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___66_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_2_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_2_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_2_3\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_2_4\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_2_5\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_2_6\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_2_7\ : in STD_LOGIC;
    \y_reg[1]_0\ : in STD_LOGIC;
    \y_reg[6]_1\ : in STD_LOGIC;
    \y_reg[5]_0\ : in STD_LOGIC;
    \y_reg[4]_0\ : in STD_LOGIC;
    \y_reg[3]_2\ : in STD_LOGIC;
    \y_reg[2]_0\ : in STD_LOGIC;
    \y_reg[7]_6\ : in STD_LOGIC;
    \y_reg[0]_0\ : in STD_LOGIC;
    \x_reg[7]_6\ : in STD_LOGIC;
    \x_reg[5]_0\ : in STD_LOGIC;
    \x_reg[4]_0\ : in STD_LOGIC;
    \x_reg[3]_3\ : in STD_LOGIC;
    \x_reg[2]_0\ : in STD_LOGIC;
    \x_reg[0]_0\ : in STD_LOGIC;
    \area1__0_carry__1_0\ : in STD_LOGIC;
    \area1_inferred__0/i___0_carry__1_0\ : in STD_LOGIC;
    \pixel_y_o[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pixel_x_o[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixel_x_o[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixel_y_o[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixel_y_o[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixel_color_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_spCORE_0_0_edge_fill_top_v2 : entity is "edge_fill_top_v2";
end design_1_spCORE_0_0_edge_fill_top_v2;

architecture STRUCTURE of design_1_spCORE_0_0_edge_fill_top_v2 is
  signal B : STD_LOGIC_VECTOR ( 0 to 0 );
  signal EDGE_AREA_MAP_1_n_4 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_58 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_59 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_60 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_61 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_62 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_63 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_64 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_65 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_66 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_67 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_68 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_69 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_70 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_71 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_72 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_73 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_74 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_75 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_76 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_77 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_78 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_79 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_80 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_81 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_82 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_83 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_84 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_85 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_87 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_88 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_89 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_90 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_91 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_92 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_93 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_94 : STD_LOGIC;
  signal EDGE_AREA_MAP_1_n_95 : STD_LOGIC;
  signal EDGE_AREA_MAP_2_n_40 : STD_LOGIC;
  signal EDGE_AREA_MAP_2_n_42 : STD_LOGIC;
  signal EDGE_AREA_MAP_3_n_40 : STD_LOGIC;
  signal EDGE_AREA_MAP_3_n_42 : STD_LOGIC;
  signal EDGE_AREA_MAP_4_n_31 : STD_LOGIC;
  signal EDGE_AREA_MAP_4_n_32 : STD_LOGIC;
  signal EDGE_AREA_MAP_4_n_33 : STD_LOGIC;
  signal EDGE_AREA_MAP_4_n_34 : STD_LOGIC;
  signal EDGE_AREA_MAP_4_n_35 : STD_LOGIC;
  signal EDGE_AREA_MAP_4_n_36 : STD_LOGIC;
  signal EDGE_AREA_MAP_4_n_37 : STD_LOGIC;
  signal EDGE_AREA_MAP_4_n_38 : STD_LOGIC;
  signal EDGE_AREA_MAP_4_n_39 : STD_LOGIC;
  signal EDGE_AREA_MAP_4_n_40 : STD_LOGIC;
  signal EDGE_AREA_MAP_4_n_41 : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal area : STD_LOGIC_VECTOR ( 17 to 17 );
  signal enb_comp_i_1_n_0 : STD_LOGIC;
  signal enb_comp_reg_n_0 : STD_LOGIC;
  signal finish_exec_i_10_n_0 : STD_LOGIC;
  signal finish_exec_i_2_n_1 : STD_LOGIC;
  signal finish_exec_i_2_n_2 : STD_LOGIC;
  signal finish_exec_i_2_n_3 : STD_LOGIC;
  signal finish_exec_i_3_n_0 : STD_LOGIC;
  signal finish_exec_i_4_n_0 : STD_LOGIC;
  signal finish_exec_i_5_n_0 : STD_LOGIC;
  signal finish_exec_i_6_n_0 : STD_LOGIC;
  signal finish_exec_i_7_n_0 : STD_LOGIC;
  signal finish_exec_i_8_n_0 : STD_LOGIC;
  signal finish_exec_i_9_n_0 : STD_LOGIC;
  signal in11 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal in9 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pixel_valid_i_1_n_0 : STD_LOGIC;
  signal \^pixel_valid_wire_2\ : STD_LOGIC;
  signal \pixel_wire_x[3]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixel_wire_y[3]_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixel_x31_in : STD_LOGIC;
  signal pixel_x4 : STD_LOGIC;
  signal start_area_i_1_n_0 : STD_LOGIC;
  signal start_area_reg_n_0 : STD_LOGIC;
  signal start_edge_i_1_n_0 : STD_LOGIC;
  signal start_edge_reg_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal x : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^x2_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^x2_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \x[2]_i_2_n_0\ : STD_LOGIC;
  signal \x[3]_i_2_n_0\ : STD_LOGIC;
  signal \x[4]_i_2_n_0\ : STD_LOGIC;
  signal \x[6]_i_2_n_0\ : STD_LOGIC;
  signal \x[7]_i_1_n_0\ : STD_LOGIC;
  signal \x[7]_i_3_n_0\ : STD_LOGIC;
  signal \^x_reg[3]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x_reg[7]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x_reg[7]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \x_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_reg_n_0_[3]\ : STD_LOGIC;
  signal \x_reg_n_0_[4]\ : STD_LOGIC;
  signal \x_reg_n_0_[5]\ : STD_LOGIC;
  signal \x_reg_n_0_[6]\ : STD_LOGIC;
  signal \x_reg_n_0_[7]\ : STD_LOGIC;
  signal y : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^y2_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^y2_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \y[2]_i_3_n_0\ : STD_LOGIC;
  signal \y[3]_i_3_n_0\ : STD_LOGIC;
  signal \y[4]_i_3_n_0\ : STD_LOGIC;
  signal \y[5]_i_3_n_0\ : STD_LOGIC;
  signal \y[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \y[6]_i_4_n_0\ : STD_LOGIC;
  signal \y[7]_i_1_n_0\ : STD_LOGIC;
  signal \^y_reg[3]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^y_reg[7]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y_reg[7]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \y_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_reg_n_0_[3]\ : STD_LOGIC;
  signal \y_reg_n_0_[4]\ : STD_LOGIC;
  signal \y_reg_n_0_[5]\ : STD_LOGIC;
  signal \y_reg_n_0_[6]\ : STD_LOGIC;
  signal \y_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_FSM_sequential_state_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_finish_exec_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1\ : label is "soft_lutpair89";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "iSTATE:100,iSTATE0:001,iSTATE1:011,iSTATE2:101,iSTATE3:000,iSTATE4:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "iSTATE:100,iSTATE0:001,iSTATE1:011,iSTATE2:101,iSTATE3:000,iSTATE4:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "iSTATE:100,iSTATE0:001,iSTATE1:011,iSTATE2:101,iSTATE3:000,iSTATE4:010";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_state_reg[2]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of enb_comp_i_1 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of finish_exec_i_1 : label is "soft_lutpair90";
  attribute COMPARATOR_THRESHOLD of finish_exec_i_2 : label is 11;
  attribute SOFT_HLUTNM of pixel_valid_i_1 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of start_edge_i_1 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \x[2]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \x[3]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \x[7]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \x[7]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \y[2]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \y[3]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \y[4]_i_3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \y[5]_i_3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \y[6]_i_2__0\ : label is "soft_lutpair91";
begin
  Q(0) <= \^q\(0);
  pixel_valid_wire_2 <= \^pixel_valid_wire_2\;
  \x2_reg[3]\(2 downto 0) <= \^x2_reg[3]\(2 downto 0);
  \x2_reg[7]_0\(3 downto 0) <= \^x2_reg[7]_0\(3 downto 0);
  \x_reg[3]_2\(3 downto 0) <= \^x_reg[3]_2\(3 downto 0);
  \x_reg[7]_2\(3 downto 0) <= \^x_reg[7]_2\(3 downto 0);
  \x_reg[7]_5\(0) <= \^x_reg[7]_5\(0);
  \y2_reg[3]\(2 downto 0) <= \^y2_reg[3]\(2 downto 0);
  \y2_reg[7]_0\(3 downto 0) <= \^y2_reg[7]_0\(3 downto 0);
  \y_reg[3]_1\(3 downto 0) <= \^y_reg[3]_1\(3 downto 0);
  \y_reg[6]_0\(0) <= \^y_reg[6]_0\(0);
  \y_reg[7]_2\(3 downto 0) <= \^y_reg[7]_2\(3 downto 0);
  \y_reg[7]_5\(0) <= \^y_reg[7]_5\(0);
EDGE_AREA_MAP_1: entity work.design_1_spCORE_0_0_edge_fill_v2
     port map (
      CO(0) => \^y_reg[7]_5\(0),
      D(0) => next_state(1),
      DI(3) => EDGE_AREA_MAP_1_n_63,
      DI(2) => EDGE_AREA_MAP_1_n_64,
      DI(1) => EDGE_AREA_MAP_1_n_65,
      DI(0) => EDGE_AREA_MAP_1_n_66,
      \FSM_onehot_state_reg[0]_0\ => start_area_reg_n_0,
      \FSM_onehot_state_reg[2]_0\(0) => EDGE_AREA_MAP_1_n_87,
      \FSM_sequential_state_reg[1]\(0) => \^y_reg[6]_0\(0),
      \FSM_sequential_state_reg[1]_0\(0) => \FSM_sequential_state_reg[2]_i_2_n_0\,
      O(3 downto 1) => \^x2_reg[3]\(2 downto 0),
      O(0) => EDGE_AREA_MAP_1_n_4,
      Q(2 downto 1) => state(2 downto 1),
      Q(0) => \^q\(0),
      S(0) => EDGE_AREA_MAP_1_n_58,
      area(0) => area(17),
      \area0__32_carry__2_0\(0) => \area0__32_carry__2\(0),
      \area0__32_carry__2_1\(1 downto 0) => \area0__32_carry__2_0\(1 downto 0),
      \area0__32_carry__2_i_3__2_0\(1 downto 0) => \area0__32_carry__2_i_3__2\(1 downto 0),
      \area0__32_carry__3_i_1__2\(0) => \area0__32_carry__3_i_1__2\(0),
      \area0__32_carry_i_1__2_0\(0) => \area0__32_carry_i_1__2\(0),
      \area0_carry__1_i_2__2_0\(0) => \area0_carry__1_i_2__2\(0),
      \area0_carry__2_i_2__2\(0) => \area0_carry__2_i_2__2\(0),
      \area0_carry__2_i_2__2_0\(1 downto 0) => \area0_carry__2_i_2__2_0\(1 downto 0),
      \area0_carry__2_i_4__2_0\(0) => \area0_carry__2_i_4__2\(0),
      \area0_carry__3_i_1__2\(0) => \area0_carry__3_i_1__2\(0),
      \area1__0_carry__0_0\(3 downto 0) => \^y_reg[3]_1\(3 downto 0),
      \area1__0_carry__0_1\ => EDGE_AREA_MAP_4_n_32,
      \area1__0_carry__0_2\ => EDGE_AREA_MAP_4_n_33,
      \area1__0_carry__0_3\ => EDGE_AREA_MAP_4_n_34,
      \area1__0_carry__0_4\ => EDGE_AREA_MAP_4_n_35,
      \area1__0_carry__0_5\ => \area1__0_carry__0\,
      \area1__0_carry__0_6\ => \area1__0_carry__0_0\,
      \area1__0_carry__1_0\(3 downto 0) => \^y_reg[7]_2\(3 downto 0),
      \area1__0_carry__1_1\(0) => \area1__0_carry__1\(0),
      \area1__0_carry__1_2\ => EDGE_AREA_MAP_4_n_36,
      \area1__0_carry__1_3\ => \area1__0_carry__1_0\,
      \area1__0_carry_i_7__1\(3 downto 0) => \area1__0_carry_i_7__1\(3 downto 0),
      \area1__100_carry__0_i_3__2_0\(2 downto 0) => \area1__100_carry__0_i_3__2\(2 downto 0),
      \area1__100_carry__0_i_3__2_1\(2 downto 0) => \area1__100_carry__0_i_3__2_0\(2 downto 0),
      \area1__100_carry__0_i_4__2_0\(2 downto 0) => \area1__100_carry__0_i_4__2\(2 downto 0),
      \area1__100_carry__0_i_4__2_1\(1 downto 0) => \area1__100_carry__0_i_4__2_0\(1 downto 0),
      \area1__100_carry__0_i_5__2_0\(3 downto 0) => \area1__100_carry__0_i_5__2\(3 downto 0),
      \area1__100_carry__0_i_5__2_1\(3 downto 0) => \area1__100_carry__0_i_5__2_0\(3 downto 0),
      \area1__100_carry__0_i_7__2_0\(0) => \area1__100_carry__0_i_7__2\(0),
      \area1__100_carry__1_i_7__2_0\(2 downto 0) => \area1__100_carry__1_i_7__2\(2 downto 0),
      \area1__100_carry__1_i_7__2_1\(2 downto 0) => \area1__100_carry__1_i_7__2_0\(2 downto 0),
      \area1__100_carry__2_i_1__2\(2 downto 0) => \area1__100_carry__2_i_1__2\(2 downto 0),
      \area1__100_carry__2_i_1__2_0\(2 downto 0) => \area1__100_carry__2_i_1__2_0\(2 downto 0),
      \area1__100_carry__2_i_3__2\(2 downto 0) => \area1__100_carry__2_i_3__2\(2 downto 0),
      \area1__100_carry_i_7__2_0\(0) => \area1__100_carry_i_7__2\(0),
      \area1__33_carry__1_i_1__2\(3 downto 0) => \area1__33_carry__1_i_1__2\(3 downto 0),
      \area1__33_carry__1_i_6__2\(0) => \area1__33_carry__1_i_6__2\(0),
      \area1__33_carry__1_i_6__2_0\(0) => \area1__33_carry__1_i_6__2_0\(0),
      \area1__66_carry_0\(0) => \area1__66_carry\(0),
      \area1__66_carry__0_0\(0) => \area1__66_carry__0\(0),
      \area1__66_carry__0_i_10__2\(3 downto 0) => \area1__66_carry__0_i_10__2\(3 downto 0),
      \area1__66_carry__0_i_8__2\(0) => \area1__66_carry__0_i_8__2\(0),
      \area1__66_carry__1_i_6__2\(2 downto 0) => \area1__66_carry__1_i_6__2\(2 downto 0),
      \area1__66_carry_i_2__2\(3 downto 0) => \area1__66_carry_i_2__2\(3 downto 0),
      \area1_inferred__0/i___0_carry__0_0\(3 downto 0) => \^x_reg[3]_2\(3 downto 0),
      \area1_inferred__0/i___0_carry__0_1\ => EDGE_AREA_MAP_4_n_37,
      \area1_inferred__0/i___0_carry__0_2\ => EDGE_AREA_MAP_4_n_38,
      \area1_inferred__0/i___0_carry__0_3\ => EDGE_AREA_MAP_4_n_39,
      \area1_inferred__0/i___0_carry__0_4\ => EDGE_AREA_MAP_4_n_40,
      \area1_inferred__0/i___0_carry__0_5\ => \area1_inferred__0/i___0_carry__0\,
      \area1_inferred__0/i___0_carry__0_6\ => \area1_inferred__0/i___0_carry__0_0\,
      \area1_inferred__0/i___0_carry__1_0\(3 downto 0) => \^x_reg[7]_2\(3 downto 0),
      \area1_inferred__0/i___0_carry__1_1\(0) => \^x_reg[7]_5\(0),
      \area1_inferred__0/i___0_carry__1_2\(0) => \area1_inferred__0/i___0_carry__1\(0),
      \area1_inferred__0/i___0_carry__1_3\ => EDGE_AREA_MAP_4_n_41,
      \area1_inferred__0/i___0_carry__1_4\ => \area1_inferred__0/i___0_carry__1_0\,
      \area1_inferred__0/i___66_carry_0\(0) => \area1_inferred__0/i___66_carry\(0),
      \area1_inferred__0/i___66_carry__0_0\(0) => \area1_inferred__0/i___66_carry__0\(0),
      \area_reg[17]_0\(0) => \area_reg[17]_5\(0),
      \area_reg[17]_1\(1 downto 0) => \area_reg[17]_6\(1 downto 0),
      clk => clk,
      \i___0_carry_i_7__1\(3 downto 0) => \i___0_carry_i_7__1\(3 downto 0),
      \i___100_carry__0_i_4__2_0\(2 downto 0) => \i___100_carry__0_i_4__2\(2 downto 0),
      \i___100_carry__0_i_4__2_1\(2 downto 0) => \i___100_carry__0_i_4__2_0\(2 downto 0),
      \i___100_carry__0_i_6__2_0\(3 downto 0) => \i___100_carry__0_i_6__2\(3 downto 0),
      \i___100_carry__0_i_6__2_1\(3 downto 0) => \i___100_carry__0_i_6__2_0\(3 downto 0),
      \i___100_carry__0_i_8__2_0\(0) => \i___100_carry__0_i_8__2\(0),
      \i___100_carry__1_i_1__2\(2 downto 0) => \i___100_carry__1_i_1__2\(2 downto 0),
      \i___100_carry__1_i_1__2_0\(2 downto 0) => \i___100_carry__1_i_1__2_0\(2 downto 0),
      \i___100_carry__1_i_8__2_0\(2 downto 0) => \i___100_carry__1_i_8__2\(2 downto 0),
      \i___100_carry__1_i_8__2_1\(2 downto 0) => \i___100_carry__1_i_8__2_0\(2 downto 0),
      \i___100_carry__2_i_1__2\(1 downto 0) => \i___100_carry__2_i_1__2\(1 downto 0),
      \i___100_carry_i_1__2_0\(2 downto 0) => \i___100_carry_i_1__2\(2 downto 0),
      \i___100_carry_i_1__2_1\(1 downto 0) => \i___100_carry_i_1__2_0\(1 downto 0),
      \i___33_carry__1_i_1__2\(3 downto 0) => \i___33_carry__1_i_1__2\(3 downto 0),
      \i___33_carry__1_i_6__2\(0) => \i___33_carry__1_i_6__2\(0),
      \i___33_carry__1_i_6__2_0\(0) => \i___33_carry__1_i_6__2_0\(0),
      \i___66_carry__0_i_10__1\(3 downto 0) => \i___66_carry__0_i_10__1\(3 downto 0),
      \i___66_carry__0_i_8__2\(0) => \i___66_carry__0_i_8__2\(0),
      \i___66_carry__1_i_6__2\(2 downto 0) => \i___66_carry__1_i_6__2\(2 downto 0),
      \i___66_carry_i_2__2\(3 downto 0) => \i___66_carry_i_2__2\(3 downto 0),
      rst => rst,
      \x2_reg[3]\(3) => EDGE_AREA_MAP_1_n_59,
      \x2_reg[3]\(2) => EDGE_AREA_MAP_1_n_60,
      \x2_reg[3]\(1) => EDGE_AREA_MAP_1_n_61,
      \x2_reg[3]\(0) => EDGE_AREA_MAP_1_n_62,
      \x2_reg[3]_0\(1) => EDGE_AREA_MAP_1_n_67,
      \x2_reg[3]_0\(0) => EDGE_AREA_MAP_1_n_68,
      \x2_reg[3]_1\(2) => EDGE_AREA_MAP_1_n_69,
      \x2_reg[3]_1\(1) => EDGE_AREA_MAP_1_n_70,
      \x2_reg[3]_1\(0) => EDGE_AREA_MAP_1_n_71,
      \x2_reg[3]_2\(2) => EDGE_AREA_MAP_1_n_88,
      \x2_reg[3]_2\(1) => EDGE_AREA_MAP_1_n_89,
      \x2_reg[3]_2\(0) => EDGE_AREA_MAP_1_n_90,
      \x2_reg[3]_3\(0) => EDGE_AREA_MAP_1_n_91,
      \x2_reg[7]\(0) => \x2_reg[7]\(0),
      \x2_reg[7]_0\(3 downto 0) => \^x2_reg[7]_0\(3 downto 0),
      x2_wire(7 downto 0) => x2_wire(7 downto 0),
      \x3_reg[3]\(3 downto 0) => \x3_reg[3]\(3 downto 0),
      \x3_reg[3]_0\ => \x3_reg[3]_0\,
      \x3_reg[7]\(0) => \x3_reg[7]_1\(0),
      \x3_reg[7]_0\(3 downto 0) => \x3_reg[7]_2\(3 downto 0),
      x3_wire(7 downto 0) => x3_wire(7 downto 0),
      \y2_reg[3]\(3 downto 1) => \^y2_reg[3]\(2 downto 0),
      \y2_reg[3]\(0) => B(0),
      \y2_reg[3]_0\(0) => EDGE_AREA_MAP_1_n_72,
      \y2_reg[3]_1\(3) => EDGE_AREA_MAP_1_n_73,
      \y2_reg[3]_1\(2) => EDGE_AREA_MAP_1_n_74,
      \y2_reg[3]_1\(1) => EDGE_AREA_MAP_1_n_75,
      \y2_reg[3]_1\(0) => EDGE_AREA_MAP_1_n_76,
      \y2_reg[3]_2\(3) => EDGE_AREA_MAP_1_n_77,
      \y2_reg[3]_2\(2) => EDGE_AREA_MAP_1_n_78,
      \y2_reg[3]_2\(1) => EDGE_AREA_MAP_1_n_79,
      \y2_reg[3]_2\(0) => EDGE_AREA_MAP_1_n_80,
      \y2_reg[3]_3\(1) => EDGE_AREA_MAP_1_n_81,
      \y2_reg[3]_3\(0) => EDGE_AREA_MAP_1_n_82,
      \y2_reg[3]_4\(2) => EDGE_AREA_MAP_1_n_83,
      \y2_reg[3]_4\(1) => EDGE_AREA_MAP_1_n_84,
      \y2_reg[3]_4\(0) => EDGE_AREA_MAP_1_n_85,
      \y2_reg[3]_5\(2) => EDGE_AREA_MAP_1_n_92,
      \y2_reg[3]_5\(1) => EDGE_AREA_MAP_1_n_93,
      \y2_reg[3]_5\(0) => EDGE_AREA_MAP_1_n_94,
      \y2_reg[3]_6\(0) => EDGE_AREA_MAP_1_n_95,
      \y2_reg[7]\(0) => \y2_reg[7]\(0),
      \y2_reg[7]_0\(3 downto 0) => \^y2_reg[7]_0\(3 downto 0),
      y2_wire(7 downto 0) => y2_wire(7 downto 0),
      \y3_reg[3]\(3 downto 0) => \y3_reg[3]\(3 downto 0),
      \y3_reg[3]_0\ => \y3_reg[3]_0\,
      \y3_reg[7]\(0) => \y3_reg[7]_1\(0),
      \y3_reg[7]_0\(3 downto 0) => \y3_reg[7]_2\(3 downto 0),
      y3_wire(7 downto 0) => y3_wire(7 downto 0)
    );
EDGE_AREA_MAP_2: entity work.design_1_spCORE_0_0_edge_fill_v2_0
     port map (
      CO(0) => \area1__33_carry__1_i_6\(0),
      \FSM_onehot_state_reg[0]_0\ => start_edge_reg_n_0,
      \FSM_onehot_state_reg[2]_0\(0) => EDGE_AREA_MAP_2_n_42,
      O(3 downto 0) => O(3 downto 0),
      Q(7) => \y_reg_n_0_[7]\,
      Q(6) => \y_reg_n_0_[6]\,
      Q(5) => \y_reg_n_0_[5]\,
      Q(4) => \y_reg_n_0_[4]\,
      Q(3) => \y_reg_n_0_[3]\,
      Q(2) => \y_reg_n_0_[2]\,
      Q(1) => \y_reg_n_0_[1]\,
      Q(0) => \y_reg_n_0_[0]\,
      \area0__32_carry_i_1_0\(0) => \area0__32_carry_i_1\(0),
      \area0_carry__2_i_2_0\(0) => \area0_carry__2_i_2\(0),
      \area0_carry__2_i_4_0\(0) => \area0_carry__2_i_4\(0),
      \area0_carry__3_i_1_0\(0) => \area0_carry__3_i_1\(0),
      \area1__0_carry_i_5_0\(3 downto 0) => \area1__0_carry_i_5\(3 downto 0),
      \area1__100_carry__0_i_4_0\(2 downto 0) => \area1__100_carry__0_i_4\(2 downto 0),
      \area1__100_carry__0_i_4_1\(1 downto 0) => \area1__100_carry__0_i_4_0\(1 downto 0),
      \area1__100_carry__0_i_5_0\(3 downto 0) => \area1__100_carry__0_i_5\(3 downto 0),
      \area1__100_carry__0_i_5_1\(3 downto 0) => \area1__100_carry__0_i_5_0\(3 downto 0),
      \area1__100_carry__1_i_7_0\(0) => \area1__100_carry__1_i_7\(0),
      \area1__100_carry__2_i_2\(1 downto 0) => \area1__100_carry__2_i_2\(1 downto 0),
      \area1__100_carry__2_i_2_0\(2 downto 0) => \area1__100_carry__2_i_2_0\(2 downto 0),
      \area1__100_carry_i_7_0\(0) => \area1__100_carry_i_7\(0),
      \area1__33_carry__1_i_1\(3 downto 0) => \area1__33_carry__1_i_1\(3 downto 0),
      \area1__66_carry__1_0\(0) => \area1__66_carry__1\(0),
      \area1__66_carry__1_i_6\(2 downto 0) => \area1__66_carry__1_i_6\(2 downto 0),
      \area1_inferred__0/i___66_carry__1_0\(0) => \area1_inferred__0/i___66_carry__1\(0),
      \area2_inferred__2/i__carry__0_0\(7) => \x_reg_n_0_[7]\,
      \area2_inferred__2/i__carry__0_0\(6) => \x_reg_n_0_[6]\,
      \area2_inferred__2/i__carry__0_0\(5) => \x_reg_n_0_[5]\,
      \area2_inferred__2/i__carry__0_0\(4) => \x_reg_n_0_[4]\,
      \area2_inferred__2/i__carry__0_0\(3) => \x_reg_n_0_[3]\,
      \area2_inferred__2/i__carry__0_0\(2) => \x_reg_n_0_[2]\,
      \area2_inferred__2/i__carry__0_0\(1) => \x_reg_n_0_[1]\,
      \area2_inferred__2/i__carry__0_0\(0) => \x_reg_n_0_[0]\,
      \area_reg[17]_0\(0) => EDGE_AREA_MAP_2_n_40,
      \area_reg[17]_1\(0) => pixel_x4,
      \area_reg[17]_2\(0) => \area_reg[17]\(0),
      \area_reg[17]_3\(1 downto 0) => \area_reg[17]_0\(1 downto 0),
      clk => clk,
      \i___0_carry_i_5_0\(3 downto 0) => \i___0_carry_i_5\(3 downto 0),
      \i___100_carry__0_i_6_0\(3 downto 0) => \i___100_carry__0_i_6\(3 downto 0),
      \i___100_carry__0_i_6_1\(3 downto 0) => \i___100_carry__0_i_6_0\(3 downto 0),
      \i___100_carry__1_i_8_0\(0) => \i___100_carry__1_i_8\(0),
      \i___100_carry__2_i_1\(1 downto 0) => \i___100_carry__2_i_1\(1 downto 0),
      \i___100_carry__2_i_1_0\(1 downto 0) => \i___100_carry__2_i_1_0\(1 downto 0),
      \i___100_carry__2_i_1_1\(2 downto 0) => \i___100_carry__2_i_1_1\(2 downto 0),
      \i___100_carry_i_1_0\(2 downto 0) => \i___100_carry_i_1\(2 downto 0),
      \i___100_carry_i_1_1\(1 downto 0) => \i___100_carry_i_1_0\(1 downto 0),
      \i___33_carry__1_i_1\(3 downto 0) => \i___33_carry__1_i_1\(3 downto 0),
      \i___33_carry__1_i_6_0\(0) => \i___33_carry__1_i_6\(0),
      \i___66_carry__1_i_6\(2 downto 0) => \i___66_carry__1_i_6\(2 downto 0),
      rst => rst,
      x2_wire(7 downto 0) => x2_wire(7 downto 0),
      \x3_reg[7]\(0) => \x3_reg[7]\(0),
      \x3_reg[7]_0\(3 downto 0) => \x3_reg[7]_0\(3 downto 0),
      x3_wire(7 downto 0) => x3_wire(7 downto 0),
      \x_reg[3]\(3 downto 0) => \x_reg[3]_0\(3 downto 0),
      \x_reg[7]\(3 downto 0) => \x_reg[7]_0\(3 downto 0),
      \x_reg[7]_0\(0) => \x_reg[7]_3\(0),
      y2_wire(7 downto 0) => y2_wire(7 downto 0),
      \y3_reg[7]\(0) => \y3_reg[7]\(0),
      \y3_reg[7]_0\(3 downto 0) => \y3_reg[7]_0\(3 downto 0),
      y3_wire(7 downto 0) => y3_wire(7 downto 0),
      \y_reg[7]\(3 downto 0) => \y_reg[7]_0\(3 downto 0),
      \y_reg[7]_0\(0) => \y_reg[7]_3\(0)
    );
EDGE_AREA_MAP_3: entity work.design_1_spCORE_0_0_edge_fill_v2_1
     port map (
      CO(0) => \area1__33_carry__1_i_6__0\(0),
      \FSM_onehot_state_reg[0]_0\ => start_edge_reg_n_0,
      \FSM_onehot_state_reg[2]_0\(0) => EDGE_AREA_MAP_3_n_42,
      O(3 downto 0) => \y_reg[3]_0\(3 downto 0),
      Q(7) => \y_reg_n_0_[7]\,
      Q(6) => \y_reg_n_0_[6]\,
      Q(5) => \y_reg_n_0_[5]\,
      Q(4) => \y_reg_n_0_[4]\,
      Q(3) => \y_reg_n_0_[3]\,
      Q(2) => \y_reg_n_0_[2]\,
      Q(1) => \y_reg_n_0_[1]\,
      Q(0) => \y_reg_n_0_[0]\,
      \area0__32_carry_i_1__0_0\(0) => \area0__32_carry_i_1__0\(0),
      \area0_carry__2_i_2__0_0\(0) => \area0_carry__2_i_2__0\(0),
      \area0_carry__2_i_4__0_0\(0) => \area0_carry__2_i_4__0\(0),
      \area0_carry__3_i_1__0_0\(0) => \area0_carry__3_i_1__0\(0),
      \area1__0_carry_i_5__0_0\(3 downto 0) => \area1__0_carry_i_5__0\(3 downto 0),
      \area1__100_carry__0_i_4__0_0\(2 downto 0) => \area1__100_carry__0_i_4__0\(2 downto 0),
      \area1__100_carry__0_i_4__0_1\(1 downto 0) => \area1__100_carry__0_i_4__0_0\(1 downto 0),
      \area1__100_carry__0_i_5__0_0\(3 downto 0) => \area1__100_carry__0_i_5__0\(3 downto 0),
      \area1__100_carry__0_i_5__0_1\(3 downto 0) => \area1__100_carry__0_i_5__0_0\(3 downto 0),
      \area1__100_carry__1_i_7__0_0\(0) => \area1__100_carry__1_i_7__0\(0),
      \area1__100_carry__2_i_2__0\(1 downto 0) => \area1__100_carry__2_i_2__0\(1 downto 0),
      \area1__100_carry__2_i_2__0_0\(2 downto 0) => \area1__100_carry__2_i_2__0_0\(2 downto 0),
      \area1__100_carry_i_7__0_0\(0) => \area1__100_carry_i_7__0\(0),
      \area1__33_carry__1_i_1__0\(3 downto 0) => \area1__33_carry__1_i_1__0\(3 downto 0),
      \area1__66_carry__1_0\(0) => \area1__66_carry__1_0\(0),
      \area1__66_carry__1_i_6__0\(2 downto 0) => \area1__66_carry__1_i_6__0\(2 downto 0),
      \area1_inferred__0/i___66_carry__1_0\(0) => \area1_inferred__0/i___66_carry__1_0\(0),
      \area2_inferred__2/i__carry__0_0\(7) => \x_reg_n_0_[7]\,
      \area2_inferred__2/i__carry__0_0\(6) => \x_reg_n_0_[6]\,
      \area2_inferred__2/i__carry__0_0\(5) => \x_reg_n_0_[5]\,
      \area2_inferred__2/i__carry__0_0\(4) => \x_reg_n_0_[4]\,
      \area2_inferred__2/i__carry__0_0\(3) => \x_reg_n_0_[3]\,
      \area2_inferred__2/i__carry__0_0\(2) => \x_reg_n_0_[2]\,
      \area2_inferred__2/i__carry__0_0\(1) => \x_reg_n_0_[1]\,
      \area2_inferred__2/i__carry__0_0\(0) => \x_reg_n_0_[0]\,
      \area_reg[17]_0\(0) => EDGE_AREA_MAP_3_n_40,
      \area_reg[17]_1\(0) => pixel_x31_in,
      \area_reg[17]_2\(0) => \area_reg[17]_1\(0),
      \area_reg[17]_3\(1 downto 0) => \area_reg[17]_2\(1 downto 0),
      clk => clk,
      \i___0_carry_i_5__0_0\(3 downto 0) => \i___0_carry_i_5__0\(3 downto 0),
      \i___100_carry__0_i_6__0_0\(3 downto 0) => \i___100_carry__0_i_6__0\(3 downto 0),
      \i___100_carry__0_i_6__0_1\(3 downto 0) => \i___100_carry__0_i_6__0_0\(3 downto 0),
      \i___100_carry__1_i_8__0_0\(0) => \i___100_carry__1_i_8__0\(0),
      \i___100_carry__2_i_1__0\(1 downto 0) => \i___100_carry__2_i_1__0\(1 downto 0),
      \i___100_carry__2_i_1__0_0\(1 downto 0) => \i___100_carry__2_i_1__0_0\(1 downto 0),
      \i___100_carry__2_i_1__0_1\(2 downto 0) => \i___100_carry__2_i_1__0_1\(2 downto 0),
      \i___100_carry_i_1__0_0\(2 downto 0) => \i___100_carry_i_1__0\(2 downto 0),
      \i___100_carry_i_1__0_1\(1 downto 0) => \i___100_carry_i_1__0_0\(1 downto 0),
      \i___33_carry__1_i_1__0\(3 downto 0) => \i___33_carry__1_i_1__0\(3 downto 0),
      \i___33_carry__1_i_6__0_0\(0) => \i___33_carry__1_i_6__0\(0),
      \i___66_carry__1_i_6__0\(2 downto 0) => \i___66_carry__1_i_6__0\(2 downto 0),
      rst => rst,
      \x1_reg[7]\(0) => \x1_reg[7]\(0),
      \x1_reg[7]_0\(3 downto 0) => \x1_reg[7]_0\(3 downto 0),
      x1_wire(7 downto 0) => x1_wire(7 downto 0),
      x3_wire(7 downto 0) => x3_wire(7 downto 0),
      \x_reg[3]\(3 downto 0) => \x_reg[3]_1\(3 downto 0),
      \x_reg[7]\(3 downto 0) => \x_reg[7]_1\(3 downto 0),
      \x_reg[7]_0\(0) => \x_reg[7]_4\(0),
      \y1_reg[7]\(0) => \y1_reg[7]\(0),
      \y1_reg[7]_0\(3 downto 0) => \y1_reg[7]_0\(3 downto 0),
      y1_wire(7 downto 0) => y1_wire(7 downto 0),
      y3_wire(7 downto 0) => y3_wire(7 downto 0),
      \y_reg[7]\(3 downto 0) => \y_reg[7]_1\(3 downto 0),
      \y_reg[7]_0\(0) => \y_reg[7]_4\(0)
    );
EDGE_AREA_MAP_4: entity work.design_1_spCORE_0_0_edge_fill_v2_2
     port map (
      CO(0) => \area1__33_carry__1_i_6__1\(0),
      D(0) => next_state(0),
      DI(3) => EDGE_AREA_MAP_1_n_63,
      DI(2) => EDGE_AREA_MAP_1_n_64,
      DI(1) => EDGE_AREA_MAP_1_n_65,
      DI(0) => EDGE_AREA_MAP_1_n_66,
      E(0) => EDGE_AREA_MAP_4_n_31,
      \FSM_onehot_state_reg[0]_0\ => start_edge_reg_n_0,
      \FSM_sequential_state[0]_i_2_0\(0) => EDGE_AREA_MAP_3_n_42,
      \FSM_sequential_state[0]_i_2_1\(0) => EDGE_AREA_MAP_2_n_42,
      \FSM_sequential_state_reg[0]\(2 downto 1) => state(2 downto 1),
      \FSM_sequential_state_reg[0]\(0) => \^q\(0),
      \FSM_sequential_state_reg[0]_0\(0) => \FSM_sequential_state_reg[2]_i_2_n_0\,
      \FSM_sequential_state_reg[0]_1\(0) => EDGE_AREA_MAP_1_n_87,
      \FSM_sequential_state_reg[0]_2\(0) => \FSM_sequential_state_reg[0]_0\(0),
      O(3 downto 1) => \^x2_reg[3]\(2 downto 0),
      O(0) => EDGE_AREA_MAP_1_n_4,
      Q(7) => \y_reg_n_0_[7]\,
      Q(6) => \y_reg_n_0_[6]\,
      Q(5) => \y_reg_n_0_[5]\,
      Q(4) => \y_reg_n_0_[4]\,
      Q(3) => \y_reg_n_0_[3]\,
      Q(2) => \y_reg_n_0_[2]\,
      Q(1) => \y_reg_n_0_[1]\,
      Q(0) => \y_reg_n_0_[0]\,
      S(0) => EDGE_AREA_MAP_1_n_58,
      area(0) => area(17),
      \area0__32_carry_i_1__1_0\(1) => \area0__32_carry_i_1__1\(0),
      \area0__32_carry_i_1__1_0\(0) => EDGE_AREA_MAP_1_n_95,
      \area0__32_carry_i_4__1_0\(2) => EDGE_AREA_MAP_1_n_88,
      \area0__32_carry_i_4__1_0\(1) => EDGE_AREA_MAP_1_n_89,
      \area0__32_carry_i_4__1_0\(0) => EDGE_AREA_MAP_1_n_90,
      \area0_carry__2_i_2__1_0\(0) => \area0_carry__2_i_2__1\(0),
      \area0_carry__2_i_4__1_0\(0) => \area0_carry__2_i_4__1\(0),
      \area0_carry__3_i_1__1_0\(0) => \area0_carry__3_i_1__1\(0),
      \area1__100_carry__0_i_4__1_0\(2 downto 0) => \area1__100_carry__0_i_4__1\(2 downto 0),
      \area1__100_carry__0_i_4__1_1\(1 downto 0) => \area1__100_carry__0_i_4__1_0\(1 downto 0),
      \area1__100_carry__0_i_5__1_0\(3 downto 0) => \area1__100_carry__0_i_5__1\(3 downto 0),
      \area1__100_carry__0_i_5__1_1\(3 downto 0) => \area1__100_carry__0_i_5__1_0\(3 downto 0),
      \area1__100_carry__0_i_7__1_0\(2) => EDGE_AREA_MAP_1_n_69,
      \area1__100_carry__0_i_7__1_0\(1) => EDGE_AREA_MAP_1_n_70,
      \area1__100_carry__0_i_7__1_0\(0) => EDGE_AREA_MAP_1_n_71,
      \area1__100_carry__0_i_7__1_1\(1) => EDGE_AREA_MAP_1_n_67,
      \area1__100_carry__0_i_7__1_1\(0) => EDGE_AREA_MAP_1_n_68,
      \area1__100_carry__1_i_7__1_0\(0) => \area1__100_carry__1_i_7__1\(0),
      \area1__100_carry__2_i_2__1\(1 downto 0) => \area1__100_carry__2_i_2__1\(1 downto 0),
      \area1__100_carry__2_i_2__1_0\(2 downto 0) => \area1__100_carry__2_i_2__1_0\(2 downto 0),
      \area1__100_carry_i_6__1_0\(3) => EDGE_AREA_MAP_1_n_59,
      \area1__100_carry_i_6__1_0\(2) => EDGE_AREA_MAP_1_n_60,
      \area1__100_carry_i_6__1_0\(1) => EDGE_AREA_MAP_1_n_61,
      \area1__100_carry_i_6__1_0\(0) => EDGE_AREA_MAP_1_n_62,
      \area1__100_carry_i_7__1_0\(1) => \area1__100_carry_i_7__1\(0),
      \area1__100_carry_i_7__1_0\(0) => EDGE_AREA_MAP_1_n_91,
      \area1__66_carry__1_0\(3 downto 0) => \^x2_reg[7]_0\(3 downto 0),
      \area1__66_carry__1_1\(0) => \area1__66_carry\(0),
      \area1__66_carry__1_i_6__1\(2 downto 0) => \area1__66_carry__1_i_6__1\(2 downto 0),
      \area1_inferred__0/i___33_carry_0\(3 downto 1) => \^y2_reg[3]\(2 downto 0),
      \area1_inferred__0/i___33_carry_0\(0) => B(0),
      \area1_inferred__0/i___66_carry__1_0\(3 downto 0) => \^y2_reg[7]_0\(3 downto 0),
      \area1_inferred__0/i___66_carry__1_1\(0) => \area1_inferred__0/i___66_carry\(0),
      \area2_inferred__0/i__carry__0_0\(7) => \x_reg_n_0_[7]\,
      \area2_inferred__0/i__carry__0_0\(6) => \x_reg_n_0_[6]\,
      \area2_inferred__0/i__carry__0_0\(5) => \x_reg_n_0_[5]\,
      \area2_inferred__0/i__carry__0_0\(4) => \x_reg_n_0_[4]\,
      \area2_inferred__0/i__carry__0_0\(3) => \x_reg_n_0_[3]\,
      \area2_inferred__0/i__carry__0_0\(2) => \x_reg_n_0_[2]\,
      \area2_inferred__0/i__carry__0_0\(1) => \x_reg_n_0_[1]\,
      \area2_inferred__0/i__carry__0_0\(0) => \x_reg_n_0_[0]\,
      \area_reg[17]_0\(0) => \area_reg[17]_3\(0),
      \area_reg[17]_1\(1 downto 0) => \area_reg[17]_4\(1 downto 0),
      \area_reg[3]_0\(2) => EDGE_AREA_MAP_1_n_92,
      \area_reg[3]_0\(1) => EDGE_AREA_MAP_1_n_93,
      \area_reg[3]_0\(0) => EDGE_AREA_MAP_1_n_94,
      \area_reg[3]_1\(0) => EDGE_AREA_MAP_1_n_72,
      clk => clk,
      \i___100_carry__0_i_6__1_0\(3 downto 0) => \i___100_carry__0_i_6__1\(3 downto 0),
      \i___100_carry__0_i_6__1_1\(3 downto 0) => \i___100_carry__0_i_6__1_0\(3 downto 0),
      \i___100_carry__0_i_8__1_0\(2) => EDGE_AREA_MAP_1_n_83,
      \i___100_carry__0_i_8__1_0\(1) => EDGE_AREA_MAP_1_n_84,
      \i___100_carry__0_i_8__1_0\(0) => EDGE_AREA_MAP_1_n_85,
      \i___100_carry__0_i_8__1_1\(1) => EDGE_AREA_MAP_1_n_81,
      \i___100_carry__0_i_8__1_1\(0) => EDGE_AREA_MAP_1_n_82,
      \i___100_carry__1_i_8__1_0\(0) => \i___100_carry__1_i_8__1\(0),
      \i___100_carry__2_i_1__1\(1 downto 0) => \i___100_carry__2_i_1__1\(1 downto 0),
      \i___100_carry__2_i_1__1_0\(1 downto 0) => \i___100_carry__2_i_1__1_0\(1 downto 0),
      \i___100_carry__2_i_1__1_1\(2 downto 0) => \i___100_carry__2_i_1__1_1\(2 downto 0),
      \i___100_carry_i_1__1_0\(2 downto 0) => \i___100_carry_i_1__1\(2 downto 0),
      \i___100_carry_i_1__1_1\(1 downto 0) => \i___100_carry_i_1__1_0\(1 downto 0),
      \i___100_carry_i_8__1_0\(3) => EDGE_AREA_MAP_1_n_77,
      \i___100_carry_i_8__1_0\(2) => EDGE_AREA_MAP_1_n_78,
      \i___100_carry_i_8__1_0\(1) => EDGE_AREA_MAP_1_n_79,
      \i___100_carry_i_8__1_0\(0) => EDGE_AREA_MAP_1_n_80,
      \i___100_carry_i_8__1_1\(3) => EDGE_AREA_MAP_1_n_73,
      \i___100_carry_i_8__1_1\(2) => EDGE_AREA_MAP_1_n_74,
      \i___100_carry_i_8__1_1\(1) => EDGE_AREA_MAP_1_n_75,
      \i___100_carry_i_8__1_1\(0) => EDGE_AREA_MAP_1_n_76,
      \i___33_carry__1_i_6__1_0\(0) => \i___33_carry__1_i_6__1\(0),
      \i___66_carry__1_i_6__1\(2 downto 0) => \i___66_carry__1_i_6__1\(2 downto 0),
      \pixel_color[23]_i_2_0\(0) => EDGE_AREA_MAP_2_n_40,
      \pixel_color[23]_i_2_1\(0) => EDGE_AREA_MAP_3_n_40,
      \pixel_y_reg[0]\(0) => pixel_x31_in,
      \pixel_y_reg[0]_0\(0) => pixel_x4,
      rst => rst,
      x1_wire(7 downto 0) => x1_wire(7 downto 0),
      \x_reg[3]\(3 downto 0) => \^x_reg[3]_2\(3 downto 0),
      \x_reg[3]_0\ => EDGE_AREA_MAP_4_n_37,
      \x_reg[3]_1\ => EDGE_AREA_MAP_4_n_38,
      \x_reg[7]\(3 downto 0) => \^x_reg[7]_2\(3 downto 0),
      \x_reg[7]_0\(0) => \^x_reg[7]_5\(0),
      \x_reg[7]_1\ => EDGE_AREA_MAP_4_n_39,
      \x_reg[7]_2\ => EDGE_AREA_MAP_4_n_40,
      \x_reg[7]_3\ => EDGE_AREA_MAP_4_n_41,
      y1_wire(7 downto 0) => y1_wire(7 downto 0),
      \y_reg[3]\(3 downto 0) => \^y_reg[3]_1\(3 downto 0),
      \y_reg[3]_0\ => EDGE_AREA_MAP_4_n_32,
      \y_reg[3]_1\ => EDGE_AREA_MAP_4_n_33,
      \y_reg[7]\(3 downto 0) => \^y_reg[7]_2\(3 downto 0),
      \y_reg[7]_0\(0) => \^y_reg[7]_5\(0),
      \y_reg[7]_1\ => EDGE_AREA_MAP_4_n_34,
      \y_reg[7]_2\ => EDGE_AREA_MAP_4_n_35,
      \y_reg[7]_3\ => EDGE_AREA_MAP_4_n_36
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3404"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_i_2_n_0\,
      I1 => state(2),
      I2 => \^q\(0),
      I3 => state(1),
      O => next_state(2)
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_i_2_0\,
      I1 => \x_reg_n_0_[0]\,
      I2 => enb_comp_reg_n_0,
      I3 => \FSM_sequential_state_reg[2]_i_2_1\,
      I4 => \x_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F000200"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_i_2_6\,
      I1 => \x_reg_n_0_[6]\,
      I2 => \x_reg_n_0_[7]\,
      I3 => enb_comp_reg_n_0,
      I4 => \FSM_sequential_state_reg[2]_i_2_7\,
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F000200"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_i_2_4\,
      I1 => \x_reg_n_0_[4]\,
      I2 => \x_reg_n_0_[5]\,
      I3 => enb_comp_reg_n_0,
      I4 => \FSM_sequential_state_reg[2]_i_2_5\,
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F000200"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_i_2_2\,
      I1 => \x_reg_n_0_[2]\,
      I2 => \x_reg_n_0_[3]\,
      I3 => enb_comp_reg_n_0,
      I4 => \FSM_sequential_state_reg[2]_i_2_3\,
      O => \FSM_sequential_state[2]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F000200"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_i_2_0\,
      I1 => \x_reg_n_0_[0]\,
      I2 => \x_reg_n_0_[1]\,
      I3 => enb_comp_reg_n_0,
      I4 => \FSM_sequential_state_reg[2]_i_2_1\,
      O => \FSM_sequential_state[2]_i_6_n_0\
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_i_2_6\,
      I1 => \x_reg_n_0_[6]\,
      I2 => enb_comp_reg_n_0,
      I3 => \FSM_sequential_state_reg[2]_i_2_7\,
      I4 => \x_reg_n_0_[7]\,
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_i_2_4\,
      I1 => \x_reg_n_0_[4]\,
      I2 => enb_comp_reg_n_0,
      I3 => \FSM_sequential_state_reg[2]_i_2_5\,
      I4 => \x_reg_n_0_[5]\,
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_i_2_2\,
      I1 => \x_reg_n_0_[2]\,
      I2 => enb_comp_reg_n_0,
      I3 => \FSM_sequential_state_reg[2]_i_2_3\,
      I4 => \x_reg_n_0_[3]\,
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => next_state(0),
      Q => \^q\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => next_state(1),
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => next_state(2),
      Q => state(2)
    );
\FSM_sequential_state_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_state_reg[2]_i_2_n_0\,
      CO(2) => \FSM_sequential_state_reg[2]_i_2_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_2_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_state[2]_i_3_n_0\,
      DI(2) => \FSM_sequential_state[2]_i_4_n_0\,
      DI(1) => \FSM_sequential_state[2]_i_5_n_0\,
      DI(0) => \FSM_sequential_state[2]_i_6_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[2]_i_7_n_0\,
      S(2) => \FSM_sequential_state[2]_i_8_n_0\,
      S(1) => \FSM_sequential_state[2]_i_9_n_0\,
      S(0) => \FSM_sequential_state[2]_i_10_n_0\
    );
MINMAX_MAP: entity work.design_1_spCORE_0_0_minmax
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      \FSM_sequential_state[2]_i_12\(3 downto 0) => \FSM_sequential_state[2]_i_12\(3 downto 0),
      \FSM_sequential_state[2]_i_12_0\(3 downto 0) => \FSM_sequential_state[2]_i_12_0\(3 downto 0),
      \FSM_sequential_state[2]_i_12_1\(3 downto 0) => \FSM_sequential_state[2]_i_12_1\(3 downto 0),
      \FSM_sequential_state[2]_i_12_2\(3 downto 0) => \FSM_sequential_state[2]_i_12_2\(3 downto 0),
      \FSM_sequential_state[2]_i_12_3\(3 downto 0) => \FSM_sequential_state[2]_i_12_3\(3 downto 0),
      \FSM_sequential_state[2]_i_12_4\(3 downto 0) => \FSM_sequential_state[2]_i_12_4\(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      finish_exec_i_12(3 downto 0) => finish_exec_i_12(3 downto 0),
      finish_exec_i_12_0(3 downto 0) => finish_exec_i_12_0(3 downto 0),
      finish_exec_i_12_1(3 downto 0) => finish_exec_i_12_1(3 downto 0),
      finish_exec_i_12_2(3 downto 0) => finish_exec_i_12_2(3 downto 0),
      \x1_reg[6]\(0) => \x1_reg[6]\(0),
      \x1_reg[6]_0\(0) => \x1_reg[6]_0\(0),
      \x2_reg[6]\(0) => \x2_reg[6]\(0),
      \x2_reg[6]_0\(0) => \x2_reg[6]_0\(0),
      \x3_reg[6]\(0) => \x3_reg[6]\(0),
      \x3_reg[6]_0\(0) => \x3_reg[6]_0\(0),
      \x[7]_i_4\(3 downto 0) => \x[7]_i_4\(3 downto 0),
      \x[7]_i_4_0\(3 downto 0) => \x[7]_i_4_0\(3 downto 0),
      \x[7]_i_4_1\(3 downto 0) => \x[7]_i_4_1\(3 downto 0),
      \x[7]_i_4_2\(3 downto 0) => \x[7]_i_4_2\(3 downto 0),
      \x[7]_i_4_3\(3 downto 0) => \x[7]_i_4_3\(3 downto 0),
      \x[7]_i_4_4\(3 downto 0) => \x[7]_i_4_4\(3 downto 0),
      \y1_reg[6]\(0) => \y1_reg[6]\(0),
      \y1_reg[6]_0\(0) => \y1_reg[6]_0\(0),
      \y2_reg[6]\(0) => \y2_reg[6]\(0),
      \y3_reg[6]\(0) => \y3_reg[6]\(0),
      \y3_reg[6]_0\(0) => \y3_reg[6]_0\(0),
      \y[7]_i_3\(3 downto 0) => \y[7]_i_3\(3 downto 0),
      \y[7]_i_3_0\(3 downto 0) => \y[7]_i_3_0\(3 downto 0),
      \y[7]_i_3_1\(3 downto 0) => \y[7]_i_3_1\(3 downto 0),
      \y[7]_i_3_2\(3 downto 0) => \y[7]_i_3_2\(3 downto 0),
      \y[7]_i_3_3\(3 downto 0) => \y[7]_i_3_3\(3 downto 0),
      \y[7]_i_3_4\(3 downto 0) => \y[7]_i_3_4\(3 downto 0)
    );
enb_comp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => state(2),
      I3 => enb_comp_reg_n_0,
      O => enb_comp_i_1_n_0
    );
enb_comp_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => enb_comp_i_1_n_0,
      Q => enb_comp_reg_n_0
    );
finish_exec_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      O => \FSM_sequential_state_reg[1]_0\
    );
finish_exec_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => finish_exec_i_2_0,
      I1 => \y_reg_n_0_[0]\,
      I2 => enb_comp_reg_n_0,
      I3 => finish_exec_i_2_1,
      I4 => \y_reg_n_0_[1]\,
      O => finish_exec_i_10_n_0
    );
finish_exec_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^y_reg[6]_0\(0),
      CO(2) => finish_exec_i_2_n_1,
      CO(1) => finish_exec_i_2_n_2,
      CO(0) => finish_exec_i_2_n_3,
      CYINIT => '0',
      DI(3) => finish_exec_i_3_n_0,
      DI(2) => finish_exec_i_4_n_0,
      DI(1) => finish_exec_i_5_n_0,
      DI(0) => finish_exec_i_6_n_0,
      O(3 downto 0) => NLW_finish_exec_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => finish_exec_i_7_n_0,
      S(2) => finish_exec_i_8_n_0,
      S(1) => finish_exec_i_9_n_0,
      S(0) => finish_exec_i_10_n_0
    );
finish_exec_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F000200"
    )
        port map (
      I0 => finish_exec_i_2_6,
      I1 => \y_reg_n_0_[6]\,
      I2 => \y_reg_n_0_[7]\,
      I3 => enb_comp_reg_n_0,
      I4 => finish_exec_i_2_7,
      O => finish_exec_i_3_n_0
    );
finish_exec_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F000200"
    )
        port map (
      I0 => finish_exec_i_2_4,
      I1 => \y_reg_n_0_[4]\,
      I2 => \y_reg_n_0_[5]\,
      I3 => enb_comp_reg_n_0,
      I4 => finish_exec_i_2_5,
      O => finish_exec_i_4_n_0
    );
finish_exec_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F000200"
    )
        port map (
      I0 => finish_exec_i_2_2,
      I1 => \y_reg_n_0_[2]\,
      I2 => \y_reg_n_0_[3]\,
      I3 => enb_comp_reg_n_0,
      I4 => finish_exec_i_2_3,
      O => finish_exec_i_5_n_0
    );
finish_exec_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F000200"
    )
        port map (
      I0 => finish_exec_i_2_0,
      I1 => \y_reg_n_0_[0]\,
      I2 => \y_reg_n_0_[1]\,
      I3 => enb_comp_reg_n_0,
      I4 => finish_exec_i_2_1,
      O => finish_exec_i_6_n_0
    );
finish_exec_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => finish_exec_i_2_6,
      I1 => \y_reg_n_0_[6]\,
      I2 => enb_comp_reg_n_0,
      I3 => finish_exec_i_2_7,
      I4 => \y_reg_n_0_[7]\,
      O => finish_exec_i_7_n_0
    );
finish_exec_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => finish_exec_i_2_4,
      I1 => \y_reg_n_0_[4]\,
      I2 => enb_comp_reg_n_0,
      I3 => finish_exec_i_2_5,
      I4 => \y_reg_n_0_[5]\,
      O => finish_exec_i_8_n_0
    );
finish_exec_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => finish_exec_i_2_2,
      I1 => \y_reg_n_0_[2]\,
      I2 => enb_comp_reg_n_0,
      I3 => finish_exec_i_2_3,
      I4 => \y_reg_n_0_[3]\,
      O => finish_exec_i_9_n_0
    );
\pixel_color_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(0),
      Q => \pixel_color_reg[23]_0\(0)
    );
\pixel_color_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(10),
      Q => \pixel_color_reg[23]_0\(10)
    );
\pixel_color_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(11),
      Q => \pixel_color_reg[23]_0\(11)
    );
\pixel_color_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(12),
      Q => \pixel_color_reg[23]_0\(12)
    );
\pixel_color_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(13),
      Q => \pixel_color_reg[23]_0\(13)
    );
\pixel_color_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(14),
      Q => \pixel_color_reg[23]_0\(14)
    );
\pixel_color_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(15),
      Q => \pixel_color_reg[23]_0\(15)
    );
\pixel_color_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(16),
      Q => \pixel_color_reg[23]_0\(16)
    );
\pixel_color_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(17),
      Q => \pixel_color_reg[23]_0\(17)
    );
\pixel_color_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(18),
      Q => \pixel_color_reg[23]_0\(18)
    );
\pixel_color_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(19),
      Q => \pixel_color_reg[23]_0\(19)
    );
\pixel_color_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(1),
      Q => \pixel_color_reg[23]_0\(1)
    );
\pixel_color_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(20),
      Q => \pixel_color_reg[23]_0\(20)
    );
\pixel_color_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(21),
      Q => \pixel_color_reg[23]_0\(21)
    );
\pixel_color_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(22),
      Q => \pixel_color_reg[23]_0\(22)
    );
\pixel_color_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(23),
      Q => \pixel_color_reg[23]_0\(23)
    );
\pixel_color_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(2),
      Q => \pixel_color_reg[23]_0\(2)
    );
\pixel_color_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(3),
      Q => \pixel_color_reg[23]_0\(3)
    );
\pixel_color_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(4),
      Q => \pixel_color_reg[23]_0\(4)
    );
\pixel_color_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(5),
      Q => \pixel_color_reg[23]_0\(5)
    );
\pixel_color_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(6),
      Q => \pixel_color_reg[23]_0\(6)
    );
\pixel_color_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(7),
      Q => \pixel_color_reg[23]_0\(7)
    );
\pixel_color_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(8),
      Q => \pixel_color_reg[23]_0\(8)
    );
\pixel_color_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \pixel_color_reg[23]_1\(9),
      Q => \pixel_color_reg[23]_0\(9)
    );
pixel_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => state(2),
      I3 => \^pixel_valid_wire_2\,
      O => pixel_valid_i_1_n_0
    );
pixel_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => pixel_valid_i_1_n_0,
      Q => \^pixel_valid_wire_2\
    );
\pixel_x_o[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_x[3]_1\(0),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_x_o[7]\(0),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_x_o[7]_0\(0),
      O => \pixel_x_reg[0]_0\
    );
\pixel_x_o[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_x[3]_1\(1),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_x_o[7]\(1),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_x_o[7]_0\(1),
      O => \pixel_x_reg[1]_0\
    );
\pixel_x_o[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_x[3]_1\(2),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_x_o[7]\(2),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_x_o[7]_0\(2),
      O => \pixel_x_reg[2]_0\
    );
\pixel_x_o[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_x[3]_1\(3),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_x_o[7]\(3),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_x_o[7]_0\(3),
      O => \pixel_x_reg[3]_0\
    );
\pixel_x_o[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_x[3]_1\(4),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_x_o[7]\(4),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_x_o[7]_0\(4),
      O => \pixel_x_reg[4]_0\
    );
\pixel_x_o[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_x[3]_1\(5),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_x_o[7]\(5),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_x_o[7]_0\(5),
      O => \pixel_x_reg[5]_0\
    );
\pixel_x_o[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_x[3]_1\(6),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_x_o[7]\(6),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_x_o[7]_0\(6),
      O => \pixel_x_reg[6]_0\
    );
\pixel_x_o[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_x[3]_1\(7),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_x_o[7]\(7),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_x_o[7]_0\(7),
      O => \pixel_x_reg[7]_0\
    );
\pixel_x_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \x_reg_n_0_[0]\,
      Q => \pixel_wire_x[3]_1\(0)
    );
\pixel_x_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \x_reg_n_0_[1]\,
      Q => \pixel_wire_x[3]_1\(1)
    );
\pixel_x_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \x_reg_n_0_[2]\,
      Q => \pixel_wire_x[3]_1\(2)
    );
\pixel_x_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \x_reg_n_0_[3]\,
      Q => \pixel_wire_x[3]_1\(3)
    );
\pixel_x_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \x_reg_n_0_[4]\,
      Q => \pixel_wire_x[3]_1\(4)
    );
\pixel_x_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \x_reg_n_0_[5]\,
      Q => \pixel_wire_x[3]_1\(5)
    );
\pixel_x_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \x_reg_n_0_[6]\,
      Q => \pixel_wire_x[3]_1\(6)
    );
\pixel_x_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \x_reg_n_0_[7]\,
      Q => \pixel_wire_x[3]_1\(7)
    );
\pixel_y_o[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_y[3]_2\(0),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_y_o[7]_0\(0),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_y_o[7]_1\(0),
      O => \pixel_y_reg[0]_0\
    );
\pixel_y_o[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_y[3]_2\(1),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_y_o[7]_0\(1),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_y_o[7]_1\(1),
      O => \pixel_y_reg[1]_0\
    );
\pixel_y_o[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_y[3]_2\(2),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_y_o[7]_0\(2),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_y_o[7]_1\(2),
      O => \pixel_y_reg[2]_0\
    );
\pixel_y_o[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_y[3]_2\(3),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_y_o[7]_0\(3),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_y_o[7]_1\(3),
      O => \pixel_y_reg[3]_0\
    );
\pixel_y_o[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_y[3]_2\(4),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_y_o[7]_0\(4),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_y_o[7]_1\(4),
      O => \pixel_y_reg[4]_0\
    );
\pixel_y_o[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_y[3]_2\(5),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_y_o[7]_0\(5),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_y_o[7]_1\(5),
      O => \pixel_y_reg[5]_0\
    );
\pixel_y_o[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_y[3]_2\(6),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_y_o[7]_0\(6),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_y_o[7]_1\(6),
      O => \pixel_y_reg[6]_0\
    );
\pixel_y_o[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
        port map (
      I0 => \pixel_wire_y[3]_2\(7),
      I1 => \pixel_y_o[7]\(0),
      I2 => \pixel_y_o[7]_0\(7),
      I3 => \pixel_y_o[7]\(1),
      I4 => \pixel_y_o[7]\(2),
      I5 => \pixel_y_o[7]_1\(7),
      O => \pixel_y_reg[7]_0\
    );
\pixel_y_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \y_reg_n_0_[0]\,
      Q => \pixel_wire_y[3]_2\(0)
    );
\pixel_y_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \y_reg_n_0_[1]\,
      Q => \pixel_wire_y[3]_2\(1)
    );
\pixel_y_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \y_reg_n_0_[2]\,
      Q => \pixel_wire_y[3]_2\(2)
    );
\pixel_y_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \y_reg_n_0_[3]\,
      Q => \pixel_wire_y[3]_2\(3)
    );
\pixel_y_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \y_reg_n_0_[4]\,
      Q => \pixel_wire_y[3]_2\(4)
    );
\pixel_y_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \y_reg_n_0_[5]\,
      Q => \pixel_wire_y[3]_2\(5)
    );
\pixel_y_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \y_reg_n_0_[6]\,
      Q => \pixel_wire_y[3]_2\(6)
    );
\pixel_y_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EDGE_AREA_MAP_4_n_31,
      CLR => rst,
      D => \y_reg_n_0_[7]\,
      Q => \pixel_wire_y[3]_2\(7)
    );
start_area_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA02"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => state(2),
      I3 => start_area_reg_n_0,
      O => start_area_i_1_n_0
    );
start_area_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => start_area_i_1_n_0,
      Q => start_area_reg_n_0
    );
start_edge_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE04"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => start_edge_reg_n_0,
      O => start_edge_i_1_n_0
    );
start_edge_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => start_edge_i_1_n_0,
      Q => start_edge_reg_n_0
    );
\x[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4040404"
    )
        port map (
      I0 => \x_reg_n_0_[0]\,
      I1 => state(2),
      I2 => \^q\(0),
      I3 => \x_reg[0]_0\,
      I4 => enb_comp_reg_n_0,
      O => x(0)
    );
\x[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF28002800280028"
    )
        port map (
      I0 => state(2),
      I1 => \x_reg_n_0_[1]\,
      I2 => \x_reg_n_0_[0]\,
      I3 => \^q\(0),
      I4 => \x_reg[1]_0\,
      I5 => enb_comp_reg_n_0,
      O => x(1)
    );
\x[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E222"
    )
        port map (
      I0 => \x[2]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \x_reg[2]_0\,
      I3 => enb_comp_reg_n_0,
      O => x(2)
    );
\x[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => state(2),
      I1 => \x_reg_n_0_[2]\,
      I2 => \x_reg_n_0_[1]\,
      I3 => \x_reg_n_0_[0]\,
      O => \x[2]_i_2_n_0\
    );
\x[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E222"
    )
        port map (
      I0 => \x[3]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \x_reg[3]_3\,
      I3 => enb_comp_reg_n_0,
      O => x(3)
    );
\x[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => state(2),
      I1 => \x_reg_n_0_[3]\,
      I2 => \x_reg_n_0_[2]\,
      I3 => \x_reg_n_0_[0]\,
      I4 => \x_reg_n_0_[1]\,
      O => \x[3]_i_2_n_0\
    );
\x[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E222"
    )
        port map (
      I0 => \x[4]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \x_reg[4]_0\,
      I3 => enb_comp_reg_n_0,
      O => x(4)
    );
\x[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => state(2),
      I1 => \x_reg_n_0_[4]\,
      I2 => \x_reg_n_0_[3]\,
      I3 => \x_reg_n_0_[1]\,
      I4 => \x_reg_n_0_[0]\,
      I5 => \x_reg_n_0_[2]\,
      O => \x[4]_i_2_n_0\
    );
\x[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080808"
    )
        port map (
      I0 => in9(5),
      I1 => state(2),
      I2 => \^q\(0),
      I3 => \x_reg[5]_0\,
      I4 => enb_comp_reg_n_0,
      O => x(5)
    );
\x[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \x_reg_n_0_[3]\,
      I1 => \x_reg_n_0_[1]\,
      I2 => \x_reg_n_0_[0]\,
      I3 => \x_reg_n_0_[2]\,
      I4 => \x_reg_n_0_[4]\,
      I5 => \x_reg_n_0_[5]\,
      O => in9(5)
    );
\x[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF28002800280028"
    )
        port map (
      I0 => state(2),
      I1 => \x_reg_n_0_[6]\,
      I2 => \x[6]_i_2_n_0\,
      I3 => \^q\(0),
      I4 => \x_reg[6]_0\,
      I5 => enb_comp_reg_n_0,
      O => x(6)
    );
\x[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \x_reg_n_0_[5]\,
      I1 => \x_reg_n_0_[3]\,
      I2 => \x_reg_n_0_[1]\,
      I3 => \x_reg_n_0_[0]\,
      I4 => \x_reg_n_0_[2]\,
      I5 => \x_reg_n_0_[4]\,
      O => \x[6]_i_2_n_0\
    );
\x[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => \^q\(0),
      I3 => \^y_reg[6]_0\(0),
      O => \x[7]_i_1_n_0\
    );
\x[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E222"
    )
        port map (
      I0 => \x[7]_i_3_n_0\,
      I1 => \^q\(0),
      I2 => \x_reg[7]_6\,
      I3 => enb_comp_reg_n_0,
      O => x(7)
    );
\x[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => state(2),
      I1 => \x_reg_n_0_[7]\,
      I2 => \x_reg_n_0_[6]\,
      I3 => \x[6]_i_2_n_0\,
      O => \x[7]_i_3_n_0\
    );
\x_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1_n_0\,
      CLR => rst,
      D => x(0),
      Q => \x_reg_n_0_[0]\
    );
\x_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1_n_0\,
      CLR => rst,
      D => x(1),
      Q => \x_reg_n_0_[1]\
    );
\x_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1_n_0\,
      CLR => rst,
      D => x(2),
      Q => \x_reg_n_0_[2]\
    );
\x_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1_n_0\,
      CLR => rst,
      D => x(3),
      Q => \x_reg_n_0_[3]\
    );
\x_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1_n_0\,
      CLR => rst,
      D => x(4),
      Q => \x_reg_n_0_[4]\
    );
\x_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1_n_0\,
      CLR => rst,
      D => x(5),
      Q => \x_reg_n_0_[5]\
    );
\x_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1_n_0\,
      CLR => rst,
      D => x(6),
      Q => \x_reg_n_0_[6]\
    );
\x_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x[7]_i_1_n_0\,
      CLR => rst,
      D => x(7),
      Q => \x_reg_n_0_[7]\
    );
\y[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AA80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \y_reg[0]_0\,
      I2 => enb_comp_reg_n_0,
      I3 => state(2),
      I4 => \y_reg_n_0_[0]\,
      O => y(0)
    );
\y[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AA80AA800080"
    )
        port map (
      I0 => \y[6]_i_2__0_n_0\,
      I1 => \y_reg[1]_0\,
      I2 => enb_comp_reg_n_0,
      I3 => state(2),
      I4 => \y_reg_n_0_[1]\,
      I5 => \y_reg_n_0_[0]\,
      O => y(1)
    );
\y[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AA80AA800080"
    )
        port map (
      I0 => \y[6]_i_2__0_n_0\,
      I1 => \y_reg[2]_0\,
      I2 => enb_comp_reg_n_0,
      I3 => state(2),
      I4 => \y_reg_n_0_[2]\,
      I5 => \y[2]_i_3_n_0\,
      O => y(2)
    );
\y[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \y_reg_n_0_[1]\,
      I1 => \y_reg_n_0_[0]\,
      O => \y[2]_i_3_n_0\
    );
\y[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AA80AA800080"
    )
        port map (
      I0 => \y[6]_i_2__0_n_0\,
      I1 => \y_reg[3]_2\,
      I2 => enb_comp_reg_n_0,
      I3 => state(2),
      I4 => \y_reg_n_0_[3]\,
      I5 => \y[3]_i_3_n_0\,
      O => y(3)
    );
\y[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \y_reg_n_0_[2]\,
      I1 => \y_reg_n_0_[0]\,
      I2 => \y_reg_n_0_[1]\,
      O => \y[3]_i_3_n_0\
    );
\y[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AA80AA800080"
    )
        port map (
      I0 => \y[6]_i_2__0_n_0\,
      I1 => \y_reg[4]_0\,
      I2 => enb_comp_reg_n_0,
      I3 => state(2),
      I4 => \y_reg_n_0_[4]\,
      I5 => \y[4]_i_3_n_0\,
      O => y(4)
    );
\y[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \y_reg_n_0_[3]\,
      I1 => \y_reg_n_0_[1]\,
      I2 => \y_reg_n_0_[0]\,
      I3 => \y_reg_n_0_[2]\,
      O => \y[4]_i_3_n_0\
    );
\y[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AA80AA800080"
    )
        port map (
      I0 => \y[6]_i_2__0_n_0\,
      I1 => \y_reg[5]_0\,
      I2 => enb_comp_reg_n_0,
      I3 => state(2),
      I4 => \y_reg_n_0_[5]\,
      I5 => \y[5]_i_3_n_0\,
      O => y(5)
    );
\y[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \y_reg_n_0_[4]\,
      I1 => \y_reg_n_0_[2]\,
      I2 => \y_reg_n_0_[0]\,
      I3 => \y_reg_n_0_[1]\,
      I4 => \y_reg_n_0_[3]\,
      O => \y[5]_i_3_n_0\
    );
\y[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AA80AA800080"
    )
        port map (
      I0 => \y[6]_i_2__0_n_0\,
      I1 => \y_reg[6]_1\,
      I2 => enb_comp_reg_n_0,
      I3 => state(2),
      I4 => \y_reg_n_0_[6]\,
      I5 => \y[6]_i_4_n_0\,
      O => y(6)
    );
\y[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      O => \y[6]_i_2__0_n_0\
    );
\y[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \y_reg_n_0_[5]\,
      I1 => \y_reg_n_0_[3]\,
      I2 => \y_reg_n_0_[1]\,
      I3 => \y_reg_n_0_[0]\,
      I4 => \y_reg_n_0_[2]\,
      I5 => \y_reg_n_0_[4]\,
      O => \y[6]_i_4_n_0\
    );
\y[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => state(1),
      I1 => \^q\(0),
      I2 => state(2),
      O => \y[7]_i_1_n_0\
    );
\y[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \y_reg[7]_6\,
      I2 => enb_comp_reg_n_0,
      I3 => state(2),
      I4 => in11(7),
      O => y(7)
    );
\y[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \y[6]_i_4_n_0\,
      I1 => \y_reg_n_0_[6]\,
      I2 => \y_reg_n_0_[7]\,
      O => in11(7)
    );
\y_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1_n_0\,
      CLR => rst,
      D => y(0),
      Q => \y_reg_n_0_[0]\
    );
\y_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1_n_0\,
      CLR => rst,
      D => y(1),
      Q => \y_reg_n_0_[1]\
    );
\y_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1_n_0\,
      CLR => rst,
      D => y(2),
      Q => \y_reg_n_0_[2]\
    );
\y_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1_n_0\,
      CLR => rst,
      D => y(3),
      Q => \y_reg_n_0_[3]\
    );
\y_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1_n_0\,
      CLR => rst,
      D => y(4),
      Q => \y_reg_n_0_[4]\
    );
\y_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1_n_0\,
      CLR => rst,
      D => y(5),
      Q => \y_reg_n_0_[5]\
    );
\y_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1_n_0\,
      CLR => rst,
      D => y(6),
      Q => \y_reg_n_0_[6]\
    );
\y_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \y[7]_i_1_n_0\,
      CLR => rst,
      D => y(7),
      Q => \y_reg_n_0_[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_spCORE_0_0_spEXEC is
  port (
    pixel_valid : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y1_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y2_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x3_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x3_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_i_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y3_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x3_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x3_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__1_i_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__2_i_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \area0_carry__2_i_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__3_i_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_6__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_i_6__0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y1_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_6__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__1_i_6__0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__2_i_1__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \area0_carry__2_i_4__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__3_i_1__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x2_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_6__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_i_6__1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y2_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \y2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_6__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__1_i_6__1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__2_i_1__1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \area0_carry__2_i_4__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__3_i_1__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y3_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y3_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__2_i_3__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__33_carry__1_i_6__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__33_carry__1_i_6__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__0_i_8__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_i_6__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__66_carry__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x3_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry__2_i_1__2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___33_carry__1_i_6__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___33_carry__1_i_6__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__0_i_8__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___66_carry__1_i_6__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1_inferred__0/i___66_carry__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__2_i_4__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__3_i_1__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x2_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_valid_wire_2 : out STD_LOGIC;
    FINISH_DEBUG : out STD_LOGIC;
    \y_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[7]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_reg[7]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y3_reg[3]_0\ : out STD_LOGIC;
    \x3_reg[3]\ : out STD_LOGIC;
    \j_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixel_x_reg[0]\ : out STD_LOGIC;
    \pixel_x_reg[1]\ : out STD_LOGIC;
    \pixel_x_reg[2]\ : out STD_LOGIC;
    \pixel_x_reg[3]\ : out STD_LOGIC;
    \pixel_x_reg[4]\ : out STD_LOGIC;
    \pixel_x_reg[5]\ : out STD_LOGIC;
    \pixel_x_reg[6]\ : out STD_LOGIC;
    \pixel_x_reg[7]\ : out STD_LOGIC;
    \pixel_y_reg[0]\ : out STD_LOGIC;
    \pixel_y_reg[1]\ : out STD_LOGIC;
    \pixel_y_reg[2]\ : out STD_LOGIC;
    \pixel_y_reg[3]\ : out STD_LOGIC;
    \pixel_y_reg[4]\ : out STD_LOGIC;
    \pixel_y_reg[5]\ : out STD_LOGIC;
    \pixel_y_reg[6]\ : out STD_LOGIC;
    \pixel_y_reg[7]\ : out STD_LOGIC;
    \pixel_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixel_y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixel_color_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \sx_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    finish_exec_i_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    finish_exec_i_12_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    finish_exec_i_12_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    finish_exec_i_12_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y[7]_i_3_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x3_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area1__0_carry_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__1_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__0_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_4_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__0_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__2_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__2_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area0_carry__2_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    y3_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i___0_carry_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x[7]_i_4_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area0__32_carry_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry__1_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry_i_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry_i_1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__0_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__2_i_1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__2_i_1_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x1_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area1__0_carry_i_5__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_1__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry_i_7__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__1_i_7__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__0_i_4__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_4__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__0_i_5__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_5__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__2_i_2__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__2_i_2__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area0_carry__2_i_2__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    y1_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i___0_carry_i_5__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_1__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area0__32_carry_i_1__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry__1_i_8__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry_i_1__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry_i_1__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__0_i_6__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_6__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__2_i_1__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__2_i_1__0_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area_reg[17]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x2_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \area1__0_carry_i_7__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__33_carry__1_i_1__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry_i_7__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__1_i_7__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__0_i_4__1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_4__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__0_i_5__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_5__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__2_i_2__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__2_i_2__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area0_carry__2_i_2__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    y2_wire : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i___0_carry_i_7__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___33_carry__1_i_1__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area0__32_carry_i_1__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry__1_i_8__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry_i_1__1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry_i_1__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__0_i_6__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_6__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__2_i_1__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__2_i_1__1_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area_reg[17]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__66_carry_i_2__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__66_carry__0_i_10__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_7__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry_i_7__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__100_carry__0_i_3__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_3__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__1_i_7__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__1_i_7__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_4__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__0_i_4__2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area1__100_carry__0_i_5__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__0_i_5__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__100_carry__2_i_1__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area1__100_carry__2_i_1__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area0_carry__1_i_2__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__2_i_2__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0_carry__2_i_2__2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___66_carry_i_2__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___66_carry__0_i_10__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_8__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0__32_carry_i_1__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___100_carry__0_i_4__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__0_i_4__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__1_i_8__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__1_i_8__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry_i_1__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry_i_1__2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___100_carry__0_i_6__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__0_i_6__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___100_carry__1_i_1__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___100_carry__1_i_1__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \area0__32_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0__32_carry__2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area_reg[17]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area0__32_carry__2_i_3__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \area0__32_carry__3_i_1__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area_reg[17]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state[2]_i_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_12_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \area1__0_carry__0\ : in STD_LOGIC;
    \area1__0_carry__0_0\ : in STD_LOGIC;
    \area1__0_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___0_carry__0\ : in STD_LOGIC;
    \area1_inferred__0/i___0_carry__0_0\ : in STD_LOGIC;
    \area1_inferred__0/i___0_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[1]\ : in STD_LOGIC;
    \x_reg[6]\ : in STD_LOGIC;
    \d_reg[9]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_reg[31]\ : in STD_LOGIC;
    in10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \err_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    finish_exec_i_2 : in STD_LOGIC;
    finish_exec_i_2_0 : in STD_LOGIC;
    finish_exec_i_2_1 : in STD_LOGIC;
    finish_exec_i_2_2 : in STD_LOGIC;
    finish_exec_i_2_3 : in STD_LOGIC;
    finish_exec_i_2_4 : in STD_LOGIC;
    finish_exec_i_2_5 : in STD_LOGIC;
    finish_exec_i_2_6 : in STD_LOGIC;
    \area1__66_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___66_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___66_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1__66_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \area1_inferred__0/i___66_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]_i_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_2_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_2_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_2_3\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_2_4\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_2_5\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_2_6\ : in STD_LOGIC;
    \y_reg[1]\ : in STD_LOGIC;
    \y_reg[6]\ : in STD_LOGIC;
    \y_reg[5]\ : in STD_LOGIC;
    \y_reg[4]\ : in STD_LOGIC;
    \y_reg[3]_2\ : in STD_LOGIC;
    \y_reg[2]\ : in STD_LOGIC;
    \y_reg[7]_6\ : in STD_LOGIC;
    \y_reg[0]_0\ : in STD_LOGIC;
    \x_reg[7]_6\ : in STD_LOGIC;
    \x_reg[5]\ : in STD_LOGIC;
    \x_reg[4]\ : in STD_LOGIC;
    \x_reg[3]_2\ : in STD_LOGIC;
    \x_reg[2]\ : in STD_LOGIC;
    \x_reg[0]\ : in STD_LOGIC;
    \area1__0_carry__1_0\ : in STD_LOGIC;
    \area1_inferred__0/i___0_carry__1_0\ : in STD_LOGIC;
    \d_reg[4]\ : in STD_LOGIC;
    \d_reg[5]\ : in STD_LOGIC;
    \d_reg[6]\ : in STD_LOGIC;
    \d_reg[7]\ : in STD_LOGIC;
    \d_reg[7]_0\ : in STD_LOGIC;
    \d_reg[6]_0\ : in STD_LOGIC;
    \pixel_y_o[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dx_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dy_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixel_color_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_spCORE_0_0_spEXEC : entity is "spEXEC";
end design_1_spCORE_0_0_spEXEC;

architecture STRUCTURE of design_1_spCORE_0_0_spEXEC is
  signal TRIANGLE_n_179 : STD_LOGIC;
  signal TRIANGLE_n_180 : STD_LOGIC;
  signal acc_finish_vec_4 : STD_LOGIC;
  signal acc_finish_vec_5 : STD_LOGIC;
  signal finish : STD_LOGIC;
  signal \pixel_wire_x[4]_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixel_wire_x[5]_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixel_wire_y[4]_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixel_wire_y[5]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
begin
CIRCLE: entity work.design_1_spCORE_0_0_circle_acc
     port map (
      \FSM_sequential_state_reg[0]_0\(0) => \y_reg[0]\(2),
      Q(7 downto 0) => \pixel_wire_x[4]_3\(7 downto 0),
      acc_finish_vec_4 => acc_finish_vec_4,
      clk => clk,
      \d_reg[4]_0\ => \d_reg[4]\,
      \d_reg[5]_0\ => \d_reg[5]\,
      \d_reg[6]_0\ => \d_reg[6]\,
      \d_reg[7]_0\ => \d_reg[7]\,
      \d_reg[9]_0\ => \d_reg[9]\,
      \pixel_y_reg[7]_0\(7 downto 0) => \pixel_wire_y[4]_4\(7 downto 0),
      rst => rst,
      x1_wire(7 downto 0) => x1_wire(7 downto 0),
      x2_wire(7 downto 0) => x2_wire(7 downto 0),
      y1_wire(7 downto 0) => y1_wire(7 downto 0)
    );
FCIRCLE: entity work.design_1_spCORE_0_0_f_circle_acc
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_sequential_state_reg[1]_0\(0) => \FSM_sequential_state_reg[1]\(0),
      \FSM_sequential_state_reg[2]_0\(0) => \FSM_sequential_state_reg[2]\(0),
      Q(0) => Q(0),
      acc_finish_vec_5 => acc_finish_vec_5,
      clk => clk,
      \d_reg[1]_0\(1 downto 0) => \d_reg[1]\(1 downto 0),
      \d_reg[31]_0\ => \d_reg[31]\,
      \d_reg[6]_0\ => \d_reg[6]_0\,
      \d_reg[7]_0\ => \d_reg[7]_0\,
      \i_reg[7]_0\(7 downto 0) => \i_reg[7]\(7 downto 0),
      \j_reg[7]_0\(7 downto 0) => \j_reg[7]\(7 downto 0),
      \pixel_x_reg[7]_0\(7 downto 0) => \pixel_wire_x[5]_5\(7 downto 0),
      \pixel_y_reg[7]_0\(7 downto 0) => \pixel_wire_y[5]_6\(7 downto 0),
      rst => rst,
      x1_wire(7 downto 0) => x1_wire(7 downto 0),
      x2_wire(7 downto 0) => x2_wire(7 downto 0),
      \x_reg[7]_0\(7 downto 0) => \x_reg[7]_5\(7 downto 0),
      y1_wire(7 downto 0) => y1_wire(7 downto 0),
      \y_reg[0]_0\(0) => \y_reg[0]\(3),
      \y_reg[7]_0\(7 downto 0) => \y_reg[7]_5\(7 downto 0)
    );
LINE: entity work.design_1_spCORE_0_0_line_acc
     port map (
      O(0) => O(0),
      clk => clk,
      \dx_reg[7]_0\(7 downto 0) => \dx_reg[7]\(7 downto 0),
      \dy_reg[7]_0\(7 downto 0) => \dy_reg[7]\(7 downto 0),
      \err_reg[30]_0\(0) => \err_reg[30]\(0),
      finish => finish,
      in10(7 downto 0) => in10(7 downto 0),
      pixel_valid => pixel_valid,
      \pixel_x_reg[7]_0\(7 downto 0) => \pixel_x_reg[7]_0\(7 downto 0),
      \pixel_y_reg[7]_0\(7 downto 0) => \pixel_y_reg[7]_0\(7 downto 0),
      rst => rst,
      \sx_reg[1]_0\(0) => \sx_reg[1]\(0),
      \sx_reg[1]_1\(0) => \y_reg[0]\(0),
      x1_wire(7 downto 0) => x1_wire(7 downto 0),
      x2_wire(7 downto 0) => x2_wire(7 downto 0),
      y1_wire(7 downto 0) => y1_wire(7 downto 0),
      y2_wire(7 downto 0) => y2_wire(7 downto 0)
    );
TRIANGLE: entity work.design_1_spCORE_0_0_edge_fill_top_v2
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      \FSM_sequential_state[2]_i_12\(3 downto 0) => \FSM_sequential_state[2]_i_12\(3 downto 0),
      \FSM_sequential_state[2]_i_12_0\(3 downto 0) => \FSM_sequential_state[2]_i_12_0\(3 downto 0),
      \FSM_sequential_state[2]_i_12_1\(3 downto 0) => \FSM_sequential_state[2]_i_12_1\(3 downto 0),
      \FSM_sequential_state[2]_i_12_2\(3 downto 0) => \FSM_sequential_state[2]_i_12_2\(3 downto 0),
      \FSM_sequential_state[2]_i_12_3\(3 downto 0) => \FSM_sequential_state[2]_i_12_3\(3 downto 0),
      \FSM_sequential_state[2]_i_12_4\(3 downto 0) => \FSM_sequential_state[2]_i_12_4\(3 downto 0),
      \FSM_sequential_state_reg[0]_0\(0) => \y_reg[0]\(1),
      \FSM_sequential_state_reg[1]_0\ => TRIANGLE_n_179,
      \FSM_sequential_state_reg[2]_i_2_0\ => \FSM_sequential_state_reg[2]_i_2\,
      \FSM_sequential_state_reg[2]_i_2_1\ => \FSM_sequential_state_reg[2]_i_2_0\,
      \FSM_sequential_state_reg[2]_i_2_2\ => \FSM_sequential_state_reg[2]_i_2_1\,
      \FSM_sequential_state_reg[2]_i_2_3\ => \FSM_sequential_state_reg[2]_i_2_2\,
      \FSM_sequential_state_reg[2]_i_2_4\ => \FSM_sequential_state_reg[2]_i_2_3\,
      \FSM_sequential_state_reg[2]_i_2_5\ => \FSM_sequential_state_reg[2]_i_2_4\,
      \FSM_sequential_state_reg[2]_i_2_6\ => \FSM_sequential_state_reg[2]_i_2_5\,
      \FSM_sequential_state_reg[2]_i_2_7\ => \FSM_sequential_state_reg[2]_i_2_6\,
      O(3 downto 0) => \y_reg[3]\(3 downto 0),
      Q(0) => state(0),
      S(3 downto 0) => S(3 downto 0),
      \area0__32_carry__2\(0) => \area0__32_carry__2\(0),
      \area0__32_carry__2_0\(1 downto 0) => \area0__32_carry__2_0\(1 downto 0),
      \area0__32_carry__2_i_3__2\(1 downto 0) => \area0__32_carry__2_i_3__2\(1 downto 0),
      \area0__32_carry__3_i_1__2\(0) => \area0__32_carry__3_i_1__2\(0),
      \area0__32_carry_i_1\(0) => \area0__32_carry_i_1\(0),
      \area0__32_carry_i_1__0\(0) => \area0__32_carry_i_1__0\(0),
      \area0__32_carry_i_1__1\(0) => \area0__32_carry_i_1__1\(0),
      \area0__32_carry_i_1__2\(0) => \area0__32_carry_i_1__2\(0),
      \area0_carry__1_i_2__2\(0) => \area0_carry__1_i_2__2\(0),
      \area0_carry__2_i_2\(0) => \area0_carry__2_i_2\(0),
      \area0_carry__2_i_2__0\(0) => \area0_carry__2_i_2__0\(0),
      \area0_carry__2_i_2__1\(0) => \area0_carry__2_i_2__1\(0),
      \area0_carry__2_i_2__2\(0) => \area0_carry__2_i_2__2\(0),
      \area0_carry__2_i_2__2_0\(1 downto 0) => \area0_carry__2_i_2__2_0\(1 downto 0),
      \area0_carry__2_i_4\(0) => \area0_carry__2_i_4\(0),
      \area0_carry__2_i_4__0\(0) => \area0_carry__2_i_4__0\(0),
      \area0_carry__2_i_4__1\(0) => \area0_carry__2_i_4__1\(0),
      \area0_carry__2_i_4__2\(0) => \area0_carry__2_i_4__2\(0),
      \area0_carry__3_i_1\(0) => \area0_carry__3_i_1\(0),
      \area0_carry__3_i_1__0\(0) => \area0_carry__3_i_1__0\(0),
      \area0_carry__3_i_1__1\(0) => \area0_carry__3_i_1__1\(0),
      \area0_carry__3_i_1__2\(0) => \area0_carry__3_i_1__2\(0),
      \area1__0_carry__0\ => \area1__0_carry__0\,
      \area1__0_carry__0_0\ => \area1__0_carry__0_0\,
      \area1__0_carry__1\(0) => \area1__0_carry__1\(0),
      \area1__0_carry__1_0\ => \area1__0_carry__1_0\,
      \area1__0_carry_i_5\(3 downto 0) => \area1__0_carry_i_5\(3 downto 0),
      \area1__0_carry_i_5__0\(3 downto 0) => \area1__0_carry_i_5__0\(3 downto 0),
      \area1__0_carry_i_7__1\(3 downto 0) => \area1__0_carry_i_7__1\(3 downto 0),
      \area1__100_carry__0_i_3__2\(2 downto 0) => \area1__100_carry__0_i_3__2\(2 downto 0),
      \area1__100_carry__0_i_3__2_0\(2 downto 0) => \area1__100_carry__0_i_3__2_0\(2 downto 0),
      \area1__100_carry__0_i_4\(2 downto 0) => \area1__100_carry__0_i_4\(2 downto 0),
      \area1__100_carry__0_i_4_0\(1 downto 0) => \area1__100_carry__0_i_4_0\(1 downto 0),
      \area1__100_carry__0_i_4__0\(2 downto 0) => \area1__100_carry__0_i_4__0\(2 downto 0),
      \area1__100_carry__0_i_4__0_0\(1 downto 0) => \area1__100_carry__0_i_4__0_0\(1 downto 0),
      \area1__100_carry__0_i_4__1\(2 downto 0) => \area1__100_carry__0_i_4__1\(2 downto 0),
      \area1__100_carry__0_i_4__1_0\(1 downto 0) => \area1__100_carry__0_i_4__1_0\(1 downto 0),
      \area1__100_carry__0_i_4__2\(2 downto 0) => \area1__100_carry__0_i_4__2\(2 downto 0),
      \area1__100_carry__0_i_4__2_0\(1 downto 0) => \area1__100_carry__0_i_4__2_0\(1 downto 0),
      \area1__100_carry__0_i_5\(3 downto 0) => \area1__100_carry__0_i_5\(3 downto 0),
      \area1__100_carry__0_i_5_0\(3 downto 0) => \area1__100_carry__0_i_5_0\(3 downto 0),
      \area1__100_carry__0_i_5__0\(3 downto 0) => \area1__100_carry__0_i_5__0\(3 downto 0),
      \area1__100_carry__0_i_5__0_0\(3 downto 0) => \area1__100_carry__0_i_5__0_0\(3 downto 0),
      \area1__100_carry__0_i_5__1\(3 downto 0) => \area1__100_carry__0_i_5__1\(3 downto 0),
      \area1__100_carry__0_i_5__1_0\(3 downto 0) => \area1__100_carry__0_i_5__1_0\(3 downto 0),
      \area1__100_carry__0_i_5__2\(3 downto 0) => \area1__100_carry__0_i_5__2\(3 downto 0),
      \area1__100_carry__0_i_5__2_0\(3 downto 0) => \area1__100_carry__0_i_5__2_0\(3 downto 0),
      \area1__100_carry__0_i_7__2\(0) => \area1__100_carry__0_i_7__2\(0),
      \area1__100_carry__1_i_7\(0) => \area1__100_carry__1_i_7\(0),
      \area1__100_carry__1_i_7__0\(0) => \area1__100_carry__1_i_7__0\(0),
      \area1__100_carry__1_i_7__1\(0) => \area1__100_carry__1_i_7__1\(0),
      \area1__100_carry__1_i_7__2\(2 downto 0) => \area1__100_carry__1_i_7__2\(2 downto 0),
      \area1__100_carry__1_i_7__2_0\(2 downto 0) => \area1__100_carry__1_i_7__2_0\(2 downto 0),
      \area1__100_carry__2_i_1__2\(2 downto 0) => \area1__100_carry__2_i_1__2\(2 downto 0),
      \area1__100_carry__2_i_1__2_0\(2 downto 0) => \area1__100_carry__2_i_1__2_0\(2 downto 0),
      \area1__100_carry__2_i_2\(1 downto 0) => \area1__100_carry__2_i_2\(1 downto 0),
      \area1__100_carry__2_i_2_0\(2 downto 0) => \area1__100_carry__2_i_2_0\(2 downto 0),
      \area1__100_carry__2_i_2__0\(1 downto 0) => \area1__100_carry__2_i_2__0\(1 downto 0),
      \area1__100_carry__2_i_2__0_0\(2 downto 0) => \area1__100_carry__2_i_2__0_0\(2 downto 0),
      \area1__100_carry__2_i_2__1\(1 downto 0) => \area1__100_carry__2_i_2__1\(1 downto 0),
      \area1__100_carry__2_i_2__1_0\(2 downto 0) => \area1__100_carry__2_i_2__1_0\(2 downto 0),
      \area1__100_carry__2_i_3__2\(2 downto 0) => \area1__100_carry__2_i_3__2\(2 downto 0),
      \area1__100_carry_i_7\(0) => \area1__100_carry_i_7\(0),
      \area1__100_carry_i_7__0\(0) => \area1__100_carry_i_7__0\(0),
      \area1__100_carry_i_7__1\(0) => \area1__100_carry_i_7__1\(0),
      \area1__100_carry_i_7__2\(0) => \area1__100_carry_i_7__2\(0),
      \area1__33_carry__1_i_1\(3 downto 0) => \area1__33_carry__1_i_1\(3 downto 0),
      \area1__33_carry__1_i_1__0\(3 downto 0) => \area1__33_carry__1_i_1__0\(3 downto 0),
      \area1__33_carry__1_i_1__2\(3 downto 0) => \area1__33_carry__1_i_1__2\(3 downto 0),
      \area1__33_carry__1_i_6\(0) => \area1__33_carry__1_i_6\(0),
      \area1__33_carry__1_i_6__0\(0) => \area1__33_carry__1_i_6__0\(0),
      \area1__33_carry__1_i_6__1\(0) => \area1__33_carry__1_i_6__1\(0),
      \area1__33_carry__1_i_6__2\(0) => \area1__33_carry__1_i_6__2\(0),
      \area1__33_carry__1_i_6__2_0\(0) => \area1__33_carry__1_i_6__2_0\(0),
      \area1__66_carry\(0) => \area1__66_carry\(0),
      \area1__66_carry__0\(0) => \area1__66_carry__0\(0),
      \area1__66_carry__0_i_10__2\(3 downto 0) => \area1__66_carry__0_i_10__2\(3 downto 0),
      \area1__66_carry__0_i_8__2\(0) => \area1__66_carry__0_i_8__2\(0),
      \area1__66_carry__1\(0) => \area1__66_carry__1\(0),
      \area1__66_carry__1_0\(0) => \area1__66_carry__1_0\(0),
      \area1__66_carry__1_i_6\(2 downto 0) => \area1__66_carry__1_i_6\(2 downto 0),
      \area1__66_carry__1_i_6__0\(2 downto 0) => \area1__66_carry__1_i_6__0\(2 downto 0),
      \area1__66_carry__1_i_6__1\(2 downto 0) => \area1__66_carry__1_i_6__1\(2 downto 0),
      \area1__66_carry__1_i_6__2\(2 downto 0) => \area1__66_carry__1_i_6__2\(2 downto 0),
      \area1__66_carry_i_2__2\(3 downto 0) => \area1__66_carry_i_2__2\(3 downto 0),
      \area1_inferred__0/i___0_carry__0\ => \area1_inferred__0/i___0_carry__0\,
      \area1_inferred__0/i___0_carry__0_0\ => \area1_inferred__0/i___0_carry__0_0\,
      \area1_inferred__0/i___0_carry__1\(0) => \area1_inferred__0/i___0_carry__1\(0),
      \area1_inferred__0/i___0_carry__1_0\ => \area1_inferred__0/i___0_carry__1_0\,
      \area1_inferred__0/i___66_carry\(0) => \area1_inferred__0/i___66_carry\(0),
      \area1_inferred__0/i___66_carry__0\(0) => \area1_inferred__0/i___66_carry__0\(0),
      \area1_inferred__0/i___66_carry__1\(0) => \area1_inferred__0/i___66_carry__1\(0),
      \area1_inferred__0/i___66_carry__1_0\(0) => \area1_inferred__0/i___66_carry__1_0\(0),
      \area_reg[17]\(0) => \area_reg[17]\(0),
      \area_reg[17]_0\(1 downto 0) => \area_reg[17]_0\(1 downto 0),
      \area_reg[17]_1\(0) => \area_reg[17]_1\(0),
      \area_reg[17]_2\(1 downto 0) => \area_reg[17]_2\(1 downto 0),
      \area_reg[17]_3\(0) => \area_reg[17]_3\(0),
      \area_reg[17]_4\(1 downto 0) => \area_reg[17]_4\(1 downto 0),
      \area_reg[17]_5\(0) => \area_reg[17]_5\(0),
      \area_reg[17]_6\(1 downto 0) => \area_reg[17]_6\(1 downto 0),
      clk => clk,
      finish_exec_i_12(3 downto 0) => finish_exec_i_12(3 downto 0),
      finish_exec_i_12_0(3 downto 0) => finish_exec_i_12_0(3 downto 0),
      finish_exec_i_12_1(3 downto 0) => finish_exec_i_12_1(3 downto 0),
      finish_exec_i_12_2(3 downto 0) => finish_exec_i_12_2(3 downto 0),
      finish_exec_i_2_0 => finish_exec_i_2,
      finish_exec_i_2_1 => finish_exec_i_2_0,
      finish_exec_i_2_2 => finish_exec_i_2_1,
      finish_exec_i_2_3 => finish_exec_i_2_2,
      finish_exec_i_2_4 => finish_exec_i_2_3,
      finish_exec_i_2_5 => finish_exec_i_2_4,
      finish_exec_i_2_6 => finish_exec_i_2_5,
      finish_exec_i_2_7 => finish_exec_i_2_6,
      \i___0_carry_i_5\(3 downto 0) => \i___0_carry_i_5\(3 downto 0),
      \i___0_carry_i_5__0\(3 downto 0) => \i___0_carry_i_5__0\(3 downto 0),
      \i___0_carry_i_7__1\(3 downto 0) => \i___0_carry_i_7__1\(3 downto 0),
      \i___100_carry__0_i_4__2\(2 downto 0) => \i___100_carry__0_i_4__2\(2 downto 0),
      \i___100_carry__0_i_4__2_0\(2 downto 0) => \i___100_carry__0_i_4__2_0\(2 downto 0),
      \i___100_carry__0_i_6\(3 downto 0) => \i___100_carry__0_i_6\(3 downto 0),
      \i___100_carry__0_i_6_0\(3 downto 0) => \i___100_carry__0_i_6_0\(3 downto 0),
      \i___100_carry__0_i_6__0\(3 downto 0) => \i___100_carry__0_i_6__0\(3 downto 0),
      \i___100_carry__0_i_6__0_0\(3 downto 0) => \i___100_carry__0_i_6__0_0\(3 downto 0),
      \i___100_carry__0_i_6__1\(3 downto 0) => \i___100_carry__0_i_6__1\(3 downto 0),
      \i___100_carry__0_i_6__1_0\(3 downto 0) => \i___100_carry__0_i_6__1_0\(3 downto 0),
      \i___100_carry__0_i_6__2\(3 downto 0) => \i___100_carry__0_i_6__2\(3 downto 0),
      \i___100_carry__0_i_6__2_0\(3 downto 0) => \i___100_carry__0_i_6__2_0\(3 downto 0),
      \i___100_carry__0_i_8__2\(0) => \i___100_carry__0_i_8__2\(0),
      \i___100_carry__1_i_1__2\(2 downto 0) => \i___100_carry__1_i_1__2\(2 downto 0),
      \i___100_carry__1_i_1__2_0\(2 downto 0) => \i___100_carry__1_i_1__2_0\(2 downto 0),
      \i___100_carry__1_i_8\(0) => \i___100_carry__1_i_8\(0),
      \i___100_carry__1_i_8__0\(0) => \i___100_carry__1_i_8__0\(0),
      \i___100_carry__1_i_8__1\(0) => \i___100_carry__1_i_8__1\(0),
      \i___100_carry__1_i_8__2\(2 downto 0) => \i___100_carry__1_i_8__2\(2 downto 0),
      \i___100_carry__1_i_8__2_0\(2 downto 0) => \i___100_carry__1_i_8__2_0\(2 downto 0),
      \i___100_carry__2_i_1\(1 downto 0) => \i___100_carry__2_i_1\(1 downto 0),
      \i___100_carry__2_i_1_0\(1 downto 0) => \i___100_carry__2_i_1_0\(1 downto 0),
      \i___100_carry__2_i_1_1\(2 downto 0) => \i___100_carry__2_i_1_1\(2 downto 0),
      \i___100_carry__2_i_1__0\(1 downto 0) => \i___100_carry__2_i_1__0\(1 downto 0),
      \i___100_carry__2_i_1__0_0\(1 downto 0) => \i___100_carry__2_i_1__0_0\(1 downto 0),
      \i___100_carry__2_i_1__0_1\(2 downto 0) => \i___100_carry__2_i_1__0_1\(2 downto 0),
      \i___100_carry__2_i_1__1\(1 downto 0) => \i___100_carry__2_i_1__1\(1 downto 0),
      \i___100_carry__2_i_1__1_0\(1 downto 0) => \i___100_carry__2_i_1__1_0\(1 downto 0),
      \i___100_carry__2_i_1__1_1\(2 downto 0) => \i___100_carry__2_i_1__1_1\(2 downto 0),
      \i___100_carry__2_i_1__2\(1 downto 0) => \i___100_carry__2_i_1__2\(1 downto 0),
      \i___100_carry_i_1\(2 downto 0) => \i___100_carry_i_1\(2 downto 0),
      \i___100_carry_i_1_0\(1 downto 0) => \i___100_carry_i_1_0\(1 downto 0),
      \i___100_carry_i_1__0\(2 downto 0) => \i___100_carry_i_1__0\(2 downto 0),
      \i___100_carry_i_1__0_0\(1 downto 0) => \i___100_carry_i_1__0_0\(1 downto 0),
      \i___100_carry_i_1__1\(2 downto 0) => \i___100_carry_i_1__1\(2 downto 0),
      \i___100_carry_i_1__1_0\(1 downto 0) => \i___100_carry_i_1__1_0\(1 downto 0),
      \i___100_carry_i_1__2\(2 downto 0) => \i___100_carry_i_1__2\(2 downto 0),
      \i___100_carry_i_1__2_0\(1 downto 0) => \i___100_carry_i_1__2_0\(1 downto 0),
      \i___33_carry__1_i_1\(3 downto 0) => \i___33_carry__1_i_1\(3 downto 0),
      \i___33_carry__1_i_1__0\(3 downto 0) => \i___33_carry__1_i_1__0\(3 downto 0),
      \i___33_carry__1_i_1__2\(3 downto 0) => \i___33_carry__1_i_1__2\(3 downto 0),
      \i___33_carry__1_i_6\(0) => \i___33_carry__1_i_6\(0),
      \i___33_carry__1_i_6__0\(0) => \i___33_carry__1_i_6__0\(0),
      \i___33_carry__1_i_6__1\(0) => \i___33_carry__1_i_6__1\(0),
      \i___33_carry__1_i_6__2\(0) => \i___33_carry__1_i_6__2\(0),
      \i___33_carry__1_i_6__2_0\(0) => \i___33_carry__1_i_6__2_0\(0),
      \i___66_carry__0_i_10__1\(3 downto 0) => \i___66_carry__0_i_10__1\(3 downto 0),
      \i___66_carry__0_i_8__2\(0) => \i___66_carry__0_i_8__2\(0),
      \i___66_carry__1_i_6\(2 downto 0) => \i___66_carry__1_i_6\(2 downto 0),
      \i___66_carry__1_i_6__0\(2 downto 0) => \i___66_carry__1_i_6__0\(2 downto 0),
      \i___66_carry__1_i_6__1\(2 downto 0) => \i___66_carry__1_i_6__1\(2 downto 0),
      \i___66_carry__1_i_6__2\(2 downto 0) => \i___66_carry__1_i_6__2\(2 downto 0),
      \i___66_carry_i_2__2\(3 downto 0) => \i___66_carry_i_2__2\(3 downto 0),
      \pixel_color_reg[23]_0\(23 downto 0) => \pixel_color_reg[23]\(23 downto 0),
      \pixel_color_reg[23]_1\(23 downto 0) => \pixel_color_reg[23]_0\(23 downto 0),
      pixel_valid_wire_2 => pixel_valid_wire_2,
      \pixel_x_o[7]\(7 downto 0) => \pixel_wire_x[4]_3\(7 downto 0),
      \pixel_x_o[7]_0\(7 downto 0) => \pixel_wire_x[5]_5\(7 downto 0),
      \pixel_x_reg[0]_0\ => \pixel_x_reg[0]\,
      \pixel_x_reg[1]_0\ => \pixel_x_reg[1]\,
      \pixel_x_reg[2]_0\ => \pixel_x_reg[2]\,
      \pixel_x_reg[3]_0\ => \pixel_x_reg[3]\,
      \pixel_x_reg[4]_0\ => \pixel_x_reg[4]\,
      \pixel_x_reg[5]_0\ => \pixel_x_reg[5]\,
      \pixel_x_reg[6]_0\ => \pixel_x_reg[6]\,
      \pixel_x_reg[7]_0\ => \pixel_x_reg[7]\,
      \pixel_y_o[7]\(2 downto 0) => \pixel_y_o[7]\(2 downto 0),
      \pixel_y_o[7]_0\(7 downto 0) => \pixel_wire_y[4]_4\(7 downto 0),
      \pixel_y_o[7]_1\(7 downto 0) => \pixel_wire_y[5]_6\(7 downto 0),
      \pixel_y_reg[0]_0\ => \pixel_y_reg[0]\,
      \pixel_y_reg[1]_0\ => \pixel_y_reg[1]\,
      \pixel_y_reg[2]_0\ => \pixel_y_reg[2]\,
      \pixel_y_reg[3]_0\ => \pixel_y_reg[3]\,
      \pixel_y_reg[4]_0\ => \pixel_y_reg[4]\,
      \pixel_y_reg[5]_0\ => \pixel_y_reg[5]\,
      \pixel_y_reg[6]_0\ => \pixel_y_reg[6]\,
      \pixel_y_reg[7]_0\ => \pixel_y_reg[7]\,
      rst => rst,
      \x1_reg[6]\(0) => \x1_reg[6]\(0),
      \x1_reg[6]_0\(0) => \x1_reg[6]_0\(0),
      \x1_reg[7]\(0) => \x1_reg[7]\(0),
      \x1_reg[7]_0\(3 downto 0) => \x1_reg[7]_0\(3 downto 0),
      x1_wire(7 downto 0) => x1_wire(7 downto 0),
      \x2_reg[3]\(2 downto 0) => \x2_reg[3]\(2 downto 0),
      \x2_reg[6]\(0) => \x2_reg[6]\(0),
      \x2_reg[6]_0\(0) => \x2_reg[6]_0\(0),
      \x2_reg[7]\(0) => \x2_reg[7]\(0),
      \x2_reg[7]_0\(3 downto 0) => \x2_reg[7]_0\(3 downto 0),
      x2_wire(7 downto 0) => x2_wire(7 downto 0),
      \x3_reg[3]\(3 downto 0) => A(3 downto 0),
      \x3_reg[3]_0\ => \x3_reg[3]\,
      \x3_reg[6]\(0) => \x3_reg[6]\(0),
      \x3_reg[6]_0\(0) => \x3_reg[6]_0\(0),
      \x3_reg[7]\(0) => \x3_reg[7]\(0),
      \x3_reg[7]_0\(3 downto 0) => \x3_reg[7]_0\(3 downto 0),
      \x3_reg[7]_1\(0) => \x3_reg[7]_1\(0),
      \x3_reg[7]_2\(3 downto 0) => A(7 downto 4),
      x3_wire(7 downto 0) => x3_wire(7 downto 0),
      \x[7]_i_4\(3 downto 0) => \x[7]_i_4\(3 downto 0),
      \x[7]_i_4_0\(3 downto 0) => \x[7]_i_4_0\(3 downto 0),
      \x[7]_i_4_1\(3 downto 0) => \x[7]_i_4_1\(3 downto 0),
      \x[7]_i_4_2\(3 downto 0) => \x[7]_i_4_2\(3 downto 0),
      \x[7]_i_4_3\(3 downto 0) => \x[7]_i_4_3\(3 downto 0),
      \x[7]_i_4_4\(3 downto 0) => \x[7]_i_4_4\(3 downto 0),
      \x_reg[0]_0\ => \x_reg[0]\,
      \x_reg[1]_0\ => \x_reg[1]\,
      \x_reg[2]_0\ => \x_reg[2]\,
      \x_reg[3]_0\(3 downto 0) => \x_reg[3]\(3 downto 0),
      \x_reg[3]_1\(3 downto 0) => \x_reg[3]_0\(3 downto 0),
      \x_reg[3]_2\(3 downto 0) => \x_reg[3]_1\(3 downto 0),
      \x_reg[3]_3\ => \x_reg[3]_2\,
      \x_reg[4]_0\ => \x_reg[4]\,
      \x_reg[5]_0\ => \x_reg[5]\,
      \x_reg[6]_0\ => \x_reg[6]\,
      \x_reg[7]_0\(3 downto 0) => \x_reg[7]\(3 downto 0),
      \x_reg[7]_1\(3 downto 0) => \x_reg[7]_0\(3 downto 0),
      \x_reg[7]_2\(3 downto 0) => \x_reg[7]_1\(3 downto 0),
      \x_reg[7]_3\(0) => \x_reg[7]_2\(0),
      \x_reg[7]_4\(0) => \x_reg[7]_3\(0),
      \x_reg[7]_5\(0) => \x_reg[7]_4\(0),
      \x_reg[7]_6\ => \x_reg[7]_6\,
      \y1_reg[6]\(0) => \y1_reg[6]\(0),
      \y1_reg[6]_0\(0) => \y1_reg[6]_0\(0),
      \y1_reg[7]\(0) => \y1_reg[7]\(0),
      \y1_reg[7]_0\(3 downto 0) => \y1_reg[7]_0\(3 downto 0),
      y1_wire(7 downto 0) => y1_wire(7 downto 0),
      \y2_reg[3]\(2 downto 0) => \y2_reg[7]\(2 downto 0),
      \y2_reg[6]\(0) => \y2_reg[6]\(0),
      \y2_reg[7]\(0) => \y2_reg[7]_0\(0),
      \y2_reg[7]_0\(3 downto 0) => \y2_reg[7]\(6 downto 3),
      y2_wire(7 downto 0) => y2_wire(7 downto 0),
      \y3_reg[3]\(3 downto 0) => \y3_reg[3]\(3 downto 0),
      \y3_reg[3]_0\ => \y3_reg[3]_0\,
      \y3_reg[6]\(0) => \y3_reg[6]\(0),
      \y3_reg[6]_0\(0) => \y3_reg[6]_0\(0),
      \y3_reg[7]\(0) => \y3_reg[7]\(0),
      \y3_reg[7]_0\(3 downto 0) => \y3_reg[7]_0\(3 downto 0),
      \y3_reg[7]_1\(0) => \y3_reg[7]_1\(0),
      \y3_reg[7]_2\(3 downto 0) => \y3_reg[7]_2\(3 downto 0),
      y3_wire(7 downto 0) => y3_wire(7 downto 0),
      \y[7]_i_3\(3 downto 0) => \y[7]_i_3\(3 downto 0),
      \y[7]_i_3_0\(3 downto 0) => \y[7]_i_3_0\(3 downto 0),
      \y[7]_i_3_1\(3 downto 0) => \y[7]_i_3_1\(3 downto 0),
      \y[7]_i_3_2\(3 downto 0) => \y[7]_i_3_2\(3 downto 0),
      \y[7]_i_3_3\(3 downto 0) => \y[7]_i_3_3\(3 downto 0),
      \y[7]_i_3_4\(3 downto 0) => \y[7]_i_3_4\(3 downto 0),
      \y_reg[0]_0\ => \y_reg[0]_0\,
      \y_reg[1]_0\ => \y_reg[1]\,
      \y_reg[2]_0\ => \y_reg[2]\,
      \y_reg[3]_0\(3 downto 0) => \y_reg[3]_0\(3 downto 0),
      \y_reg[3]_1\(3 downto 0) => \y_reg[3]_1\(3 downto 0),
      \y_reg[3]_2\ => \y_reg[3]_2\,
      \y_reg[4]_0\ => \y_reg[4]\,
      \y_reg[5]_0\ => \y_reg[5]\,
      \y_reg[6]_0\(0) => TRIANGLE_n_180,
      \y_reg[6]_1\ => \y_reg[6]\,
      \y_reg[7]_0\(3 downto 0) => \y_reg[7]\(3 downto 0),
      \y_reg[7]_1\(3 downto 0) => \y_reg[7]_0\(3 downto 0),
      \y_reg[7]_2\(3 downto 0) => \y_reg[7]_1\(3 downto 0),
      \y_reg[7]_3\(0) => \y_reg[7]_2\(0),
      \y_reg[7]_4\(0) => \y_reg[7]_3\(0),
      \y_reg[7]_5\(0) => \y_reg[7]_4\(0),
      \y_reg[7]_6\ => \y_reg[7]_6\
    );
finish_exec: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEFEE"
    )
        port map (
      I0 => acc_finish_vec_5,
      I1 => finish,
      I2 => TRIANGLE_n_179,
      I3 => state(0),
      I4 => TRIANGLE_n_180,
      I5 => acc_finish_vec_4,
      O => FINISH_DEBUG
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_spCORE_0_0_spCORE is
  port (
    instr_req_int_reg : out STD_LOGIC;
    FINISH_DEBUG : out STD_LOGIC;
    pixel_x_o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pixel_y_o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pixel_color_o : out STD_LOGIC_VECTOR ( 23 downto 0 );
    pixel_valid_o : out STD_LOGIC;
    instr_word : in STD_LOGIC_VECTOR ( 51 downto 0 );
    instr_valid : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    core_halt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_spCORE_0_0_spCORE : entity is "spCORE";
end design_1_spCORE_0_0_spCORE;

architecture STRUCTURE of design_1_spCORE_0_0_spCORE is
  signal EXEC_n_10 : STD_LOGIC;
  signal EXEC_n_100 : STD_LOGIC;
  signal EXEC_n_101 : STD_LOGIC;
  signal EXEC_n_102 : STD_LOGIC;
  signal EXEC_n_103 : STD_LOGIC;
  signal EXEC_n_104 : STD_LOGIC;
  signal EXEC_n_105 : STD_LOGIC;
  signal EXEC_n_11 : STD_LOGIC;
  signal EXEC_n_113 : STD_LOGIC;
  signal EXEC_n_114 : STD_LOGIC;
  signal EXEC_n_115 : STD_LOGIC;
  signal EXEC_n_116 : STD_LOGIC;
  signal EXEC_n_117 : STD_LOGIC;
  signal EXEC_n_118 : STD_LOGIC;
  signal EXEC_n_119 : STD_LOGIC;
  signal EXEC_n_12 : STD_LOGIC;
  signal EXEC_n_120 : STD_LOGIC;
  signal EXEC_n_121 : STD_LOGIC;
  signal EXEC_n_122 : STD_LOGIC;
  signal EXEC_n_123 : STD_LOGIC;
  signal EXEC_n_124 : STD_LOGIC;
  signal EXEC_n_125 : STD_LOGIC;
  signal EXEC_n_126 : STD_LOGIC;
  signal EXEC_n_127 : STD_LOGIC;
  signal EXEC_n_128 : STD_LOGIC;
  signal EXEC_n_129 : STD_LOGIC;
  signal EXEC_n_13 : STD_LOGIC;
  signal EXEC_n_130 : STD_LOGIC;
  signal EXEC_n_131 : STD_LOGIC;
  signal EXEC_n_132 : STD_LOGIC;
  signal EXEC_n_133 : STD_LOGIC;
  signal EXEC_n_134 : STD_LOGIC;
  signal EXEC_n_135 : STD_LOGIC;
  signal EXEC_n_136 : STD_LOGIC;
  signal EXEC_n_137 : STD_LOGIC;
  signal EXEC_n_138 : STD_LOGIC;
  signal EXEC_n_14 : STD_LOGIC;
  signal EXEC_n_142 : STD_LOGIC;
  signal EXEC_n_143 : STD_LOGIC;
  signal EXEC_n_144 : STD_LOGIC;
  signal EXEC_n_145 : STD_LOGIC;
  signal EXEC_n_146 : STD_LOGIC;
  signal EXEC_n_147 : STD_LOGIC;
  signal EXEC_n_148 : STD_LOGIC;
  signal EXEC_n_15 : STD_LOGIC;
  signal EXEC_n_157 : STD_LOGIC;
  signal EXEC_n_16 : STD_LOGIC;
  signal EXEC_n_160 : STD_LOGIC;
  signal EXEC_n_161 : STD_LOGIC;
  signal EXEC_n_162 : STD_LOGIC;
  signal EXEC_n_163 : STD_LOGIC;
  signal EXEC_n_164 : STD_LOGIC;
  signal EXEC_n_165 : STD_LOGIC;
  signal EXEC_n_166 : STD_LOGIC;
  signal EXEC_n_167 : STD_LOGIC;
  signal EXEC_n_168 : STD_LOGIC;
  signal EXEC_n_17 : STD_LOGIC;
  signal EXEC_n_174 : STD_LOGIC;
  signal EXEC_n_175 : STD_LOGIC;
  signal EXEC_n_176 : STD_LOGIC;
  signal EXEC_n_177 : STD_LOGIC;
  signal EXEC_n_178 : STD_LOGIC;
  signal EXEC_n_179 : STD_LOGIC;
  signal EXEC_n_18 : STD_LOGIC;
  signal EXEC_n_181 : STD_LOGIC;
  signal EXEC_n_182 : STD_LOGIC;
  signal EXEC_n_183 : STD_LOGIC;
  signal EXEC_n_184 : STD_LOGIC;
  signal EXEC_n_185 : STD_LOGIC;
  signal EXEC_n_186 : STD_LOGIC;
  signal EXEC_n_187 : STD_LOGIC;
  signal EXEC_n_188 : STD_LOGIC;
  signal EXEC_n_189 : STD_LOGIC;
  signal EXEC_n_19 : STD_LOGIC;
  signal EXEC_n_190 : STD_LOGIC;
  signal EXEC_n_191 : STD_LOGIC;
  signal EXEC_n_192 : STD_LOGIC;
  signal EXEC_n_193 : STD_LOGIC;
  signal EXEC_n_194 : STD_LOGIC;
  signal EXEC_n_195 : STD_LOGIC;
  signal EXEC_n_196 : STD_LOGIC;
  signal EXEC_n_199 : STD_LOGIC;
  signal EXEC_n_20 : STD_LOGIC;
  signal EXEC_n_200 : STD_LOGIC;
  signal EXEC_n_201 : STD_LOGIC;
  signal EXEC_n_202 : STD_LOGIC;
  signal EXEC_n_203 : STD_LOGIC;
  signal EXEC_n_204 : STD_LOGIC;
  signal EXEC_n_205 : STD_LOGIC;
  signal EXEC_n_206 : STD_LOGIC;
  signal EXEC_n_207 : STD_LOGIC;
  signal EXEC_n_208 : STD_LOGIC;
  signal EXEC_n_209 : STD_LOGIC;
  signal EXEC_n_21 : STD_LOGIC;
  signal EXEC_n_210 : STD_LOGIC;
  signal EXEC_n_211 : STD_LOGIC;
  signal EXEC_n_212 : STD_LOGIC;
  signal EXEC_n_213 : STD_LOGIC;
  signal EXEC_n_214 : STD_LOGIC;
  signal EXEC_n_215 : STD_LOGIC;
  signal EXEC_n_216 : STD_LOGIC;
  signal EXEC_n_217 : STD_LOGIC;
  signal EXEC_n_218 : STD_LOGIC;
  signal EXEC_n_219 : STD_LOGIC;
  signal EXEC_n_22 : STD_LOGIC;
  signal EXEC_n_220 : STD_LOGIC;
  signal EXEC_n_221 : STD_LOGIC;
  signal EXEC_n_222 : STD_LOGIC;
  signal EXEC_n_223 : STD_LOGIC;
  signal EXEC_n_224 : STD_LOGIC;
  signal EXEC_n_225 : STD_LOGIC;
  signal EXEC_n_226 : STD_LOGIC;
  signal EXEC_n_227 : STD_LOGIC;
  signal EXEC_n_228 : STD_LOGIC;
  signal EXEC_n_229 : STD_LOGIC;
  signal EXEC_n_23 : STD_LOGIC;
  signal EXEC_n_230 : STD_LOGIC;
  signal EXEC_n_231 : STD_LOGIC;
  signal EXEC_n_232 : STD_LOGIC;
  signal EXEC_n_24 : STD_LOGIC;
  signal EXEC_n_25 : STD_LOGIC;
  signal EXEC_n_26 : STD_LOGIC;
  signal EXEC_n_27 : STD_LOGIC;
  signal EXEC_n_28 : STD_LOGIC;
  signal EXEC_n_32 : STD_LOGIC;
  signal EXEC_n_33 : STD_LOGIC;
  signal EXEC_n_34 : STD_LOGIC;
  signal EXEC_n_35 : STD_LOGIC;
  signal EXEC_n_36 : STD_LOGIC;
  signal EXEC_n_37 : STD_LOGIC;
  signal EXEC_n_38 : STD_LOGIC;
  signal EXEC_n_39 : STD_LOGIC;
  signal EXEC_n_40 : STD_LOGIC;
  signal EXEC_n_41 : STD_LOGIC;
  signal EXEC_n_42 : STD_LOGIC;
  signal EXEC_n_43 : STD_LOGIC;
  signal EXEC_n_44 : STD_LOGIC;
  signal EXEC_n_45 : STD_LOGIC;
  signal EXEC_n_46 : STD_LOGIC;
  signal EXEC_n_47 : STD_LOGIC;
  signal EXEC_n_48 : STD_LOGIC;
  signal EXEC_n_49 : STD_LOGIC;
  signal EXEC_n_50 : STD_LOGIC;
  signal EXEC_n_51 : STD_LOGIC;
  signal EXEC_n_52 : STD_LOGIC;
  signal EXEC_n_53 : STD_LOGIC;
  signal EXEC_n_54 : STD_LOGIC;
  signal EXEC_n_55 : STD_LOGIC;
  signal EXEC_n_56 : STD_LOGIC;
  signal EXEC_n_57 : STD_LOGIC;
  signal EXEC_n_58 : STD_LOGIC;
  signal EXEC_n_59 : STD_LOGIC;
  signal EXEC_n_60 : STD_LOGIC;
  signal EXEC_n_61 : STD_LOGIC;
  signal EXEC_n_62 : STD_LOGIC;
  signal EXEC_n_63 : STD_LOGIC;
  signal EXEC_n_64 : STD_LOGIC;
  signal EXEC_n_65 : STD_LOGIC;
  signal EXEC_n_66 : STD_LOGIC;
  signal EXEC_n_67 : STD_LOGIC;
  signal EXEC_n_68 : STD_LOGIC;
  signal EXEC_n_69 : STD_LOGIC;
  signal EXEC_n_7 : STD_LOGIC;
  signal EXEC_n_70 : STD_LOGIC;
  signal EXEC_n_71 : STD_LOGIC;
  signal EXEC_n_72 : STD_LOGIC;
  signal EXEC_n_73 : STD_LOGIC;
  signal EXEC_n_74 : STD_LOGIC;
  signal EXEC_n_75 : STD_LOGIC;
  signal EXEC_n_76 : STD_LOGIC;
  signal EXEC_n_77 : STD_LOGIC;
  signal EXEC_n_78 : STD_LOGIC;
  signal EXEC_n_79 : STD_LOGIC;
  signal EXEC_n_8 : STD_LOGIC;
  signal EXEC_n_80 : STD_LOGIC;
  signal EXEC_n_81 : STD_LOGIC;
  signal EXEC_n_82 : STD_LOGIC;
  signal EXEC_n_83 : STD_LOGIC;
  signal EXEC_n_84 : STD_LOGIC;
  signal EXEC_n_85 : STD_LOGIC;
  signal EXEC_n_86 : STD_LOGIC;
  signal EXEC_n_87 : STD_LOGIC;
  signal EXEC_n_88 : STD_LOGIC;
  signal EXEC_n_89 : STD_LOGIC;
  signal EXEC_n_9 : STD_LOGIC;
  signal EXEC_n_90 : STD_LOGIC;
  signal EXEC_n_91 : STD_LOGIC;
  signal EXEC_n_92 : STD_LOGIC;
  signal EXEC_n_93 : STD_LOGIC;
  signal EXEC_n_94 : STD_LOGIC;
  signal EXEC_n_95 : STD_LOGIC;
  signal EXEC_n_96 : STD_LOGIC;
  signal EXEC_n_97 : STD_LOGIC;
  signal EXEC_n_98 : STD_LOGIC;
  signal EXEC_n_99 : STD_LOGIC;
  signal \FCIRCLE/d\ : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \FCIRCLE/in17\ : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \FCIRCLE/state\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^finish_debug\ : STD_LOGIC;
  signal \LINE/in10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PIPE_n_1 : STD_LOGIC;
  signal PIPE_n_10 : STD_LOGIC;
  signal PIPE_n_100 : STD_LOGIC;
  signal PIPE_n_101 : STD_LOGIC;
  signal PIPE_n_102 : STD_LOGIC;
  signal PIPE_n_103 : STD_LOGIC;
  signal PIPE_n_104 : STD_LOGIC;
  signal PIPE_n_105 : STD_LOGIC;
  signal PIPE_n_106 : STD_LOGIC;
  signal PIPE_n_107 : STD_LOGIC;
  signal PIPE_n_108 : STD_LOGIC;
  signal PIPE_n_109 : STD_LOGIC;
  signal PIPE_n_11 : STD_LOGIC;
  signal PIPE_n_110 : STD_LOGIC;
  signal PIPE_n_111 : STD_LOGIC;
  signal PIPE_n_112 : STD_LOGIC;
  signal PIPE_n_113 : STD_LOGIC;
  signal PIPE_n_114 : STD_LOGIC;
  signal PIPE_n_115 : STD_LOGIC;
  signal PIPE_n_12 : STD_LOGIC;
  signal PIPE_n_124 : STD_LOGIC;
  signal PIPE_n_125 : STD_LOGIC;
  signal PIPE_n_126 : STD_LOGIC;
  signal PIPE_n_127 : STD_LOGIC;
  signal PIPE_n_128 : STD_LOGIC;
  signal PIPE_n_129 : STD_LOGIC;
  signal PIPE_n_13 : STD_LOGIC;
  signal PIPE_n_14 : STD_LOGIC;
  signal PIPE_n_146 : STD_LOGIC;
  signal PIPE_n_147 : STD_LOGIC;
  signal PIPE_n_148 : STD_LOGIC;
  signal PIPE_n_149 : STD_LOGIC;
  signal PIPE_n_15 : STD_LOGIC;
  signal PIPE_n_150 : STD_LOGIC;
  signal PIPE_n_151 : STD_LOGIC;
  signal PIPE_n_152 : STD_LOGIC;
  signal PIPE_n_153 : STD_LOGIC;
  signal PIPE_n_16 : STD_LOGIC;
  signal PIPE_n_162 : STD_LOGIC;
  signal PIPE_n_163 : STD_LOGIC;
  signal PIPE_n_164 : STD_LOGIC;
  signal PIPE_n_165 : STD_LOGIC;
  signal PIPE_n_166 : STD_LOGIC;
  signal PIPE_n_167 : STD_LOGIC;
  signal PIPE_n_168 : STD_LOGIC;
  signal PIPE_n_169 : STD_LOGIC;
  signal PIPE_n_17 : STD_LOGIC;
  signal PIPE_n_170 : STD_LOGIC;
  signal PIPE_n_171 : STD_LOGIC;
  signal PIPE_n_172 : STD_LOGIC;
  signal PIPE_n_173 : STD_LOGIC;
  signal PIPE_n_174 : STD_LOGIC;
  signal PIPE_n_175 : STD_LOGIC;
  signal PIPE_n_176 : STD_LOGIC;
  signal PIPE_n_177 : STD_LOGIC;
  signal PIPE_n_18 : STD_LOGIC;
  signal PIPE_n_19 : STD_LOGIC;
  signal PIPE_n_194 : STD_LOGIC;
  signal PIPE_n_195 : STD_LOGIC;
  signal PIPE_n_196 : STD_LOGIC;
  signal PIPE_n_197 : STD_LOGIC;
  signal PIPE_n_198 : STD_LOGIC;
  signal PIPE_n_199 : STD_LOGIC;
  signal PIPE_n_2 : STD_LOGIC;
  signal PIPE_n_20 : STD_LOGIC;
  signal PIPE_n_200 : STD_LOGIC;
  signal PIPE_n_201 : STD_LOGIC;
  signal PIPE_n_202 : STD_LOGIC;
  signal PIPE_n_203 : STD_LOGIC;
  signal PIPE_n_204 : STD_LOGIC;
  signal PIPE_n_205 : STD_LOGIC;
  signal PIPE_n_206 : STD_LOGIC;
  signal PIPE_n_207 : STD_LOGIC;
  signal PIPE_n_208 : STD_LOGIC;
  signal PIPE_n_209 : STD_LOGIC;
  signal PIPE_n_21 : STD_LOGIC;
  signal PIPE_n_210 : STD_LOGIC;
  signal PIPE_n_211 : STD_LOGIC;
  signal PIPE_n_212 : STD_LOGIC;
  signal PIPE_n_213 : STD_LOGIC;
  signal PIPE_n_214 : STD_LOGIC;
  signal PIPE_n_215 : STD_LOGIC;
  signal PIPE_n_216 : STD_LOGIC;
  signal PIPE_n_217 : STD_LOGIC;
  signal PIPE_n_218 : STD_LOGIC;
  signal PIPE_n_219 : STD_LOGIC;
  signal PIPE_n_22 : STD_LOGIC;
  signal PIPE_n_220 : STD_LOGIC;
  signal PIPE_n_221 : STD_LOGIC;
  signal PIPE_n_222 : STD_LOGIC;
  signal PIPE_n_223 : STD_LOGIC;
  signal PIPE_n_224 : STD_LOGIC;
  signal PIPE_n_225 : STD_LOGIC;
  signal PIPE_n_226 : STD_LOGIC;
  signal PIPE_n_227 : STD_LOGIC;
  signal PIPE_n_228 : STD_LOGIC;
  signal PIPE_n_229 : STD_LOGIC;
  signal PIPE_n_23 : STD_LOGIC;
  signal PIPE_n_238 : STD_LOGIC;
  signal PIPE_n_239 : STD_LOGIC;
  signal PIPE_n_24 : STD_LOGIC;
  signal PIPE_n_240 : STD_LOGIC;
  signal PIPE_n_241 : STD_LOGIC;
  signal PIPE_n_242 : STD_LOGIC;
  signal PIPE_n_243 : STD_LOGIC;
  signal PIPE_n_244 : STD_LOGIC;
  signal PIPE_n_245 : STD_LOGIC;
  signal PIPE_n_246 : STD_LOGIC;
  signal PIPE_n_247 : STD_LOGIC;
  signal PIPE_n_248 : STD_LOGIC;
  signal PIPE_n_249 : STD_LOGIC;
  signal PIPE_n_25 : STD_LOGIC;
  signal PIPE_n_250 : STD_LOGIC;
  signal PIPE_n_251 : STD_LOGIC;
  signal PIPE_n_252 : STD_LOGIC;
  signal PIPE_n_253 : STD_LOGIC;
  signal PIPE_n_254 : STD_LOGIC;
  signal PIPE_n_255 : STD_LOGIC;
  signal PIPE_n_256 : STD_LOGIC;
  signal PIPE_n_257 : STD_LOGIC;
  signal PIPE_n_258 : STD_LOGIC;
  signal PIPE_n_259 : STD_LOGIC;
  signal PIPE_n_26 : STD_LOGIC;
  signal PIPE_n_260 : STD_LOGIC;
  signal PIPE_n_261 : STD_LOGIC;
  signal PIPE_n_262 : STD_LOGIC;
  signal PIPE_n_263 : STD_LOGIC;
  signal PIPE_n_264 : STD_LOGIC;
  signal PIPE_n_265 : STD_LOGIC;
  signal PIPE_n_266 : STD_LOGIC;
  signal PIPE_n_267 : STD_LOGIC;
  signal PIPE_n_268 : STD_LOGIC;
  signal PIPE_n_269 : STD_LOGIC;
  signal PIPE_n_27 : STD_LOGIC;
  signal PIPE_n_270 : STD_LOGIC;
  signal PIPE_n_271 : STD_LOGIC;
  signal PIPE_n_272 : STD_LOGIC;
  signal PIPE_n_273 : STD_LOGIC;
  signal PIPE_n_274 : STD_LOGIC;
  signal PIPE_n_275 : STD_LOGIC;
  signal PIPE_n_276 : STD_LOGIC;
  signal PIPE_n_277 : STD_LOGIC;
  signal PIPE_n_278 : STD_LOGIC;
  signal PIPE_n_279 : STD_LOGIC;
  signal PIPE_n_28 : STD_LOGIC;
  signal PIPE_n_280 : STD_LOGIC;
  signal PIPE_n_281 : STD_LOGIC;
  signal PIPE_n_282 : STD_LOGIC;
  signal PIPE_n_283 : STD_LOGIC;
  signal PIPE_n_284 : STD_LOGIC;
  signal PIPE_n_285 : STD_LOGIC;
  signal PIPE_n_286 : STD_LOGIC;
  signal PIPE_n_287 : STD_LOGIC;
  signal PIPE_n_288 : STD_LOGIC;
  signal PIPE_n_289 : STD_LOGIC;
  signal PIPE_n_29 : STD_LOGIC;
  signal PIPE_n_290 : STD_LOGIC;
  signal PIPE_n_291 : STD_LOGIC;
  signal PIPE_n_292 : STD_LOGIC;
  signal PIPE_n_293 : STD_LOGIC;
  signal PIPE_n_294 : STD_LOGIC;
  signal PIPE_n_295 : STD_LOGIC;
  signal PIPE_n_296 : STD_LOGIC;
  signal PIPE_n_297 : STD_LOGIC;
  signal PIPE_n_298 : STD_LOGIC;
  signal PIPE_n_299 : STD_LOGIC;
  signal PIPE_n_3 : STD_LOGIC;
  signal PIPE_n_30 : STD_LOGIC;
  signal PIPE_n_300 : STD_LOGIC;
  signal PIPE_n_301 : STD_LOGIC;
  signal PIPE_n_302 : STD_LOGIC;
  signal PIPE_n_303 : STD_LOGIC;
  signal PIPE_n_304 : STD_LOGIC;
  signal PIPE_n_305 : STD_LOGIC;
  signal PIPE_n_306 : STD_LOGIC;
  signal PIPE_n_307 : STD_LOGIC;
  signal PIPE_n_308 : STD_LOGIC;
  signal PIPE_n_309 : STD_LOGIC;
  signal PIPE_n_31 : STD_LOGIC;
  signal PIPE_n_310 : STD_LOGIC;
  signal PIPE_n_311 : STD_LOGIC;
  signal PIPE_n_312 : STD_LOGIC;
  signal PIPE_n_313 : STD_LOGIC;
  signal PIPE_n_314 : STD_LOGIC;
  signal PIPE_n_315 : STD_LOGIC;
  signal PIPE_n_316 : STD_LOGIC;
  signal PIPE_n_317 : STD_LOGIC;
  signal PIPE_n_318 : STD_LOGIC;
  signal PIPE_n_319 : STD_LOGIC;
  signal PIPE_n_32 : STD_LOGIC;
  signal PIPE_n_320 : STD_LOGIC;
  signal PIPE_n_321 : STD_LOGIC;
  signal PIPE_n_322 : STD_LOGIC;
  signal PIPE_n_323 : STD_LOGIC;
  signal PIPE_n_324 : STD_LOGIC;
  signal PIPE_n_325 : STD_LOGIC;
  signal PIPE_n_326 : STD_LOGIC;
  signal PIPE_n_327 : STD_LOGIC;
  signal PIPE_n_328 : STD_LOGIC;
  signal PIPE_n_329 : STD_LOGIC;
  signal PIPE_n_33 : STD_LOGIC;
  signal PIPE_n_330 : STD_LOGIC;
  signal PIPE_n_331 : STD_LOGIC;
  signal PIPE_n_332 : STD_LOGIC;
  signal PIPE_n_333 : STD_LOGIC;
  signal PIPE_n_334 : STD_LOGIC;
  signal PIPE_n_335 : STD_LOGIC;
  signal PIPE_n_336 : STD_LOGIC;
  signal PIPE_n_337 : STD_LOGIC;
  signal PIPE_n_338 : STD_LOGIC;
  signal PIPE_n_339 : STD_LOGIC;
  signal PIPE_n_34 : STD_LOGIC;
  signal PIPE_n_340 : STD_LOGIC;
  signal PIPE_n_341 : STD_LOGIC;
  signal PIPE_n_342 : STD_LOGIC;
  signal PIPE_n_343 : STD_LOGIC;
  signal PIPE_n_344 : STD_LOGIC;
  signal PIPE_n_345 : STD_LOGIC;
  signal PIPE_n_346 : STD_LOGIC;
  signal PIPE_n_347 : STD_LOGIC;
  signal PIPE_n_348 : STD_LOGIC;
  signal PIPE_n_349 : STD_LOGIC;
  signal PIPE_n_35 : STD_LOGIC;
  signal PIPE_n_350 : STD_LOGIC;
  signal PIPE_n_351 : STD_LOGIC;
  signal PIPE_n_352 : STD_LOGIC;
  signal PIPE_n_353 : STD_LOGIC;
  signal PIPE_n_354 : STD_LOGIC;
  signal PIPE_n_355 : STD_LOGIC;
  signal PIPE_n_356 : STD_LOGIC;
  signal PIPE_n_357 : STD_LOGIC;
  signal PIPE_n_358 : STD_LOGIC;
  signal PIPE_n_359 : STD_LOGIC;
  signal PIPE_n_36 : STD_LOGIC;
  signal PIPE_n_360 : STD_LOGIC;
  signal PIPE_n_361 : STD_LOGIC;
  signal PIPE_n_362 : STD_LOGIC;
  signal PIPE_n_363 : STD_LOGIC;
  signal PIPE_n_364 : STD_LOGIC;
  signal PIPE_n_365 : STD_LOGIC;
  signal PIPE_n_366 : STD_LOGIC;
  signal PIPE_n_367 : STD_LOGIC;
  signal PIPE_n_368 : STD_LOGIC;
  signal PIPE_n_369 : STD_LOGIC;
  signal PIPE_n_37 : STD_LOGIC;
  signal PIPE_n_370 : STD_LOGIC;
  signal PIPE_n_371 : STD_LOGIC;
  signal PIPE_n_372 : STD_LOGIC;
  signal PIPE_n_373 : STD_LOGIC;
  signal PIPE_n_374 : STD_LOGIC;
  signal PIPE_n_375 : STD_LOGIC;
  signal PIPE_n_376 : STD_LOGIC;
  signal PIPE_n_377 : STD_LOGIC;
  signal PIPE_n_378 : STD_LOGIC;
  signal PIPE_n_379 : STD_LOGIC;
  signal PIPE_n_38 : STD_LOGIC;
  signal PIPE_n_380 : STD_LOGIC;
  signal PIPE_n_381 : STD_LOGIC;
  signal PIPE_n_382 : STD_LOGIC;
  signal PIPE_n_383 : STD_LOGIC;
  signal PIPE_n_384 : STD_LOGIC;
  signal PIPE_n_385 : STD_LOGIC;
  signal PIPE_n_386 : STD_LOGIC;
  signal PIPE_n_387 : STD_LOGIC;
  signal PIPE_n_388 : STD_LOGIC;
  signal PIPE_n_389 : STD_LOGIC;
  signal PIPE_n_39 : STD_LOGIC;
  signal PIPE_n_390 : STD_LOGIC;
  signal PIPE_n_391 : STD_LOGIC;
  signal PIPE_n_392 : STD_LOGIC;
  signal PIPE_n_393 : STD_LOGIC;
  signal PIPE_n_394 : STD_LOGIC;
  signal PIPE_n_395 : STD_LOGIC;
  signal PIPE_n_396 : STD_LOGIC;
  signal PIPE_n_397 : STD_LOGIC;
  signal PIPE_n_398 : STD_LOGIC;
  signal PIPE_n_399 : STD_LOGIC;
  signal PIPE_n_4 : STD_LOGIC;
  signal PIPE_n_40 : STD_LOGIC;
  signal PIPE_n_400 : STD_LOGIC;
  signal PIPE_n_401 : STD_LOGIC;
  signal PIPE_n_402 : STD_LOGIC;
  signal PIPE_n_403 : STD_LOGIC;
  signal PIPE_n_404 : STD_LOGIC;
  signal PIPE_n_405 : STD_LOGIC;
  signal PIPE_n_406 : STD_LOGIC;
  signal PIPE_n_407 : STD_LOGIC;
  signal PIPE_n_408 : STD_LOGIC;
  signal PIPE_n_409 : STD_LOGIC;
  signal PIPE_n_41 : STD_LOGIC;
  signal PIPE_n_410 : STD_LOGIC;
  signal PIPE_n_411 : STD_LOGIC;
  signal PIPE_n_412 : STD_LOGIC;
  signal PIPE_n_413 : STD_LOGIC;
  signal PIPE_n_414 : STD_LOGIC;
  signal PIPE_n_415 : STD_LOGIC;
  signal PIPE_n_416 : STD_LOGIC;
  signal PIPE_n_417 : STD_LOGIC;
  signal PIPE_n_418 : STD_LOGIC;
  signal PIPE_n_419 : STD_LOGIC;
  signal PIPE_n_42 : STD_LOGIC;
  signal PIPE_n_420 : STD_LOGIC;
  signal PIPE_n_421 : STD_LOGIC;
  signal PIPE_n_422 : STD_LOGIC;
  signal PIPE_n_423 : STD_LOGIC;
  signal PIPE_n_424 : STD_LOGIC;
  signal PIPE_n_425 : STD_LOGIC;
  signal PIPE_n_426 : STD_LOGIC;
  signal PIPE_n_427 : STD_LOGIC;
  signal PIPE_n_428 : STD_LOGIC;
  signal PIPE_n_429 : STD_LOGIC;
  signal PIPE_n_43 : STD_LOGIC;
  signal PIPE_n_430 : STD_LOGIC;
  signal PIPE_n_431 : STD_LOGIC;
  signal PIPE_n_432 : STD_LOGIC;
  signal PIPE_n_433 : STD_LOGIC;
  signal PIPE_n_434 : STD_LOGIC;
  signal PIPE_n_435 : STD_LOGIC;
  signal PIPE_n_436 : STD_LOGIC;
  signal PIPE_n_437 : STD_LOGIC;
  signal PIPE_n_438 : STD_LOGIC;
  signal PIPE_n_439 : STD_LOGIC;
  signal PIPE_n_44 : STD_LOGIC;
  signal PIPE_n_440 : STD_LOGIC;
  signal PIPE_n_441 : STD_LOGIC;
  signal PIPE_n_442 : STD_LOGIC;
  signal PIPE_n_443 : STD_LOGIC;
  signal PIPE_n_444 : STD_LOGIC;
  signal PIPE_n_445 : STD_LOGIC;
  signal PIPE_n_446 : STD_LOGIC;
  signal PIPE_n_447 : STD_LOGIC;
  signal PIPE_n_448 : STD_LOGIC;
  signal PIPE_n_449 : STD_LOGIC;
  signal PIPE_n_45 : STD_LOGIC;
  signal PIPE_n_450 : STD_LOGIC;
  signal PIPE_n_451 : STD_LOGIC;
  signal PIPE_n_452 : STD_LOGIC;
  signal PIPE_n_453 : STD_LOGIC;
  signal PIPE_n_454 : STD_LOGIC;
  signal PIPE_n_455 : STD_LOGIC;
  signal PIPE_n_456 : STD_LOGIC;
  signal PIPE_n_457 : STD_LOGIC;
  signal PIPE_n_458 : STD_LOGIC;
  signal PIPE_n_459 : STD_LOGIC;
  signal PIPE_n_46 : STD_LOGIC;
  signal PIPE_n_460 : STD_LOGIC;
  signal PIPE_n_461 : STD_LOGIC;
  signal PIPE_n_462 : STD_LOGIC;
  signal PIPE_n_463 : STD_LOGIC;
  signal PIPE_n_464 : STD_LOGIC;
  signal PIPE_n_465 : STD_LOGIC;
  signal PIPE_n_466 : STD_LOGIC;
  signal PIPE_n_467 : STD_LOGIC;
  signal PIPE_n_468 : STD_LOGIC;
  signal PIPE_n_469 : STD_LOGIC;
  signal PIPE_n_47 : STD_LOGIC;
  signal PIPE_n_470 : STD_LOGIC;
  signal PIPE_n_471 : STD_LOGIC;
  signal PIPE_n_472 : STD_LOGIC;
  signal PIPE_n_473 : STD_LOGIC;
  signal PIPE_n_474 : STD_LOGIC;
  signal PIPE_n_475 : STD_LOGIC;
  signal PIPE_n_476 : STD_LOGIC;
  signal PIPE_n_477 : STD_LOGIC;
  signal PIPE_n_478 : STD_LOGIC;
  signal PIPE_n_479 : STD_LOGIC;
  signal PIPE_n_48 : STD_LOGIC;
  signal PIPE_n_480 : STD_LOGIC;
  signal PIPE_n_481 : STD_LOGIC;
  signal PIPE_n_482 : STD_LOGIC;
  signal PIPE_n_483 : STD_LOGIC;
  signal PIPE_n_484 : STD_LOGIC;
  signal PIPE_n_487 : STD_LOGIC;
  signal PIPE_n_488 : STD_LOGIC;
  signal PIPE_n_49 : STD_LOGIC;
  signal PIPE_n_5 : STD_LOGIC;
  signal PIPE_n_50 : STD_LOGIC;
  signal PIPE_n_51 : STD_LOGIC;
  signal PIPE_n_52 : STD_LOGIC;
  signal PIPE_n_53 : STD_LOGIC;
  signal PIPE_n_54 : STD_LOGIC;
  signal PIPE_n_55 : STD_LOGIC;
  signal PIPE_n_56 : STD_LOGIC;
  signal PIPE_n_57 : STD_LOGIC;
  signal PIPE_n_58 : STD_LOGIC;
  signal PIPE_n_59 : STD_LOGIC;
  signal PIPE_n_6 : STD_LOGIC;
  signal PIPE_n_60 : STD_LOGIC;
  signal PIPE_n_61 : STD_LOGIC;
  signal PIPE_n_62 : STD_LOGIC;
  signal PIPE_n_63 : STD_LOGIC;
  signal PIPE_n_64 : STD_LOGIC;
  signal PIPE_n_65 : STD_LOGIC;
  signal PIPE_n_66 : STD_LOGIC;
  signal PIPE_n_67 : STD_LOGIC;
  signal PIPE_n_68 : STD_LOGIC;
  signal PIPE_n_69 : STD_LOGIC;
  signal PIPE_n_7 : STD_LOGIC;
  signal PIPE_n_70 : STD_LOGIC;
  signal PIPE_n_71 : STD_LOGIC;
  signal PIPE_n_72 : STD_LOGIC;
  signal PIPE_n_73 : STD_LOGIC;
  signal PIPE_n_74 : STD_LOGIC;
  signal PIPE_n_75 : STD_LOGIC;
  signal PIPE_n_76 : STD_LOGIC;
  signal PIPE_n_77 : STD_LOGIC;
  signal PIPE_n_78 : STD_LOGIC;
  signal PIPE_n_79 : STD_LOGIC;
  signal PIPE_n_8 : STD_LOGIC;
  signal PIPE_n_80 : STD_LOGIC;
  signal PIPE_n_81 : STD_LOGIC;
  signal PIPE_n_82 : STD_LOGIC;
  signal PIPE_n_83 : STD_LOGIC;
  signal PIPE_n_84 : STD_LOGIC;
  signal PIPE_n_85 : STD_LOGIC;
  signal PIPE_n_86 : STD_LOGIC;
  signal PIPE_n_87 : STD_LOGIC;
  signal PIPE_n_88 : STD_LOGIC;
  signal PIPE_n_89 : STD_LOGIC;
  signal PIPE_n_9 : STD_LOGIC;
  signal PIPE_n_90 : STD_LOGIC;
  signal PIPE_n_91 : STD_LOGIC;
  signal PIPE_n_92 : STD_LOGIC;
  signal PIPE_n_93 : STD_LOGIC;
  signal PIPE_n_94 : STD_LOGIC;
  signal PIPE_n_95 : STD_LOGIC;
  signal PIPE_n_96 : STD_LOGIC;
  signal PIPE_n_97 : STD_LOGIC;
  signal PIPE_n_98 : STD_LOGIC;
  signal PIPE_n_99 : STD_LOGIC;
  signal \TRIANGLE/A\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \TRIANGLE/B\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \TRIANGLE/C\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \TRIANGLE/area1\ : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal \TRIANGLE/maxx1\ : STD_LOGIC;
  signal \TRIANGLE/maxx10_in\ : STD_LOGIC;
  signal \TRIANGLE/maxx11_in\ : STD_LOGIC;
  signal \TRIANGLE/maxy1\ : STD_LOGIC;
  signal \TRIANGLE/maxy10_in\ : STD_LOGIC;
  signal \TRIANGLE/maxy11_in\ : STD_LOGIC;
  signal \TRIANGLE/minx1\ : STD_LOGIC;
  signal \TRIANGLE/minx10_in\ : STD_LOGIC;
  signal \TRIANGLE/minx11_in\ : STD_LOGIC;
  signal \TRIANGLE/miny1\ : STD_LOGIC;
  signal \TRIANGLE/miny10_in\ : STD_LOGIC;
  signal \TRIANGLE/miny11_in\ : STD_LOGIC;
  signal acc_busy_wire : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal acc_enable_wire : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal color_wire : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i__carry_i_1__0__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__5_n_0\ : STD_LOGIC;
  signal \pixel_color_wire[3]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal pixel_valid : STD_LOGIC;
  signal pixel_valid_wire_2 : STD_LOGIC;
  signal pixel_x : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixel_y : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sx[1]_i_10_n_0\ : STD_LOGIC;
  signal \sx[1]_i_3_n_0\ : STD_LOGIC;
  signal \sx[1]_i_4_n_0\ : STD_LOGIC;
  signal \sx[1]_i_5_n_0\ : STD_LOGIC;
  signal \sx[1]_i_6_n_0\ : STD_LOGIC;
  signal \sx[1]_i_7_n_0\ : STD_LOGIC;
  signal \sx[1]_i_8_n_0\ : STD_LOGIC;
  signal \sx[1]_i_9_n_0\ : STD_LOGIC;
  signal \sy[1]_i_10_n_0\ : STD_LOGIC;
  signal \sy[1]_i_3_n_0\ : STD_LOGIC;
  signal \sy[1]_i_4_n_0\ : STD_LOGIC;
  signal \sy[1]_i_5_n_0\ : STD_LOGIC;
  signal \sy[1]_i_6_n_0\ : STD_LOGIC;
  signal \sy[1]_i_7_n_0\ : STD_LOGIC;
  signal \sy[1]_i_8_n_0\ : STD_LOGIC;
  signal \sy[1]_i_9_n_0\ : STD_LOGIC;
  signal x1_wire : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x2_wire : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x3_wire : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y1_wire : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y2_wire : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y3_wire : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  FINISH_DEBUG <= \^finish_debug\;
EXEC: entity work.design_1_spCORE_0_0_spEXEC
     port map (
      A(7 downto 0) => \TRIANGLE/A\(7 downto 0),
      CO(0) => \TRIANGLE/maxy1\,
      D(1 downto 0) => \FCIRCLE/d\(5 downto 4),
      DI(3) => PIPE_n_241,
      DI(2) => PIPE_n_242,
      DI(1) => PIPE_n_243,
      DI(0) => PIPE_n_244,
      FINISH_DEBUG => \^finish_debug\,
      \FSM_sequential_state[2]_i_12\(3) => PIPE_n_367,
      \FSM_sequential_state[2]_i_12\(2) => PIPE_n_368,
      \FSM_sequential_state[2]_i_12\(1) => PIPE_n_369,
      \FSM_sequential_state[2]_i_12\(0) => PIPE_n_370,
      \FSM_sequential_state[2]_i_12_0\(3) => PIPE_n_371,
      \FSM_sequential_state[2]_i_12_0\(2) => PIPE_n_372,
      \FSM_sequential_state[2]_i_12_0\(1) => PIPE_n_373,
      \FSM_sequential_state[2]_i_12_0\(0) => PIPE_n_374,
      \FSM_sequential_state[2]_i_12_1\(3) => PIPE_n_375,
      \FSM_sequential_state[2]_i_12_1\(2) => PIPE_n_376,
      \FSM_sequential_state[2]_i_12_1\(1) => PIPE_n_377,
      \FSM_sequential_state[2]_i_12_1\(0) => PIPE_n_378,
      \FSM_sequential_state[2]_i_12_2\(3) => PIPE_n_379,
      \FSM_sequential_state[2]_i_12_2\(2) => PIPE_n_380,
      \FSM_sequential_state[2]_i_12_2\(1) => PIPE_n_381,
      \FSM_sequential_state[2]_i_12_2\(0) => PIPE_n_382,
      \FSM_sequential_state[2]_i_12_3\(3) => PIPE_n_383,
      \FSM_sequential_state[2]_i_12_3\(2) => PIPE_n_384,
      \FSM_sequential_state[2]_i_12_3\(1) => PIPE_n_385,
      \FSM_sequential_state[2]_i_12_3\(0) => PIPE_n_386,
      \FSM_sequential_state[2]_i_12_4\(3) => PIPE_n_387,
      \FSM_sequential_state[2]_i_12_4\(2) => PIPE_n_388,
      \FSM_sequential_state[2]_i_12_4\(1) => PIPE_n_389,
      \FSM_sequential_state[2]_i_12_4\(0) => PIPE_n_390,
      \FSM_sequential_state_reg[1]\(0) => PIPE_n_487,
      \FSM_sequential_state_reg[2]\(0) => PIPE_n_488,
      \FSM_sequential_state_reg[2]_i_2\ => PIPE_n_418,
      \FSM_sequential_state_reg[2]_i_2_0\ => PIPE_n_419,
      \FSM_sequential_state_reg[2]_i_2_1\ => PIPE_n_420,
      \FSM_sequential_state_reg[2]_i_2_2\ => PIPE_n_421,
      \FSM_sequential_state_reg[2]_i_2_3\ => PIPE_n_422,
      \FSM_sequential_state_reg[2]_i_2_4\ => PIPE_n_423,
      \FSM_sequential_state_reg[2]_i_2_5\ => PIPE_n_424,
      \FSM_sequential_state_reg[2]_i_2_6\ => PIPE_n_425,
      O(0) => PIPE_n_239,
      Q(0) => \FCIRCLE/state\(2),
      S(3) => PIPE_n_245,
      S(2) => PIPE_n_246,
      S(1) => PIPE_n_247,
      S(0) => PIPE_n_248,
      \area0__32_carry__2\(0) => PIPE_n_114,
      \area0__32_carry__2_0\(1) => PIPE_n_477,
      \area0__32_carry__2_0\(0) => PIPE_n_478,
      \area0__32_carry__2_i_3__2\(1) => PIPE_n_415,
      \area0__32_carry__2_i_3__2\(0) => PIPE_n_416,
      \area0__32_carry__3_i_1__2\(0) => PIPE_n_417,
      \area0__32_carry_i_1\(0) => PIPE_n_432,
      \area0__32_carry_i_1__0\(0) => PIPE_n_444,
      \area0__32_carry_i_1__1\(0) => PIPE_n_456,
      \area0__32_carry_i_1__2\(0) => PIPE_n_472,
      \area0_carry__1_i_2__2\(0) => PIPE_n_468,
      \area0_carry__2_i_2\(0) => PIPE_n_431,
      \area0_carry__2_i_2__0\(0) => PIPE_n_443,
      \area0_carry__2_i_2__1\(0) => PIPE_n_455,
      \area0_carry__2_i_2__2\(0) => PIPE_n_92,
      \area0_carry__2_i_2__2_0\(1) => PIPE_n_469,
      \area0_carry__2_i_2__2_0\(0) => PIPE_n_470,
      \area0_carry__2_i_4\(0) => EXEC_n_46,
      \area0_carry__2_i_4__0\(0) => EXEC_n_84,
      \area0_carry__2_i_4__1\(0) => EXEC_n_128,
      \area0_carry__2_i_4__2\(0) => EXEC_n_167,
      \area0_carry__3_i_1\(0) => EXEC_n_47,
      \area0_carry__3_i_1__0\(0) => EXEC_n_85,
      \area0_carry__3_i_1__1\(0) => EXEC_n_129,
      \area0_carry__3_i_1__2\(0) => EXEC_n_168,
      \area1__0_carry__0\ => PIPE_n_345,
      \area1__0_carry__0_0\ => PIPE_n_346,
      \area1__0_carry__1\(0) => PIPE_n_80,
      \area1__0_carry__1_0\ => PIPE_n_347,
      \area1__0_carry_i_5\(3) => PIPE_n_210,
      \area1__0_carry_i_5\(2) => PIPE_n_211,
      \area1__0_carry_i_5\(1) => PIPE_n_212,
      \area1__0_carry_i_5\(0) => PIPE_n_213,
      \area1__0_carry_i_5__0\(3) => PIPE_n_194,
      \area1__0_carry_i_5__0\(2) => PIPE_n_195,
      \area1__0_carry_i_5__0\(1) => PIPE_n_196,
      \area1__0_carry_i_5__0\(0) => PIPE_n_197,
      \area1__0_carry_i_7__1\(3) => PIPE_n_202,
      \area1__0_carry_i_7__1\(2) => PIPE_n_203,
      \area1__0_carry_i_7__1\(1) => PIPE_n_204,
      \area1__0_carry_i_7__1\(0) => PIPE_n_205,
      \area1__100_carry__0_i_3__2\(2) => PIPE_n_74,
      \area1__100_carry__0_i_3__2\(1) => PIPE_n_75,
      \area1__100_carry__0_i_3__2\(0) => PIPE_n_76,
      \area1__100_carry__0_i_3__2_0\(2) => PIPE_n_71,
      \area1__100_carry__0_i_3__2_0\(1) => PIPE_n_72,
      \area1__100_carry__0_i_3__2_0\(0) => PIPE_n_73,
      \area1__100_carry__0_i_4\(2) => PIPE_n_281,
      \area1__100_carry__0_i_4\(1) => PIPE_n_282,
      \area1__100_carry__0_i_4\(0) => PIPE_n_283,
      \area1__100_carry__0_i_4_0\(1) => PIPE_n_18,
      \area1__100_carry__0_i_4_0\(0) => PIPE_n_19,
      \area1__100_carry__0_i_4__0\(2) => PIPE_n_313,
      \area1__100_carry__0_i_4__0\(1) => PIPE_n_314,
      \area1__100_carry__0_i_4__0\(0) => PIPE_n_315,
      \area1__100_carry__0_i_4__0_0\(1) => PIPE_n_36,
      \area1__100_carry__0_i_4__0_0\(0) => PIPE_n_37,
      \area1__100_carry__0_i_4__1\(2) => PIPE_n_329,
      \area1__100_carry__0_i_4__1\(1) => PIPE_n_330,
      \area1__100_carry__0_i_4__1\(0) => PIPE_n_331,
      \area1__100_carry__0_i_4__1_0\(1) => PIPE_n_54,
      \area1__100_carry__0_i_4__1_0\(0) => PIPE_n_55,
      \area1__100_carry__0_i_4__2\(2) => PIPE_n_348,
      \area1__100_carry__0_i_4__2\(1) => PIPE_n_349,
      \area1__100_carry__0_i_4__2\(0) => PIPE_n_350,
      \area1__100_carry__0_i_4__2_0\(1) => PIPE_n_84,
      \area1__100_carry__0_i_4__2_0\(0) => PIPE_n_85,
      \area1__100_carry__0_i_5\(3) => PIPE_n_284,
      \area1__100_carry__0_i_5\(2) => PIPE_n_285,
      \area1__100_carry__0_i_5\(1) => PIPE_n_286,
      \area1__100_carry__0_i_5\(0) => PIPE_n_287,
      \area1__100_carry__0_i_5_0\(3) => PIPE_n_427,
      \area1__100_carry__0_i_5_0\(2) => PIPE_n_428,
      \area1__100_carry__0_i_5_0\(1) => PIPE_n_429,
      \area1__100_carry__0_i_5_0\(0) => PIPE_n_430,
      \area1__100_carry__0_i_5__0\(3) => PIPE_n_316,
      \area1__100_carry__0_i_5__0\(2) => PIPE_n_317,
      \area1__100_carry__0_i_5__0\(1) => PIPE_n_318,
      \area1__100_carry__0_i_5__0\(0) => PIPE_n_319,
      \area1__100_carry__0_i_5__0_0\(3) => PIPE_n_439,
      \area1__100_carry__0_i_5__0_0\(2) => PIPE_n_440,
      \area1__100_carry__0_i_5__0_0\(1) => PIPE_n_441,
      \area1__100_carry__0_i_5__0_0\(0) => PIPE_n_442,
      \area1__100_carry__0_i_5__1\(3) => PIPE_n_332,
      \area1__100_carry__0_i_5__1\(2) => PIPE_n_333,
      \area1__100_carry__0_i_5__1\(1) => PIPE_n_334,
      \area1__100_carry__0_i_5__1\(0) => PIPE_n_335,
      \area1__100_carry__0_i_5__1_0\(3) => PIPE_n_451,
      \area1__100_carry__0_i_5__1_0\(2) => PIPE_n_452,
      \area1__100_carry__0_i_5__1_0\(1) => PIPE_n_453,
      \area1__100_carry__0_i_5__1_0\(0) => PIPE_n_454,
      \area1__100_carry__0_i_5__2\(3) => PIPE_n_351,
      \area1__100_carry__0_i_5__2\(2) => PIPE_n_352,
      \area1__100_carry__0_i_5__2\(1) => PIPE_n_353,
      \area1__100_carry__0_i_5__2\(0) => PIPE_n_354,
      \area1__100_carry__0_i_5__2_0\(3) => PIPE_n_464,
      \area1__100_carry__0_i_5__2_0\(2) => PIPE_n_465,
      \area1__100_carry__0_i_5__2_0\(1) => PIPE_n_466,
      \area1__100_carry__0_i_5__2_0\(0) => PIPE_n_467,
      \area1__100_carry__0_i_7__2\(0) => PIPE_n_462,
      \area1__100_carry__1_i_7\(0) => PIPE_n_17,
      \area1__100_carry__1_i_7__0\(0) => PIPE_n_35,
      \area1__100_carry__1_i_7__1\(0) => PIPE_n_53,
      \area1__100_carry__1_i_7__2\(2) => PIPE_n_81,
      \area1__100_carry__1_i_7__2\(1) => PIPE_n_82,
      \area1__100_carry__1_i_7__2\(0) => PIPE_n_83,
      \area1__100_carry__1_i_7__2_0\(2) => PIPE_n_77,
      \area1__100_carry__1_i_7__2_0\(1) => PIPE_n_78,
      \area1__100_carry__1_i_7__2_0\(0) => PIPE_n_79,
      \area1__100_carry__2_i_1__2\(2) => PIPE_n_89,
      \area1__100_carry__2_i_1__2\(1) => PIPE_n_90,
      \area1__100_carry__2_i_1__2\(0) => PIPE_n_91,
      \area1__100_carry__2_i_1__2_0\(2) => PIPE_n_86,
      \area1__100_carry__2_i_1__2_0\(1) => PIPE_n_87,
      \area1__100_carry__2_i_1__2_0\(0) => PIPE_n_88,
      \area1__100_carry__2_i_2\(1) => PIPE_n_24,
      \area1__100_carry__2_i_2\(0) => PIPE_n_25,
      \area1__100_carry__2_i_2_0\(2) => PIPE_n_21,
      \area1__100_carry__2_i_2_0\(1) => PIPE_n_22,
      \area1__100_carry__2_i_2_0\(0) => PIPE_n_23,
      \area1__100_carry__2_i_2__0\(1) => PIPE_n_42,
      \area1__100_carry__2_i_2__0\(0) => PIPE_n_43,
      \area1__100_carry__2_i_2__0_0\(2) => PIPE_n_39,
      \area1__100_carry__2_i_2__0_0\(1) => PIPE_n_40,
      \area1__100_carry__2_i_2__0_0\(0) => PIPE_n_41,
      \area1__100_carry__2_i_2__1\(1) => PIPE_n_60,
      \area1__100_carry__2_i_2__1\(0) => PIPE_n_61,
      \area1__100_carry__2_i_2__1_0\(2) => PIPE_n_57,
      \area1__100_carry__2_i_2__1_0\(1) => PIPE_n_58,
      \area1__100_carry__2_i_2__1_0\(0) => PIPE_n_59,
      \area1__100_carry__2_i_3__2\(2 downto 0) => \TRIANGLE/area1\(17 downto 15),
      \area1__100_carry_i_7\(0) => PIPE_n_426,
      \area1__100_carry_i_7__0\(0) => PIPE_n_438,
      \area1__100_carry_i_7__1\(0) => PIPE_n_450,
      \area1__100_carry_i_7__2\(0) => PIPE_n_463,
      \area1__33_carry__1_i_1\(3) => PIPE_n_206,
      \area1__33_carry__1_i_1\(2) => PIPE_n_207,
      \area1__33_carry__1_i_1\(1) => PIPE_n_208,
      \area1__33_carry__1_i_1\(0) => PIPE_n_209,
      \area1__33_carry__1_i_1__0\(3) => PIPE_n_174,
      \area1__33_carry__1_i_1__0\(2) => PIPE_n_175,
      \area1__33_carry__1_i_1__0\(1) => PIPE_n_176,
      \area1__33_carry__1_i_1__0\(0) => PIPE_n_177,
      \area1__33_carry__1_i_1__2\(3) => PIPE_n_198,
      \area1__33_carry__1_i_1__2\(2) => PIPE_n_199,
      \area1__33_carry__1_i_1__2\(1) => PIPE_n_200,
      \area1__33_carry__1_i_1__2\(0) => PIPE_n_201,
      \area1__33_carry__1_i_6\(0) => EXEC_n_20,
      \area1__33_carry__1_i_6__0\(0) => EXEC_n_61,
      \area1__33_carry__1_i_6__1\(0) => EXEC_n_102,
      \area1__33_carry__1_i_6__2\(0) => EXEC_n_142,
      \area1__33_carry__1_i_6__2_0\(0) => EXEC_n_143,
      \area1__66_carry\(0) => PIPE_n_56,
      \area1__66_carry__0\(0) => EXEC_n_148,
      \area1__66_carry__0_i_10__2\(3) => PIPE_n_166,
      \area1__66_carry__0_i_10__2\(2) => PIPE_n_167,
      \area1__66_carry__0_i_10__2\(1) => PIPE_n_168,
      \area1__66_carry__0_i_10__2\(0) => PIPE_n_169,
      \area1__66_carry__0_i_8__2\(0) => EXEC_n_144,
      \area1__66_carry__1\(0) => PIPE_n_20,
      \area1__66_carry__1_0\(0) => PIPE_n_38,
      \area1__66_carry__1_i_6\(2) => EXEC_n_21,
      \area1__66_carry__1_i_6\(1) => EXEC_n_22,
      \area1__66_carry__1_i_6\(0) => EXEC_n_23,
      \area1__66_carry__1_i_6__0\(2) => EXEC_n_62,
      \area1__66_carry__1_i_6__0\(1) => EXEC_n_63,
      \area1__66_carry__1_i_6__0\(0) => EXEC_n_64,
      \area1__66_carry__1_i_6__1\(2) => EXEC_n_103,
      \area1__66_carry__1_i_6__1\(1) => EXEC_n_104,
      \area1__66_carry__1_i_6__1\(0) => EXEC_n_105,
      \area1__66_carry__1_i_6__2\(2) => EXEC_n_145,
      \area1__66_carry__1_i_6__2\(1) => EXEC_n_146,
      \area1__66_carry__1_i_6__2\(0) => EXEC_n_147,
      \area1__66_carry_i_2__2\(3) => PIPE_n_170,
      \area1__66_carry_i_2__2\(2) => PIPE_n_171,
      \area1__66_carry_i_2__2\(1) => PIPE_n_172,
      \area1__66_carry_i_2__2\(0) => PIPE_n_173,
      \area1_inferred__0/i___0_carry__0\ => PIPE_n_355,
      \area1_inferred__0/i___0_carry__0_0\ => PIPE_n_356,
      \area1_inferred__0/i___0_carry__1\(0) => PIPE_n_102,
      \area1_inferred__0/i___0_carry__1_0\ => PIPE_n_357,
      \area1_inferred__0/i___66_carry\(0) => PIPE_n_65,
      \area1_inferred__0/i___66_carry__0\(0) => EXEC_n_166,
      \area1_inferred__0/i___66_carry__1\(0) => PIPE_n_29,
      \area1_inferred__0/i___66_carry__1_0\(0) => PIPE_n_47,
      \area_reg[17]\(0) => PIPE_n_437,
      \area_reg[17]_0\(1) => PIPE_n_311,
      \area_reg[17]_0\(0) => PIPE_n_312,
      \area_reg[17]_1\(0) => PIPE_n_449,
      \area_reg[17]_2\(1) => PIPE_n_327,
      \area_reg[17]_2\(0) => PIPE_n_328,
      \area_reg[17]_3\(0) => PIPE_n_461,
      \area_reg[17]_4\(1) => PIPE_n_343,
      \area_reg[17]_4\(0) => PIPE_n_344,
      \area_reg[17]_5\(0) => PIPE_n_479,
      \area_reg[17]_6\(1) => PIPE_n_365,
      \area_reg[17]_6\(0) => PIPE_n_366,
      clk => clk,
      \d_reg[1]\(1 downto 0) => \FCIRCLE/in17\(5 downto 4),
      \d_reg[31]\ => PIPE_n_115,
      \d_reg[4]\ => PIPE_n_484,
      \d_reg[5]\ => PIPE_n_483,
      \d_reg[6]\ => PIPE_n_482,
      \d_reg[6]_0\ => PIPE_n_125,
      \d_reg[7]\ => PIPE_n_481,
      \d_reg[7]_0\ => PIPE_n_124,
      \d_reg[9]\ => PIPE_n_480,
      \dx_reg[7]\(7) => PIPE_n_1,
      \dx_reg[7]\(6) => PIPE_n_2,
      \dx_reg[7]\(5) => PIPE_n_3,
      \dx_reg[7]\(4) => PIPE_n_4,
      \dx_reg[7]\(3) => PIPE_n_5,
      \dx_reg[7]\(2) => PIPE_n_6,
      \dx_reg[7]\(1) => PIPE_n_7,
      \dx_reg[7]\(0) => PIPE_n_8,
      \dy_reg[7]\(7) => PIPE_n_9,
      \dy_reg[7]\(6) => PIPE_n_10,
      \dy_reg[7]\(5) => PIPE_n_11,
      \dy_reg[7]\(4) => PIPE_n_12,
      \dy_reg[7]\(3) => PIPE_n_13,
      \dy_reg[7]\(2) => PIPE_n_14,
      \dy_reg[7]\(1) => PIPE_n_15,
      \dy_reg[7]\(0) => PIPE_n_16,
      \err_reg[30]\(0) => PIPE_n_238,
      finish_exec_i_12(3) => PIPE_n_249,
      finish_exec_i_12(2) => PIPE_n_250,
      finish_exec_i_12(1) => PIPE_n_251,
      finish_exec_i_12(0) => PIPE_n_252,
      finish_exec_i_12_0(3) => PIPE_n_253,
      finish_exec_i_12_0(2) => PIPE_n_254,
      finish_exec_i_12_0(1) => PIPE_n_255,
      finish_exec_i_12_0(0) => PIPE_n_256,
      finish_exec_i_12_1(3) => PIPE_n_257,
      finish_exec_i_12_1(2) => PIPE_n_258,
      finish_exec_i_12_1(1) => PIPE_n_259,
      finish_exec_i_12_1(0) => PIPE_n_260,
      finish_exec_i_12_2(3) => PIPE_n_261,
      finish_exec_i_12_2(2) => PIPE_n_262,
      finish_exec_i_12_2(1) => PIPE_n_263,
      finish_exec_i_12_2(0) => PIPE_n_264,
      finish_exec_i_2 => PIPE_n_391,
      finish_exec_i_2_0 => PIPE_n_392,
      finish_exec_i_2_1 => PIPE_n_393,
      finish_exec_i_2_2 => PIPE_n_394,
      finish_exec_i_2_3 => PIPE_n_395,
      finish_exec_i_2_4 => PIPE_n_396,
      finish_exec_i_2_5 => PIPE_n_397,
      finish_exec_i_2_6 => PIPE_n_398,
      \i___0_carry_i_5\(3) => PIPE_n_162,
      \i___0_carry_i_5\(2) => PIPE_n_163,
      \i___0_carry_i_5\(1) => PIPE_n_164,
      \i___0_carry_i_5\(0) => PIPE_n_165,
      \i___0_carry_i_5__0\(3) => PIPE_n_226,
      \i___0_carry_i_5__0\(2) => PIPE_n_227,
      \i___0_carry_i_5__0\(1) => PIPE_n_228,
      \i___0_carry_i_5__0\(0) => PIPE_n_229,
      \i___0_carry_i_7__1\(3) => PIPE_n_146,
      \i___0_carry_i_7__1\(2) => PIPE_n_147,
      \i___0_carry_i_7__1\(1) => PIPE_n_148,
      \i___0_carry_i_7__1\(0) => PIPE_n_149,
      \i___100_carry__0_i_4__2\(2) => PIPE_n_96,
      \i___100_carry__0_i_4__2\(1) => PIPE_n_97,
      \i___100_carry__0_i_4__2\(0) => PIPE_n_98,
      \i___100_carry__0_i_4__2_0\(2) => PIPE_n_93,
      \i___100_carry__0_i_4__2_0\(1) => PIPE_n_94,
      \i___100_carry__0_i_4__2_0\(0) => PIPE_n_95,
      \i___100_carry__0_i_6\(3) => PIPE_n_307,
      \i___100_carry__0_i_6\(2) => PIPE_n_308,
      \i___100_carry__0_i_6\(1) => PIPE_n_309,
      \i___100_carry__0_i_6\(0) => PIPE_n_310,
      \i___100_carry__0_i_6_0\(3) => PIPE_n_433,
      \i___100_carry__0_i_6_0\(2) => PIPE_n_434,
      \i___100_carry__0_i_6_0\(1) => PIPE_n_435,
      \i___100_carry__0_i_6_0\(0) => PIPE_n_436,
      \i___100_carry__0_i_6__0\(3) => PIPE_n_323,
      \i___100_carry__0_i_6__0\(2) => PIPE_n_324,
      \i___100_carry__0_i_6__0\(1) => PIPE_n_325,
      \i___100_carry__0_i_6__0\(0) => PIPE_n_326,
      \i___100_carry__0_i_6__0_0\(3) => PIPE_n_445,
      \i___100_carry__0_i_6__0_0\(2) => PIPE_n_446,
      \i___100_carry__0_i_6__0_0\(1) => PIPE_n_447,
      \i___100_carry__0_i_6__0_0\(0) => PIPE_n_448,
      \i___100_carry__0_i_6__1\(3) => PIPE_n_339,
      \i___100_carry__0_i_6__1\(2) => PIPE_n_340,
      \i___100_carry__0_i_6__1\(1) => PIPE_n_341,
      \i___100_carry__0_i_6__1\(0) => PIPE_n_342,
      \i___100_carry__0_i_6__1_0\(3) => PIPE_n_457,
      \i___100_carry__0_i_6__1_0\(2) => PIPE_n_458,
      \i___100_carry__0_i_6__1_0\(1) => PIPE_n_459,
      \i___100_carry__0_i_6__1_0\(0) => PIPE_n_460,
      \i___100_carry__0_i_6__2\(3) => PIPE_n_361,
      \i___100_carry__0_i_6__2\(2) => PIPE_n_362,
      \i___100_carry__0_i_6__2\(1) => PIPE_n_363,
      \i___100_carry__0_i_6__2\(0) => PIPE_n_364,
      \i___100_carry__0_i_6__2_0\(3) => PIPE_n_473,
      \i___100_carry__0_i_6__2_0\(2) => PIPE_n_474,
      \i___100_carry__0_i_6__2_0\(1) => PIPE_n_475,
      \i___100_carry__0_i_6__2_0\(0) => PIPE_n_476,
      \i___100_carry__0_i_8__2\(0) => PIPE_n_471,
      \i___100_carry__1_i_1__2\(2) => PIPE_n_111,
      \i___100_carry__1_i_1__2\(1) => PIPE_n_112,
      \i___100_carry__1_i_1__2\(0) => PIPE_n_113,
      \i___100_carry__1_i_1__2_0\(2) => PIPE_n_108,
      \i___100_carry__1_i_1__2_0\(1) => PIPE_n_109,
      \i___100_carry__1_i_1__2_0\(0) => PIPE_n_110,
      \i___100_carry__1_i_8\(0) => PIPE_n_26,
      \i___100_carry__1_i_8__0\(0) => PIPE_n_44,
      \i___100_carry__1_i_8__1\(0) => PIPE_n_62,
      \i___100_carry__1_i_8__2\(2) => PIPE_n_103,
      \i___100_carry__1_i_8__2\(1) => PIPE_n_104,
      \i___100_carry__1_i_8__2\(0) => PIPE_n_105,
      \i___100_carry__1_i_8__2_0\(2) => PIPE_n_99,
      \i___100_carry__1_i_8__2_0\(1) => PIPE_n_100,
      \i___100_carry__1_i_8__2_0\(0) => PIPE_n_101,
      \i___100_carry__2_i_1\(1) => EXEC_n_44,
      \i___100_carry__2_i_1\(0) => EXEC_n_45,
      \i___100_carry__2_i_1_0\(1) => PIPE_n_33,
      \i___100_carry__2_i_1_0\(0) => PIPE_n_34,
      \i___100_carry__2_i_1_1\(2) => PIPE_n_30,
      \i___100_carry__2_i_1_1\(1) => PIPE_n_31,
      \i___100_carry__2_i_1_1\(0) => PIPE_n_32,
      \i___100_carry__2_i_1__0\(1) => EXEC_n_82,
      \i___100_carry__2_i_1__0\(0) => EXEC_n_83,
      \i___100_carry__2_i_1__0_0\(1) => PIPE_n_51,
      \i___100_carry__2_i_1__0_0\(0) => PIPE_n_52,
      \i___100_carry__2_i_1__0_1\(2) => PIPE_n_48,
      \i___100_carry__2_i_1__0_1\(1) => PIPE_n_49,
      \i___100_carry__2_i_1__0_1\(0) => PIPE_n_50,
      \i___100_carry__2_i_1__1\(1) => EXEC_n_126,
      \i___100_carry__2_i_1__1\(0) => EXEC_n_127,
      \i___100_carry__2_i_1__1_0\(1) => PIPE_n_69,
      \i___100_carry__2_i_1__1_0\(0) => PIPE_n_70,
      \i___100_carry__2_i_1__1_1\(2) => PIPE_n_66,
      \i___100_carry__2_i_1__1_1\(1) => PIPE_n_67,
      \i___100_carry__2_i_1__1_1\(0) => PIPE_n_68,
      \i___100_carry__2_i_1__2\(1 downto 0) => \TRIANGLE/C\(17 downto 16),
      \i___100_carry_i_1\(2) => PIPE_n_304,
      \i___100_carry_i_1\(1) => PIPE_n_305,
      \i___100_carry_i_1\(0) => PIPE_n_306,
      \i___100_carry_i_1_0\(1) => PIPE_n_27,
      \i___100_carry_i_1_0\(0) => PIPE_n_28,
      \i___100_carry_i_1__0\(2) => PIPE_n_320,
      \i___100_carry_i_1__0\(1) => PIPE_n_321,
      \i___100_carry_i_1__0\(0) => PIPE_n_322,
      \i___100_carry_i_1__0_0\(1) => PIPE_n_45,
      \i___100_carry_i_1__0_0\(0) => PIPE_n_46,
      \i___100_carry_i_1__1\(2) => PIPE_n_336,
      \i___100_carry_i_1__1\(1) => PIPE_n_337,
      \i___100_carry_i_1__1\(0) => PIPE_n_338,
      \i___100_carry_i_1__1_0\(1) => PIPE_n_63,
      \i___100_carry_i_1__1_0\(0) => PIPE_n_64,
      \i___100_carry_i_1__2\(2) => PIPE_n_358,
      \i___100_carry_i_1__2\(1) => PIPE_n_359,
      \i___100_carry_i_1__2\(0) => PIPE_n_360,
      \i___100_carry_i_1__2_0\(1) => PIPE_n_106,
      \i___100_carry_i_1__2_0\(0) => PIPE_n_107,
      \i___33_carry__1_i_1\(3) => PIPE_n_150,
      \i___33_carry__1_i_1\(2) => PIPE_n_151,
      \i___33_carry__1_i_1\(1) => PIPE_n_152,
      \i___33_carry__1_i_1\(0) => PIPE_n_153,
      \i___33_carry__1_i_1__0\(3) => PIPE_n_222,
      \i___33_carry__1_i_1__0\(2) => PIPE_n_223,
      \i___33_carry__1_i_1__0\(1) => PIPE_n_224,
      \i___33_carry__1_i_1__0\(0) => PIPE_n_225,
      \i___33_carry__1_i_1__2\(3) => PIPE_n_126,
      \i___33_carry__1_i_1__2\(2) => PIPE_n_127,
      \i___33_carry__1_i_1__2\(1) => PIPE_n_128,
      \i___33_carry__1_i_1__2\(0) => PIPE_n_129,
      \i___33_carry__1_i_6\(0) => EXEC_n_40,
      \i___33_carry__1_i_6__0\(0) => EXEC_n_78,
      \i___33_carry__1_i_6__1\(0) => EXEC_n_122,
      \i___33_carry__1_i_6__2\(0) => EXEC_n_160,
      \i___33_carry__1_i_6__2_0\(0) => EXEC_n_161,
      \i___66_carry__0_i_10__1\(3) => PIPE_n_214,
      \i___66_carry__0_i_10__1\(2) => PIPE_n_215,
      \i___66_carry__0_i_10__1\(1) => PIPE_n_216,
      \i___66_carry__0_i_10__1\(0) => PIPE_n_217,
      \i___66_carry__0_i_8__2\(0) => EXEC_n_162,
      \i___66_carry__1_i_6\(2) => EXEC_n_41,
      \i___66_carry__1_i_6\(1) => EXEC_n_42,
      \i___66_carry__1_i_6\(0) => EXEC_n_43,
      \i___66_carry__1_i_6__0\(2) => EXEC_n_79,
      \i___66_carry__1_i_6__0\(1) => EXEC_n_80,
      \i___66_carry__1_i_6__0\(0) => EXEC_n_81,
      \i___66_carry__1_i_6__1\(2) => EXEC_n_123,
      \i___66_carry__1_i_6__1\(1) => EXEC_n_124,
      \i___66_carry__1_i_6__1\(0) => EXEC_n_125,
      \i___66_carry__1_i_6__2\(2) => EXEC_n_163,
      \i___66_carry__1_i_6__2\(1) => EXEC_n_164,
      \i___66_carry__1_i_6__2\(0) => EXEC_n_165,
      \i___66_carry_i_2__2\(3) => PIPE_n_218,
      \i___66_carry_i_2__2\(2) => PIPE_n_219,
      \i___66_carry_i_2__2\(1) => PIPE_n_220,
      \i___66_carry_i_2__2\(0) => PIPE_n_221,
      \i_reg[7]\(7) => EXEC_n_209,
      \i_reg[7]\(6) => EXEC_n_210,
      \i_reg[7]\(5) => EXEC_n_211,
      \i_reg[7]\(4) => EXEC_n_212,
      \i_reg[7]\(3) => EXEC_n_213,
      \i_reg[7]\(2) => EXEC_n_214,
      \i_reg[7]\(1) => EXEC_n_215,
      \i_reg[7]\(0) => EXEC_n_216,
      in10(7 downto 0) => \LINE/in10\(7 downto 0),
      \j_reg[7]\(7) => EXEC_n_201,
      \j_reg[7]\(6) => EXEC_n_202,
      \j_reg[7]\(5) => EXEC_n_203,
      \j_reg[7]\(4) => EXEC_n_204,
      \j_reg[7]\(3) => EXEC_n_205,
      \j_reg[7]\(2) => EXEC_n_206,
      \j_reg[7]\(1) => EXEC_n_207,
      \j_reg[7]\(0) => EXEC_n_208,
      \pixel_color_reg[23]\(23 downto 0) => \pixel_color_wire[3]_0\(23 downto 0),
      \pixel_color_reg[23]_0\(23 downto 0) => color_wire(23 downto 0),
      pixel_valid => pixel_valid,
      pixel_valid_wire_2 => pixel_valid_wire_2,
      \pixel_x_reg[0]\ => EXEC_n_217,
      \pixel_x_reg[1]\ => EXEC_n_218,
      \pixel_x_reg[2]\ => EXEC_n_219,
      \pixel_x_reg[3]\ => EXEC_n_220,
      \pixel_x_reg[4]\ => EXEC_n_221,
      \pixel_x_reg[5]\ => EXEC_n_222,
      \pixel_x_reg[6]\ => EXEC_n_223,
      \pixel_x_reg[7]\ => EXEC_n_224,
      \pixel_x_reg[7]_0\(7 downto 0) => pixel_x(7 downto 0),
      \pixel_y_o[7]\(2 downto 0) => acc_busy_wire(5 downto 3),
      \pixel_y_reg[0]\ => EXEC_n_225,
      \pixel_y_reg[1]\ => EXEC_n_226,
      \pixel_y_reg[2]\ => EXEC_n_227,
      \pixel_y_reg[3]\ => EXEC_n_228,
      \pixel_y_reg[4]\ => EXEC_n_229,
      \pixel_y_reg[5]\ => EXEC_n_230,
      \pixel_y_reg[6]\ => EXEC_n_231,
      \pixel_y_reg[7]\ => EXEC_n_232,
      \pixel_y_reg[7]_0\(7 downto 0) => pixel_y(7 downto 0),
      rst => rst,
      \sx_reg[1]\(0) => PIPE_n_240,
      \x1_reg[6]\(0) => \TRIANGLE/maxx10_in\,
      \x1_reg[6]_0\(0) => \TRIANGLE/maxx11_in\,
      \x1_reg[7]\(0) => EXEC_n_48,
      \x1_reg[7]_0\(3) => EXEC_n_49,
      \x1_reg[7]_0\(2) => EXEC_n_50,
      \x1_reg[7]_0\(1) => EXEC_n_51,
      \x1_reg[7]_0\(0) => EXEC_n_52,
      x1_wire(7 downto 0) => x1_wire(7 downto 0),
      \x2_reg[3]\(2) => EXEC_n_86,
      \x2_reg[3]\(1) => EXEC_n_87,
      \x2_reg[3]\(0) => EXEC_n_88,
      \x2_reg[6]\(0) => \TRIANGLE/minx11_in\,
      \x2_reg[6]_0\(0) => \TRIANGLE/maxx1\,
      \x2_reg[7]\(0) => EXEC_n_89,
      \x2_reg[7]_0\(3) => EXEC_n_90,
      \x2_reg[7]_0\(2) => EXEC_n_91,
      \x2_reg[7]_0\(1) => EXEC_n_92,
      \x2_reg[7]_0\(0) => EXEC_n_93,
      x2_wire(7 downto 0) => x2_wire(7 downto 0),
      \x3_reg[3]\ => EXEC_n_200,
      \x3_reg[6]\(0) => \TRIANGLE/minx1\,
      \x3_reg[6]_0\(0) => \TRIANGLE/minx10_in\,
      \x3_reg[7]\(0) => EXEC_n_7,
      \x3_reg[7]_0\(3) => EXEC_n_8,
      \x3_reg[7]_0\(2) => EXEC_n_9,
      \x3_reg[7]_0\(1) => EXEC_n_10,
      \x3_reg[7]_0\(0) => EXEC_n_11,
      \x3_reg[7]_1\(0) => EXEC_n_157,
      x3_wire(7 downto 0) => x3_wire(7 downto 0),
      \x[7]_i_4\(3) => PIPE_n_292,
      \x[7]_i_4\(2) => PIPE_n_293,
      \x[7]_i_4\(1) => PIPE_n_294,
      \x[7]_i_4\(0) => PIPE_n_295,
      \x[7]_i_4_0\(3) => PIPE_n_288,
      \x[7]_i_4_0\(2) => PIPE_n_289,
      \x[7]_i_4_0\(1) => PIPE_n_290,
      \x[7]_i_4_0\(0) => PIPE_n_291,
      \x[7]_i_4_1\(3) => PIPE_n_296,
      \x[7]_i_4_1\(2) => PIPE_n_297,
      \x[7]_i_4_1\(1) => PIPE_n_298,
      \x[7]_i_4_1\(0) => PIPE_n_299,
      \x[7]_i_4_2\(3) => PIPE_n_300,
      \x[7]_i_4_2\(2) => PIPE_n_301,
      \x[7]_i_4_2\(1) => PIPE_n_302,
      \x[7]_i_4_2\(0) => PIPE_n_303,
      \x[7]_i_4_3\(3) => \i__carry_i_1__15_n_0\,
      \x[7]_i_4_3\(2) => \i__carry_i_2__15_n_0\,
      \x[7]_i_4_3\(1) => \i__carry_i_3__15_n_0\,
      \x[7]_i_4_3\(0) => \i__carry_i_4__15_n_0\,
      \x[7]_i_4_4\(3) => \i__carry_i_5__5_n_0\,
      \x[7]_i_4_4\(2) => \i__carry_i_6__5_n_0\,
      \x[7]_i_4_4\(1) => \i__carry_i_7__5_n_0\,
      \x[7]_i_4_4\(0) => \i__carry_i_8__5_n_0\,
      \x_reg[0]\ => PIPE_n_407,
      \x_reg[1]\ => PIPE_n_408,
      \x_reg[2]\ => PIPE_n_409,
      \x_reg[3]\(3) => EXEC_n_32,
      \x_reg[3]\(2) => EXEC_n_33,
      \x_reg[3]\(1) => EXEC_n_34,
      \x_reg[3]\(0) => EXEC_n_35,
      \x_reg[3]_0\(3) => EXEC_n_70,
      \x_reg[3]_0\(2) => EXEC_n_71,
      \x_reg[3]_0\(1) => EXEC_n_72,
      \x_reg[3]_0\(0) => EXEC_n_73,
      \x_reg[3]_1\(3) => EXEC_n_114,
      \x_reg[3]_1\(2) => EXEC_n_115,
      \x_reg[3]_1\(1) => EXEC_n_116,
      \x_reg[3]_1\(0) => EXEC_n_117,
      \x_reg[3]_2\ => PIPE_n_410,
      \x_reg[4]\ => PIPE_n_411,
      \x_reg[5]\ => PIPE_n_412,
      \x_reg[6]\ => PIPE_n_413,
      \x_reg[7]\(3) => EXEC_n_36,
      \x_reg[7]\(2) => EXEC_n_37,
      \x_reg[7]\(1) => EXEC_n_38,
      \x_reg[7]\(0) => EXEC_n_39,
      \x_reg[7]_0\(3) => EXEC_n_74,
      \x_reg[7]_0\(2) => EXEC_n_75,
      \x_reg[7]_0\(1) => EXEC_n_76,
      \x_reg[7]_0\(0) => EXEC_n_77,
      \x_reg[7]_1\(3) => EXEC_n_118,
      \x_reg[7]_1\(2) => EXEC_n_119,
      \x_reg[7]_1\(1) => EXEC_n_120,
      \x_reg[7]_1\(0) => EXEC_n_121,
      \x_reg[7]_2\(0) => EXEC_n_175,
      \x_reg[7]_3\(0) => EXEC_n_177,
      \x_reg[7]_4\(0) => EXEC_n_179,
      \x_reg[7]_5\(7) => EXEC_n_189,
      \x_reg[7]_5\(6) => EXEC_n_190,
      \x_reg[7]_5\(5) => EXEC_n_191,
      \x_reg[7]_5\(4) => EXEC_n_192,
      \x_reg[7]_5\(3) => EXEC_n_193,
      \x_reg[7]_5\(2) => EXEC_n_194,
      \x_reg[7]_5\(1) => EXEC_n_195,
      \x_reg[7]_5\(0) => EXEC_n_196,
      \x_reg[7]_6\ => PIPE_n_414,
      \y1_reg[6]\(0) => \TRIANGLE/maxy10_in\,
      \y1_reg[6]_0\(0) => \TRIANGLE/maxy11_in\,
      \y1_reg[7]\(0) => EXEC_n_65,
      \y1_reg[7]_0\(3) => EXEC_n_66,
      \y1_reg[7]_0\(2) => EXEC_n_67,
      \y1_reg[7]_0\(1) => EXEC_n_68,
      \y1_reg[7]_0\(0) => EXEC_n_69,
      y1_wire(7 downto 0) => y1_wire(7 downto 0),
      \y2_reg[6]\(0) => \TRIANGLE/miny11_in\,
      \y2_reg[7]\(6 downto 0) => \TRIANGLE/B\(7 downto 1),
      \y2_reg[7]_0\(0) => EXEC_n_113,
      y2_wire(7 downto 0) => y2_wire(7 downto 0),
      \y3_reg[3]\(3) => EXEC_n_130,
      \y3_reg[3]\(2) => EXEC_n_131,
      \y3_reg[3]\(1) => EXEC_n_132,
      \y3_reg[3]\(0) => EXEC_n_133,
      \y3_reg[3]_0\ => EXEC_n_199,
      \y3_reg[6]\(0) => \TRIANGLE/miny1\,
      \y3_reg[6]_0\(0) => \TRIANGLE/miny10_in\,
      \y3_reg[7]\(0) => EXEC_n_24,
      \y3_reg[7]_0\(3) => EXEC_n_25,
      \y3_reg[7]_0\(2) => EXEC_n_26,
      \y3_reg[7]_0\(1) => EXEC_n_27,
      \y3_reg[7]_0\(0) => EXEC_n_28,
      \y3_reg[7]_1\(0) => EXEC_n_134,
      \y3_reg[7]_2\(3) => EXEC_n_135,
      \y3_reg[7]_2\(2) => EXEC_n_136,
      \y3_reg[7]_2\(1) => EXEC_n_137,
      \y3_reg[7]_2\(0) => EXEC_n_138,
      y3_wire(7 downto 0) => y3_wire(7 downto 0),
      \y[7]_i_3\(3) => PIPE_n_269,
      \y[7]_i_3\(2) => PIPE_n_270,
      \y[7]_i_3\(1) => PIPE_n_271,
      \y[7]_i_3\(0) => PIPE_n_272,
      \y[7]_i_3_0\(3) => PIPE_n_265,
      \y[7]_i_3_0\(2) => PIPE_n_266,
      \y[7]_i_3_0\(1) => PIPE_n_267,
      \y[7]_i_3_0\(0) => PIPE_n_268,
      \y[7]_i_3_1\(3) => PIPE_n_273,
      \y[7]_i_3_1\(2) => PIPE_n_274,
      \y[7]_i_3_1\(1) => PIPE_n_275,
      \y[7]_i_3_1\(0) => PIPE_n_276,
      \y[7]_i_3_2\(3) => PIPE_n_277,
      \y[7]_i_3_2\(2) => PIPE_n_278,
      \y[7]_i_3_2\(1) => PIPE_n_279,
      \y[7]_i_3_2\(0) => PIPE_n_280,
      \y[7]_i_3_3\(3) => \i__carry_i_1__0__0_n_0\,
      \y[7]_i_3_3\(2) => \i__carry_i_2__0__0_n_0\,
      \y[7]_i_3_3\(1) => \i__carry_i_3__0__0_n_0\,
      \y[7]_i_3_3\(0) => \i__carry_i_4__0__0_n_0\,
      \y[7]_i_3_4\(3) => \i__carry_i_5__0__0_n_0\,
      \y[7]_i_3_4\(2) => \i__carry_i_6__0__0_n_0\,
      \y[7]_i_3_4\(1) => \i__carry_i_7__0__0_n_0\,
      \y[7]_i_3_4\(0) => \i__carry_i_8__0__0_n_0\,
      \y_reg[0]\(3 downto 1) => acc_enable_wire(5 downto 3),
      \y_reg[0]\(0) => acc_enable_wire(1),
      \y_reg[0]_0\ => PIPE_n_399,
      \y_reg[1]\ => PIPE_n_400,
      \y_reg[2]\ => PIPE_n_401,
      \y_reg[3]\(3) => EXEC_n_12,
      \y_reg[3]\(2) => EXEC_n_13,
      \y_reg[3]\(1) => EXEC_n_14,
      \y_reg[3]\(0) => EXEC_n_15,
      \y_reg[3]_0\(3) => EXEC_n_53,
      \y_reg[3]_0\(2) => EXEC_n_54,
      \y_reg[3]_0\(1) => EXEC_n_55,
      \y_reg[3]_0\(0) => EXEC_n_56,
      \y_reg[3]_1\(3) => EXEC_n_94,
      \y_reg[3]_1\(2) => EXEC_n_95,
      \y_reg[3]_1\(1) => EXEC_n_96,
      \y_reg[3]_1\(0) => EXEC_n_97,
      \y_reg[3]_2\ => PIPE_n_402,
      \y_reg[4]\ => PIPE_n_403,
      \y_reg[5]\ => PIPE_n_404,
      \y_reg[6]\ => PIPE_n_405,
      \y_reg[7]\(3) => EXEC_n_16,
      \y_reg[7]\(2) => EXEC_n_17,
      \y_reg[7]\(1) => EXEC_n_18,
      \y_reg[7]\(0) => EXEC_n_19,
      \y_reg[7]_0\(3) => EXEC_n_57,
      \y_reg[7]_0\(2) => EXEC_n_58,
      \y_reg[7]_0\(1) => EXEC_n_59,
      \y_reg[7]_0\(0) => EXEC_n_60,
      \y_reg[7]_1\(3) => EXEC_n_98,
      \y_reg[7]_1\(2) => EXEC_n_99,
      \y_reg[7]_1\(1) => EXEC_n_100,
      \y_reg[7]_1\(0) => EXEC_n_101,
      \y_reg[7]_2\(0) => EXEC_n_174,
      \y_reg[7]_3\(0) => EXEC_n_176,
      \y_reg[7]_4\(0) => EXEC_n_178,
      \y_reg[7]_5\(7) => EXEC_n_181,
      \y_reg[7]_5\(6) => EXEC_n_182,
      \y_reg[7]_5\(5) => EXEC_n_183,
      \y_reg[7]_5\(4) => EXEC_n_184,
      \y_reg[7]_5\(3) => EXEC_n_185,
      \y_reg[7]_5\(2) => EXEC_n_186,
      \y_reg[7]_5\(1) => EXEC_n_187,
      \y_reg[7]_5\(0) => EXEC_n_188,
      \y_reg[7]_6\ => PIPE_n_406
    );
PIPE: entity work.design_1_spCORE_0_0_spPIPE
     port map (
      A(7 downto 0) => \TRIANGLE/A\(7 downto 0),
      CO(0) => \TRIANGLE/maxy1\,
      D(1 downto 0) => \FCIRCLE/d\(5 downto 4),
      DI(3) => \sy[1]_i_3_n_0\,
      DI(2) => \sy[1]_i_4_n_0\,
      DI(1) => \sy[1]_i_5_n_0\,
      DI(0) => \sy[1]_i_6_n_0\,
      FINISH_DEBUG => \^finish_debug\,
      \FSM_sequential_state[2]_i_7\(0) => \TRIANGLE/maxx10_in\,
      \FSM_sequential_state[2]_i_7_0\(0) => \TRIANGLE/maxx11_in\,
      \FSM_sequential_state[2]_i_7_1\(0) => \TRIANGLE/maxx1\,
      \FSM_sequential_state_reg[1]_i_13_0\(7) => EXEC_n_181,
      \FSM_sequential_state_reg[1]_i_13_0\(6) => EXEC_n_182,
      \FSM_sequential_state_reg[1]_i_13_0\(5) => EXEC_n_183,
      \FSM_sequential_state_reg[1]_i_13_0\(4) => EXEC_n_184,
      \FSM_sequential_state_reg[1]_i_13_0\(3) => EXEC_n_185,
      \FSM_sequential_state_reg[1]_i_13_0\(2) => EXEC_n_186,
      \FSM_sequential_state_reg[1]_i_13_0\(1) => EXEC_n_187,
      \FSM_sequential_state_reg[1]_i_13_0\(0) => EXEC_n_188,
      \FSM_sequential_state_reg[1]_i_3__0_0\(7) => EXEC_n_201,
      \FSM_sequential_state_reg[1]_i_3__0_0\(6) => EXEC_n_202,
      \FSM_sequential_state_reg[1]_i_3__0_0\(5) => EXEC_n_203,
      \FSM_sequential_state_reg[1]_i_3__0_0\(4) => EXEC_n_204,
      \FSM_sequential_state_reg[1]_i_3__0_0\(3) => EXEC_n_205,
      \FSM_sequential_state_reg[1]_i_3__0_0\(2) => EXEC_n_206,
      \FSM_sequential_state_reg[1]_i_3__0_0\(1) => EXEC_n_207,
      \FSM_sequential_state_reg[1]_i_3__0_0\(0) => EXEC_n_208,
      \FSM_sequential_state_reg[2]_i_2__0_0\(7) => EXEC_n_209,
      \FSM_sequential_state_reg[2]_i_2__0_0\(6) => EXEC_n_210,
      \FSM_sequential_state_reg[2]_i_2__0_0\(5) => EXEC_n_211,
      \FSM_sequential_state_reg[2]_i_2__0_0\(4) => EXEC_n_212,
      \FSM_sequential_state_reg[2]_i_2__0_0\(3) => EXEC_n_213,
      \FSM_sequential_state_reg[2]_i_2__0_0\(2) => EXEC_n_214,
      \FSM_sequential_state_reg[2]_i_2__0_0\(1) => EXEC_n_215,
      \FSM_sequential_state_reg[2]_i_2__0_0\(0) => EXEC_n_216,
      \FSM_sequential_state_reg[2]_i_4_0\(7) => EXEC_n_189,
      \FSM_sequential_state_reg[2]_i_4_0\(6) => EXEC_n_190,
      \FSM_sequential_state_reg[2]_i_4_0\(5) => EXEC_n_191,
      \FSM_sequential_state_reg[2]_i_4_0\(4) => EXEC_n_192,
      \FSM_sequential_state_reg[2]_i_4_0\(3) => EXEC_n_193,
      \FSM_sequential_state_reg[2]_i_4_0\(2) => EXEC_n_194,
      \FSM_sequential_state_reg[2]_i_4_0\(1) => EXEC_n_195,
      \FSM_sequential_state_reg[2]_i_4_0\(0) => EXEC_n_196,
      O(0) => PIPE_n_239,
      Q(0) => \FCIRCLE/state\(2),
      S(3) => \sy[1]_i_7_n_0\,
      S(2) => \sy[1]_i_8_n_0\,
      S(1) => \sy[1]_i_9_n_0\,
      S(0) => \sy[1]_i_10_n_0\,
      acc_busy_vec(2 downto 0) => acc_busy_wire(5 downto 3),
      acc_enable_vec(3 downto 1) => acc_enable_wire(5 downto 3),
      acc_enable_vec(0) => acc_enable_wire(1),
      \area0_carry__3\(1) => PIPE_n_311,
      \area0_carry__3\(0) => PIPE_n_312,
      \area0_carry__3_0\(1) => PIPE_n_327,
      \area0_carry__3_0\(0) => PIPE_n_328,
      \area0_carry__3_1\(1) => PIPE_n_343,
      \area0_carry__3_1\(0) => PIPE_n_344,
      \area0_carry__3_2\(1) => PIPE_n_365,
      \area0_carry__3_2\(0) => PIPE_n_366,
      \area0_carry__3_3\(2 downto 0) => \TRIANGLE/area1\(17 downto 15),
      \area1__0_carry__1_i_1__2\(0) => EXEC_n_134,
      \area1__100_carry__1\(0) => EXEC_n_148,
      \area1__100_carry__2\(1) => PIPE_n_415,
      \area1__100_carry__2\(0) => PIPE_n_416,
      \area1__100_carry__2_0\(0) => PIPE_n_417,
      \area1__100_carry__2_1\(2) => EXEC_n_145,
      \area1__100_carry__2_1\(1) => EXEC_n_146,
      \area1__100_carry__2_1\(0) => EXEC_n_147,
      \area1__100_carry__2_10\(0) => EXEC_n_102,
      \area1__100_carry__2_2\(0) => EXEC_n_142,
      \area1__100_carry__2_3\(0) => EXEC_n_143,
      \area1__100_carry__2_4\(0) => EXEC_n_144,
      \area1__100_carry__2_5\(2) => EXEC_n_21,
      \area1__100_carry__2_5\(1) => EXEC_n_22,
      \area1__100_carry__2_5\(0) => EXEC_n_23,
      \area1__100_carry__2_6\(0) => EXEC_n_20,
      \area1__100_carry__2_7\(2) => EXEC_n_62,
      \area1__100_carry__2_7\(1) => EXEC_n_63,
      \area1__100_carry__2_7\(0) => EXEC_n_64,
      \area1__100_carry__2_8\(0) => EXEC_n_61,
      \area1__100_carry__2_9\(2) => EXEC_n_103,
      \area1__100_carry__2_9\(1) => EXEC_n_104,
      \area1__100_carry__2_9\(0) => EXEC_n_105,
      \area1__33_carry__0\ => EXEC_n_199,
      \area1__33_carry__1\(0) => PIPE_n_468,
      \area1__33_carry__1_0\(2) => EXEC_n_86,
      \area1__33_carry__1_0\(1) => EXEC_n_87,
      \area1__33_carry__1_0\(0) => EXEC_n_88,
      \area1__66_carry__0\(0) => PIPE_n_92,
      \area1__66_carry__0_i_7_0\(3) => EXEC_n_12,
      \area1__66_carry__0_i_7_0\(2) => EXEC_n_13,
      \area1__66_carry__0_i_7_0\(1) => EXEC_n_14,
      \area1__66_carry__0_i_7_0\(0) => EXEC_n_15,
      \area1__66_carry__0_i_7__0_0\(3) => EXEC_n_53,
      \area1__66_carry__0_i_7__0_0\(2) => EXEC_n_54,
      \area1__66_carry__0_i_7__0_0\(1) => EXEC_n_55,
      \area1__66_carry__0_i_7__0_0\(0) => EXEC_n_56,
      \area1__66_carry__0_i_7__1_0\(3) => EXEC_n_94,
      \area1__66_carry__0_i_7__1_0\(2) => EXEC_n_95,
      \area1__66_carry__0_i_7__1_0\(1) => EXEC_n_96,
      \area1__66_carry__0_i_7__1_0\(0) => EXEC_n_97,
      \area1__66_carry__0_i_7__2_0\(3) => EXEC_n_130,
      \area1__66_carry__0_i_7__2_0\(2) => EXEC_n_131,
      \area1__66_carry__0_i_7__2_0\(1) => EXEC_n_132,
      \area1__66_carry__0_i_7__2_0\(0) => EXEC_n_133,
      \area1__66_carry__1\(0) => PIPE_n_431,
      \area1__66_carry__1_0\(0) => PIPE_n_443,
      \area1__66_carry__1_1\(0) => PIPE_n_455,
      \area1__66_carry__1_10\(0) => EXEC_n_178,
      \area1__66_carry__1_11\(3) => EXEC_n_98,
      \area1__66_carry__1_11\(2) => EXEC_n_99,
      \area1__66_carry__1_11\(1) => EXEC_n_100,
      \area1__66_carry__1_11\(0) => EXEC_n_101,
      \area1__66_carry__1_12\(3) => EXEC_n_135,
      \area1__66_carry__1_12\(2) => EXEC_n_136,
      \area1__66_carry__1_12\(1) => EXEC_n_137,
      \area1__66_carry__1_12\(0) => EXEC_n_138,
      \area1__66_carry__1_2\(1) => PIPE_n_469,
      \area1__66_carry__1_2\(0) => PIPE_n_470,
      \area1__66_carry__1_3\(3) => EXEC_n_8,
      \area1__66_carry__1_3\(2) => EXEC_n_9,
      \area1__66_carry__1_3\(1) => EXEC_n_10,
      \area1__66_carry__1_3\(0) => EXEC_n_11,
      \area1__66_carry__1_4\(0) => EXEC_n_174,
      \area1__66_carry__1_5\(3) => EXEC_n_16,
      \area1__66_carry__1_5\(2) => EXEC_n_17,
      \area1__66_carry__1_5\(1) => EXEC_n_18,
      \area1__66_carry__1_5\(0) => EXEC_n_19,
      \area1__66_carry__1_6\(3) => EXEC_n_49,
      \area1__66_carry__1_6\(2) => EXEC_n_50,
      \area1__66_carry__1_6\(1) => EXEC_n_51,
      \area1__66_carry__1_6\(0) => EXEC_n_52,
      \area1__66_carry__1_7\(0) => EXEC_n_176,
      \area1__66_carry__1_8\(3) => EXEC_n_57,
      \area1__66_carry__1_8\(2) => EXEC_n_58,
      \area1__66_carry__1_8\(1) => EXEC_n_59,
      \area1__66_carry__1_8\(0) => EXEC_n_60,
      \area1__66_carry__1_9\(3) => EXEC_n_90,
      \area1__66_carry__1_9\(2) => EXEC_n_91,
      \area1__66_carry__1_9\(1) => EXEC_n_92,
      \area1__66_carry__1_9\(0) => EXEC_n_93,
      \area1__66_carry__1_i_1\(0) => EXEC_n_7,
      \area1__66_carry__1_i_1__0\(0) => EXEC_n_48,
      \area1__66_carry_i_4__2\(0) => EXEC_n_89,
      \area1_inferred__0/i___100_carry__1\(0) => EXEC_n_160,
      \area1_inferred__0/i___100_carry__1_0\(0) => EXEC_n_161,
      \area1_inferred__0/i___100_carry__1_1\(0) => EXEC_n_162,
      \area1_inferred__0/i___100_carry__1_2\(0) => EXEC_n_166,
      \area1_inferred__0/i___100_carry__2\(2) => EXEC_n_163,
      \area1_inferred__0/i___100_carry__2\(1) => EXEC_n_164,
      \area1_inferred__0/i___100_carry__2\(0) => EXEC_n_165,
      \area1_inferred__0/i___100_carry__2_0\(2) => EXEC_n_41,
      \area1_inferred__0/i___100_carry__2_0\(1) => EXEC_n_42,
      \area1_inferred__0/i___100_carry__2_0\(0) => EXEC_n_43,
      \area1_inferred__0/i___100_carry__2_1\(0) => EXEC_n_40,
      \area1_inferred__0/i___100_carry__2_2\(2) => EXEC_n_79,
      \area1_inferred__0/i___100_carry__2_2\(1) => EXEC_n_80,
      \area1_inferred__0/i___100_carry__2_2\(0) => EXEC_n_81,
      \area1_inferred__0/i___100_carry__2_3\(0) => EXEC_n_78,
      \area1_inferred__0/i___100_carry__2_4\(2) => EXEC_n_123,
      \area1_inferred__0/i___100_carry__2_4\(1) => EXEC_n_124,
      \area1_inferred__0/i___100_carry__2_4\(0) => EXEC_n_125,
      \area1_inferred__0/i___100_carry__2_5\(0) => EXEC_n_122,
      \area1_inferred__0/i___33_carry__0\ => EXEC_n_200,
      \area1_inferred__0/i___33_carry__1\(1) => PIPE_n_477,
      \area1_inferred__0/i___33_carry__1\(0) => PIPE_n_478,
      \area1_inferred__0/i___66_carry__0\(0) => PIPE_n_114,
      \area1_inferred__0/i___66_carry__1\(0) => PIPE_n_437,
      \area1_inferred__0/i___66_carry__1_0\(0) => PIPE_n_449,
      \area1_inferred__0/i___66_carry__1_1\(0) => PIPE_n_461,
      \area1_inferred__0/i___66_carry__1_10\(0) => EXEC_n_179,
      \area1_inferred__0/i___66_carry__1_11\(3) => EXEC_n_118,
      \area1_inferred__0/i___66_carry__1_11\(2) => EXEC_n_119,
      \area1_inferred__0/i___66_carry__1_11\(1) => EXEC_n_120,
      \area1_inferred__0/i___66_carry__1_11\(0) => EXEC_n_121,
      \area1_inferred__0/i___66_carry__1_2\(0) => PIPE_n_479,
      \area1_inferred__0/i___66_carry__1_3\(3) => EXEC_n_25,
      \area1_inferred__0/i___66_carry__1_3\(2) => EXEC_n_26,
      \area1_inferred__0/i___66_carry__1_3\(1) => EXEC_n_27,
      \area1_inferred__0/i___66_carry__1_3\(0) => EXEC_n_28,
      \area1_inferred__0/i___66_carry__1_4\(0) => EXEC_n_175,
      \area1_inferred__0/i___66_carry__1_5\(3) => EXEC_n_36,
      \area1_inferred__0/i___66_carry__1_5\(2) => EXEC_n_37,
      \area1_inferred__0/i___66_carry__1_5\(1) => EXEC_n_38,
      \area1_inferred__0/i___66_carry__1_5\(0) => EXEC_n_39,
      \area1_inferred__0/i___66_carry__1_6\(3) => EXEC_n_66,
      \area1_inferred__0/i___66_carry__1_6\(2) => EXEC_n_67,
      \area1_inferred__0/i___66_carry__1_6\(1) => EXEC_n_68,
      \area1_inferred__0/i___66_carry__1_6\(0) => EXEC_n_69,
      \area1_inferred__0/i___66_carry__1_7\(0) => EXEC_n_177,
      \area1_inferred__0/i___66_carry__1_8\(3) => EXEC_n_74,
      \area1_inferred__0/i___66_carry__1_8\(2) => EXEC_n_75,
      \area1_inferred__0/i___66_carry__1_8\(1) => EXEC_n_76,
      \area1_inferred__0/i___66_carry__1_8\(0) => EXEC_n_77,
      \area1_inferred__0/i___66_carry__1_9\(6 downto 0) => \TRIANGLE/B\(7 downto 1),
      \area_reg[17]\(1) => EXEC_n_44,
      \area_reg[17]\(0) => EXEC_n_45,
      \area_reg[17]_0\(0) => EXEC_n_47,
      \area_reg[17]_1\(1) => EXEC_n_82,
      \area_reg[17]_1\(0) => EXEC_n_83,
      \area_reg[17]_10\(0) => EXEC_n_167,
      \area_reg[17]_2\(0) => EXEC_n_85,
      \area_reg[17]_3\(1) => EXEC_n_126,
      \area_reg[17]_3\(0) => EXEC_n_127,
      \area_reg[17]_4\(0) => EXEC_n_129,
      \area_reg[17]_5\(1 downto 0) => \TRIANGLE/C\(17 downto 16),
      \area_reg[17]_6\(0) => EXEC_n_168,
      \area_reg[17]_7\(0) => EXEC_n_46,
      \area_reg[17]_8\(0) => EXEC_n_84,
      \area_reg[17]_9\(0) => EXEC_n_128,
      clk => clk,
      \color_reg[23]_0\(23 downto 0) => color_wire(23 downto 0),
      core_halt => core_halt,
      \d_reg[5]\(1 downto 0) => \FCIRCLE/in17\(5 downto 4),
      \err_reg[7]_i_2_0\(0) => PIPE_n_238,
      finish_exec_i_7(0) => \TRIANGLE/maxy10_in\,
      finish_exec_i_7_0(0) => \TRIANGLE/maxy11_in\,
      \i___0_carry__1_i_1__2\(0) => EXEC_n_157,
      \i___66_carry__0_i_7_0\(3) => EXEC_n_32,
      \i___66_carry__0_i_7_0\(2) => EXEC_n_33,
      \i___66_carry__0_i_7_0\(1) => EXEC_n_34,
      \i___66_carry__0_i_7_0\(0) => EXEC_n_35,
      \i___66_carry__0_i_7__0_0\(3) => EXEC_n_70,
      \i___66_carry__0_i_7__0_0\(2) => EXEC_n_71,
      \i___66_carry__0_i_7__0_0\(1) => EXEC_n_72,
      \i___66_carry__0_i_7__0_0\(0) => EXEC_n_73,
      \i___66_carry__0_i_7__1_0\(3) => EXEC_n_114,
      \i___66_carry__0_i_7__1_0\(2) => EXEC_n_115,
      \i___66_carry__0_i_7__1_0\(1) => EXEC_n_116,
      \i___66_carry__0_i_7__1_0\(0) => EXEC_n_117,
      \i___66_carry__1_i_1\(0) => EXEC_n_24,
      \i___66_carry__1_i_1__0\(0) => EXEC_n_65,
      \i___66_carry_i_4__2\(0) => EXEC_n_113,
      in10(7 downto 0) => \LINE/in10\(7 downto 0),
      instr_req_int_reg_0 => instr_req_int_reg,
      instr_valid => instr_valid,
      instr_word(51 downto 0) => instr_word(51 downto 0),
      pixel_color_o(23 downto 0) => pixel_color_o(23 downto 0),
      \pixel_color_o[23]\(23 downto 0) => \pixel_color_wire[3]_0\(23 downto 0),
      pixel_x_o(7 downto 0) => pixel_x_o(7 downto 0),
      \pixel_x_o[7]\(7 downto 0) => pixel_x(7 downto 0),
      \pixel_x_o[7]_0\ => EXEC_n_224,
      pixel_x_o_0_sp_1 => EXEC_n_217,
      pixel_x_o_1_sp_1 => EXEC_n_218,
      pixel_x_o_2_sp_1 => EXEC_n_219,
      pixel_x_o_3_sp_1 => EXEC_n_220,
      pixel_x_o_4_sp_1 => EXEC_n_221,
      pixel_x_o_5_sp_1 => EXEC_n_222,
      pixel_x_o_6_sp_1 => EXEC_n_223,
      pixel_y_o(7 downto 0) => pixel_y_o(7 downto 0),
      \pixel_y_o[7]\(7 downto 0) => pixel_y(7 downto 0),
      \pixel_y_o[7]_0\ => EXEC_n_232,
      pixel_y_o_0_sp_1 => EXEC_n_225,
      pixel_y_o_1_sp_1 => EXEC_n_226,
      pixel_y_o_2_sp_1 => EXEC_n_227,
      pixel_y_o_3_sp_1 => EXEC_n_228,
      pixel_y_o_4_sp_1 => EXEC_n_229,
      pixel_y_o_5_sp_1 => EXEC_n_230,
      pixel_y_o_6_sp_1 => EXEC_n_231,
      rst => rst,
      \sx_reg[1]\(3) => \sx[1]_i_3_n_0\,
      \sx_reg[1]\(2) => \sx[1]_i_4_n_0\,
      \sx_reg[1]\(1) => \sx[1]_i_5_n_0\,
      \sx_reg[1]\(0) => \sx[1]_i_6_n_0\,
      \sx_reg[1]_0\(3) => \sx[1]_i_7_n_0\,
      \sx_reg[1]_0\(2) => \sx[1]_i_8_n_0\,
      \sx_reg[1]_0\(1) => \sx[1]_i_9_n_0\,
      \sx_reg[1]_0\(0) => \sx[1]_i_10_n_0\,
      \sx_reg[1]_i_2_0\(0) => PIPE_n_240,
      \x1_reg[0]_0\ => PIPE_n_407,
      \x1_reg[0]_1\ => PIPE_n_418,
      \x1_reg[1]_0\ => PIPE_n_408,
      \x1_reg[1]_1\ => PIPE_n_419,
      \x1_reg[2]_0\ => PIPE_n_409,
      \x1_reg[2]_1\ => PIPE_n_420,
      \x1_reg[3]_0\(3) => PIPE_n_194,
      \x1_reg[3]_0\(2) => PIPE_n_195,
      \x1_reg[3]_0\(1) => PIPE_n_196,
      \x1_reg[3]_0\(0) => PIPE_n_197,
      \x1_reg[3]_1\ => PIPE_n_410,
      \x1_reg[3]_2\ => PIPE_n_421,
      \x1_reg[4]_0\ => PIPE_n_411,
      \x1_reg[4]_1\ => PIPE_n_422,
      \x1_reg[5]_0\ => PIPE_n_412,
      \x1_reg[5]_1\ => PIPE_n_423,
      \x1_reg[6]_0\(3) => PIPE_n_375,
      \x1_reg[6]_0\(2) => PIPE_n_376,
      \x1_reg[6]_0\(1) => PIPE_n_377,
      \x1_reg[6]_0\(0) => PIPE_n_378,
      \x1_reg[6]_1\(3) => PIPE_n_379,
      \x1_reg[6]_1\(2) => PIPE_n_380,
      \x1_reg[6]_1\(1) => PIPE_n_381,
      \x1_reg[6]_1\(0) => PIPE_n_382,
      \x1_reg[6]_2\(3) => PIPE_n_383,
      \x1_reg[6]_2\(2) => PIPE_n_384,
      \x1_reg[6]_2\(1) => PIPE_n_385,
      \x1_reg[6]_2\(0) => PIPE_n_386,
      \x1_reg[6]_3\(3) => PIPE_n_387,
      \x1_reg[6]_3\(2) => PIPE_n_388,
      \x1_reg[6]_3\(1) => PIPE_n_389,
      \x1_reg[6]_3\(0) => PIPE_n_390,
      \x1_reg[6]_4\ => PIPE_n_413,
      \x1_reg[6]_5\ => PIPE_n_424,
      \x1_reg[6]_6\(0) => PIPE_n_487,
      \x1_reg[6]_7\(0) => PIPE_n_488,
      \x1_reg[7]_0\(0) => PIPE_n_35,
      \x1_reg[7]_1\(0) => PIPE_n_38,
      \x1_reg[7]_10\(3) => PIPE_n_439,
      \x1_reg[7]_10\(2) => PIPE_n_440,
      \x1_reg[7]_10\(1) => PIPE_n_441,
      \x1_reg[7]_10\(0) => PIPE_n_442,
      \x1_reg[7]_2\(2) => PIPE_n_39,
      \x1_reg[7]_2\(1) => PIPE_n_40,
      \x1_reg[7]_2\(0) => PIPE_n_41,
      \x1_reg[7]_3\(1) => PIPE_n_42,
      \x1_reg[7]_3\(0) => PIPE_n_43,
      \x1_reg[7]_4\(3) => PIPE_n_174,
      \x1_reg[7]_4\(2) => PIPE_n_175,
      \x1_reg[7]_4\(1) => PIPE_n_176,
      \x1_reg[7]_4\(0) => PIPE_n_177,
      \x1_reg[7]_5\(2) => PIPE_n_313,
      \x1_reg[7]_5\(1) => PIPE_n_314,
      \x1_reg[7]_5\(0) => PIPE_n_315,
      \x1_reg[7]_6\(3) => PIPE_n_316,
      \x1_reg[7]_6\(2) => PIPE_n_317,
      \x1_reg[7]_6\(1) => PIPE_n_318,
      \x1_reg[7]_6\(0) => PIPE_n_319,
      \x1_reg[7]_7\ => PIPE_n_414,
      \x1_reg[7]_8\ => PIPE_n_425,
      \x1_reg[7]_9\(0) => PIPE_n_438,
      x1_wire(7 downto 0) => x1_wire(7 downto 0),
      \x2_reg[1]_0\ => PIPE_n_484,
      \x2_reg[2]_0\ => PIPE_n_481,
      \x2_reg[2]_1\ => PIPE_n_483,
      \x2_reg[3]_0\ => PIPE_n_125,
      \x2_reg[3]_1\(3) => PIPE_n_202,
      \x2_reg[3]_1\(2) => PIPE_n_203,
      \x2_reg[3]_1\(1) => PIPE_n_204,
      \x2_reg[3]_1\(0) => PIPE_n_205,
      \x2_reg[4]_0\ => PIPE_n_124,
      \x2_reg[4]_1\ => PIPE_n_482,
      \x2_reg[5]_0\ => PIPE_n_115,
      \x2_reg[6]_0\(3) => PIPE_n_367,
      \x2_reg[6]_0\(2) => PIPE_n_368,
      \x2_reg[6]_0\(1) => PIPE_n_369,
      \x2_reg[6]_0\(0) => PIPE_n_370,
      \x2_reg[6]_1\(3) => PIPE_n_371,
      \x2_reg[6]_1\(2) => PIPE_n_372,
      \x2_reg[6]_1\(1) => PIPE_n_373,
      \x2_reg[6]_1\(0) => PIPE_n_374,
      \x2_reg[6]_2\ => PIPE_n_480,
      \x2_reg[7]_0\(7) => PIPE_n_1,
      \x2_reg[7]_0\(6) => PIPE_n_2,
      \x2_reg[7]_0\(5) => PIPE_n_3,
      \x2_reg[7]_0\(4) => PIPE_n_4,
      \x2_reg[7]_0\(3) => PIPE_n_5,
      \x2_reg[7]_0\(2) => PIPE_n_6,
      \x2_reg[7]_0\(1) => PIPE_n_7,
      \x2_reg[7]_0\(0) => PIPE_n_8,
      \x2_reg[7]_1\(0) => PIPE_n_53,
      \x2_reg[7]_10\(2) => PIPE_n_329,
      \x2_reg[7]_10\(1) => PIPE_n_330,
      \x2_reg[7]_10\(0) => PIPE_n_331,
      \x2_reg[7]_11\(3) => PIPE_n_332,
      \x2_reg[7]_11\(2) => PIPE_n_333,
      \x2_reg[7]_11\(1) => PIPE_n_334,
      \x2_reg[7]_11\(0) => PIPE_n_335,
      \x2_reg[7]_12\(2) => PIPE_n_348,
      \x2_reg[7]_12\(1) => PIPE_n_349,
      \x2_reg[7]_12\(0) => PIPE_n_350,
      \x2_reg[7]_13\(3) => PIPE_n_351,
      \x2_reg[7]_13\(2) => PIPE_n_352,
      \x2_reg[7]_13\(1) => PIPE_n_353,
      \x2_reg[7]_13\(0) => PIPE_n_354,
      \x2_reg[7]_14\(0) => PIPE_n_450,
      \x2_reg[7]_15\(3) => PIPE_n_451,
      \x2_reg[7]_15\(2) => PIPE_n_452,
      \x2_reg[7]_15\(1) => PIPE_n_453,
      \x2_reg[7]_15\(0) => PIPE_n_454,
      \x2_reg[7]_16\(0) => PIPE_n_463,
      \x2_reg[7]_17\(3) => PIPE_n_464,
      \x2_reg[7]_17\(2) => PIPE_n_465,
      \x2_reg[7]_17\(1) => PIPE_n_466,
      \x2_reg[7]_17\(0) => PIPE_n_467,
      \x2_reg[7]_2\(0) => PIPE_n_56,
      \x2_reg[7]_3\(2) => PIPE_n_57,
      \x2_reg[7]_3\(1) => PIPE_n_58,
      \x2_reg[7]_3\(0) => PIPE_n_59,
      \x2_reg[7]_4\(1) => PIPE_n_60,
      \x2_reg[7]_4\(0) => PIPE_n_61,
      \x2_reg[7]_5\(2) => PIPE_n_71,
      \x2_reg[7]_5\(1) => PIPE_n_72,
      \x2_reg[7]_5\(0) => PIPE_n_73,
      \x2_reg[7]_6\(2) => PIPE_n_74,
      \x2_reg[7]_6\(1) => PIPE_n_75,
      \x2_reg[7]_6\(0) => PIPE_n_76,
      \x2_reg[7]_7\(2) => PIPE_n_81,
      \x2_reg[7]_7\(1) => PIPE_n_82,
      \x2_reg[7]_7\(0) => PIPE_n_83,
      \x2_reg[7]_8\(2) => PIPE_n_86,
      \x2_reg[7]_8\(1) => PIPE_n_87,
      \x2_reg[7]_8\(0) => PIPE_n_88,
      \x2_reg[7]_9\(3) => PIPE_n_198,
      \x2_reg[7]_9\(2) => PIPE_n_199,
      \x2_reg[7]_9\(1) => PIPE_n_200,
      \x2_reg[7]_9\(0) => PIPE_n_201,
      x2_wire(7 downto 0) => x2_wire(7 downto 0),
      \x3_reg[3]_0\(1) => PIPE_n_106,
      \x3_reg[3]_0\(0) => PIPE_n_107,
      \x3_reg[3]_1\(3) => PIPE_n_210,
      \x3_reg[3]_1\(2) => PIPE_n_211,
      \x3_reg[3]_1\(1) => PIPE_n_212,
      \x3_reg[3]_1\(0) => PIPE_n_213,
      \x3_reg[3]_2\(3) => PIPE_n_218,
      \x3_reg[3]_2\(2) => PIPE_n_219,
      \x3_reg[3]_2\(1) => PIPE_n_220,
      \x3_reg[3]_2\(0) => PIPE_n_221,
      \x3_reg[6]_0\(3) => PIPE_n_288,
      \x3_reg[6]_0\(2) => PIPE_n_289,
      \x3_reg[6]_0\(1) => PIPE_n_290,
      \x3_reg[6]_0\(0) => PIPE_n_291,
      \x3_reg[6]_1\(3) => PIPE_n_292,
      \x3_reg[6]_1\(2) => PIPE_n_293,
      \x3_reg[6]_1\(1) => PIPE_n_294,
      \x3_reg[6]_1\(0) => PIPE_n_295,
      \x3_reg[6]_2\(3) => PIPE_n_296,
      \x3_reg[6]_2\(2) => PIPE_n_297,
      \x3_reg[6]_2\(1) => PIPE_n_298,
      \x3_reg[6]_2\(0) => PIPE_n_299,
      \x3_reg[6]_3\(3) => PIPE_n_300,
      \x3_reg[6]_3\(2) => PIPE_n_301,
      \x3_reg[6]_3\(1) => PIPE_n_302,
      \x3_reg[6]_3\(0) => PIPE_n_303,
      \x3_reg[7]_0\(0) => PIPE_n_17,
      \x3_reg[7]_1\(0) => PIPE_n_20,
      \x3_reg[7]_10\(3) => PIPE_n_284,
      \x3_reg[7]_10\(2) => PIPE_n_285,
      \x3_reg[7]_10\(1) => PIPE_n_286,
      \x3_reg[7]_10\(0) => PIPE_n_287,
      \x3_reg[7]_11\ => PIPE_n_355,
      \x3_reg[7]_12\ => PIPE_n_356,
      \x3_reg[7]_13\ => PIPE_n_357,
      \x3_reg[7]_14\(0) => PIPE_n_426,
      \x3_reg[7]_15\(3) => PIPE_n_427,
      \x3_reg[7]_15\(2) => PIPE_n_428,
      \x3_reg[7]_15\(1) => PIPE_n_429,
      \x3_reg[7]_15\(0) => PIPE_n_430,
      \x3_reg[7]_16\(0) => PIPE_n_471,
      \x3_reg[7]_2\(2) => PIPE_n_21,
      \x3_reg[7]_2\(1) => PIPE_n_22,
      \x3_reg[7]_2\(0) => PIPE_n_23,
      \x3_reg[7]_3\(1) => PIPE_n_24,
      \x3_reg[7]_3\(0) => PIPE_n_25,
      \x3_reg[7]_4\(2) => PIPE_n_99,
      \x3_reg[7]_4\(1) => PIPE_n_100,
      \x3_reg[7]_4\(0) => PIPE_n_101,
      \x3_reg[7]_5\(0) => PIPE_n_102,
      \x3_reg[7]_6\(2) => PIPE_n_111,
      \x3_reg[7]_6\(1) => PIPE_n_112,
      \x3_reg[7]_6\(0) => PIPE_n_113,
      \x3_reg[7]_7\(3) => PIPE_n_206,
      \x3_reg[7]_7\(2) => PIPE_n_207,
      \x3_reg[7]_7\(1) => PIPE_n_208,
      \x3_reg[7]_7\(0) => PIPE_n_209,
      \x3_reg[7]_8\(3) => PIPE_n_214,
      \x3_reg[7]_8\(2) => PIPE_n_215,
      \x3_reg[7]_8\(1) => PIPE_n_216,
      \x3_reg[7]_8\(0) => PIPE_n_217,
      \x3_reg[7]_9\(2) => PIPE_n_281,
      \x3_reg[7]_9\(1) => PIPE_n_282,
      \x3_reg[7]_9\(0) => PIPE_n_283,
      x3_wire(7 downto 0) => x3_wire(7 downto 0),
      \x_reg[0]\(0) => \TRIANGLE/minx10_in\,
      \x_reg[0]_0\(0) => \TRIANGLE/minx11_in\,
      \x_reg[0]_1\(0) => \TRIANGLE/minx1\,
      \x_reg[3]\(1) => PIPE_n_27,
      \x_reg[3]\(0) => PIPE_n_28,
      \x_reg[3]_0\(1) => PIPE_n_45,
      \x_reg[3]_0\(0) => PIPE_n_46,
      \x_reg[3]_1\(1) => PIPE_n_63,
      \x_reg[3]_1\(0) => PIPE_n_64,
      \y1_reg[0]_0\ => PIPE_n_391,
      \y1_reg[0]_1\ => PIPE_n_399,
      \y1_reg[1]_0\ => PIPE_n_392,
      \y1_reg[1]_1\ => PIPE_n_400,
      \y1_reg[2]_0\ => PIPE_n_393,
      \y1_reg[2]_1\ => PIPE_n_401,
      \y1_reg[3]_0\(3) => PIPE_n_226,
      \y1_reg[3]_0\(2) => PIPE_n_227,
      \y1_reg[3]_0\(1) => PIPE_n_228,
      \y1_reg[3]_0\(0) => PIPE_n_229,
      \y1_reg[3]_1\ => PIPE_n_394,
      \y1_reg[3]_2\ => PIPE_n_402,
      \y1_reg[4]_0\ => PIPE_n_395,
      \y1_reg[4]_1\ => PIPE_n_403,
      \y1_reg[5]_0\ => PIPE_n_396,
      \y1_reg[5]_1\ => PIPE_n_404,
      \y1_reg[6]_0\(3) => PIPE_n_249,
      \y1_reg[6]_0\(2) => PIPE_n_250,
      \y1_reg[6]_0\(1) => PIPE_n_251,
      \y1_reg[6]_0\(0) => PIPE_n_252,
      \y1_reg[6]_1\(3) => PIPE_n_253,
      \y1_reg[6]_1\(2) => PIPE_n_254,
      \y1_reg[6]_1\(1) => PIPE_n_255,
      \y1_reg[6]_1\(0) => PIPE_n_256,
      \y1_reg[6]_2\(3) => PIPE_n_257,
      \y1_reg[6]_2\(2) => PIPE_n_258,
      \y1_reg[6]_2\(1) => PIPE_n_259,
      \y1_reg[6]_2\(0) => PIPE_n_260,
      \y1_reg[6]_3\(3) => PIPE_n_261,
      \y1_reg[6]_3\(2) => PIPE_n_262,
      \y1_reg[6]_3\(1) => PIPE_n_263,
      \y1_reg[6]_3\(0) => PIPE_n_264,
      \y1_reg[6]_4\ => PIPE_n_397,
      \y1_reg[6]_5\ => PIPE_n_405,
      \y1_reg[7]_0\(0) => PIPE_n_44,
      \y1_reg[7]_1\(0) => PIPE_n_47,
      \y1_reg[7]_10\(3) => PIPE_n_445,
      \y1_reg[7]_10\(2) => PIPE_n_446,
      \y1_reg[7]_10\(1) => PIPE_n_447,
      \y1_reg[7]_10\(0) => PIPE_n_448,
      \y1_reg[7]_2\(2) => PIPE_n_48,
      \y1_reg[7]_2\(1) => PIPE_n_49,
      \y1_reg[7]_2\(0) => PIPE_n_50,
      \y1_reg[7]_3\(1) => PIPE_n_51,
      \y1_reg[7]_3\(0) => PIPE_n_52,
      \y1_reg[7]_4\(3) => PIPE_n_222,
      \y1_reg[7]_4\(2) => PIPE_n_223,
      \y1_reg[7]_4\(1) => PIPE_n_224,
      \y1_reg[7]_4\(0) => PIPE_n_225,
      \y1_reg[7]_5\(2) => PIPE_n_320,
      \y1_reg[7]_5\(1) => PIPE_n_321,
      \y1_reg[7]_5\(0) => PIPE_n_322,
      \y1_reg[7]_6\(3) => PIPE_n_323,
      \y1_reg[7]_6\(2) => PIPE_n_324,
      \y1_reg[7]_6\(1) => PIPE_n_325,
      \y1_reg[7]_6\(0) => PIPE_n_326,
      \y1_reg[7]_7\ => PIPE_n_398,
      \y1_reg[7]_8\ => PIPE_n_406,
      \y1_reg[7]_9\(0) => PIPE_n_444,
      y1_wire(7 downto 0) => y1_wire(7 downto 0),
      \y2_reg[3]_0\(3) => PIPE_n_146,
      \y2_reg[3]_0\(2) => PIPE_n_147,
      \y2_reg[3]_0\(1) => PIPE_n_148,
      \y2_reg[3]_0\(0) => PIPE_n_149,
      \y2_reg[6]_0\(3) => PIPE_n_241,
      \y2_reg[6]_0\(2) => PIPE_n_242,
      \y2_reg[6]_0\(1) => PIPE_n_243,
      \y2_reg[6]_0\(0) => PIPE_n_244,
      \y2_reg[6]_1\(3) => PIPE_n_245,
      \y2_reg[6]_1\(2) => PIPE_n_246,
      \y2_reg[6]_1\(1) => PIPE_n_247,
      \y2_reg[6]_1\(0) => PIPE_n_248,
      \y2_reg[7]_0\(7) => PIPE_n_9,
      \y2_reg[7]_0\(6) => PIPE_n_10,
      \y2_reg[7]_0\(5) => PIPE_n_11,
      \y2_reg[7]_0\(4) => PIPE_n_12,
      \y2_reg[7]_0\(3) => PIPE_n_13,
      \y2_reg[7]_0\(2) => PIPE_n_14,
      \y2_reg[7]_0\(1) => PIPE_n_15,
      \y2_reg[7]_0\(0) => PIPE_n_16,
      \y2_reg[7]_1\(0) => PIPE_n_62,
      \y2_reg[7]_10\(2) => PIPE_n_336,
      \y2_reg[7]_10\(1) => PIPE_n_337,
      \y2_reg[7]_10\(0) => PIPE_n_338,
      \y2_reg[7]_11\(3) => PIPE_n_339,
      \y2_reg[7]_11\(2) => PIPE_n_340,
      \y2_reg[7]_11\(1) => PIPE_n_341,
      \y2_reg[7]_11\(0) => PIPE_n_342,
      \y2_reg[7]_12\(2) => PIPE_n_358,
      \y2_reg[7]_12\(1) => PIPE_n_359,
      \y2_reg[7]_12\(0) => PIPE_n_360,
      \y2_reg[7]_13\(3) => PIPE_n_361,
      \y2_reg[7]_13\(2) => PIPE_n_362,
      \y2_reg[7]_13\(1) => PIPE_n_363,
      \y2_reg[7]_13\(0) => PIPE_n_364,
      \y2_reg[7]_14\(0) => PIPE_n_456,
      \y2_reg[7]_15\(3) => PIPE_n_457,
      \y2_reg[7]_15\(2) => PIPE_n_458,
      \y2_reg[7]_15\(1) => PIPE_n_459,
      \y2_reg[7]_15\(0) => PIPE_n_460,
      \y2_reg[7]_16\(0) => PIPE_n_472,
      \y2_reg[7]_17\(3) => PIPE_n_473,
      \y2_reg[7]_17\(2) => PIPE_n_474,
      \y2_reg[7]_17\(1) => PIPE_n_475,
      \y2_reg[7]_17\(0) => PIPE_n_476,
      \y2_reg[7]_2\(0) => PIPE_n_65,
      \y2_reg[7]_3\(2) => PIPE_n_66,
      \y2_reg[7]_3\(1) => PIPE_n_67,
      \y2_reg[7]_3\(0) => PIPE_n_68,
      \y2_reg[7]_4\(1) => PIPE_n_69,
      \y2_reg[7]_4\(0) => PIPE_n_70,
      \y2_reg[7]_5\(2) => PIPE_n_93,
      \y2_reg[7]_5\(1) => PIPE_n_94,
      \y2_reg[7]_5\(0) => PIPE_n_95,
      \y2_reg[7]_6\(2) => PIPE_n_96,
      \y2_reg[7]_6\(1) => PIPE_n_97,
      \y2_reg[7]_6\(0) => PIPE_n_98,
      \y2_reg[7]_7\(2) => PIPE_n_103,
      \y2_reg[7]_7\(1) => PIPE_n_104,
      \y2_reg[7]_7\(0) => PIPE_n_105,
      \y2_reg[7]_8\(2) => PIPE_n_108,
      \y2_reg[7]_8\(1) => PIPE_n_109,
      \y2_reg[7]_8\(0) => PIPE_n_110,
      \y2_reg[7]_9\(3) => PIPE_n_126,
      \y2_reg[7]_9\(2) => PIPE_n_127,
      \y2_reg[7]_9\(1) => PIPE_n_128,
      \y2_reg[7]_9\(0) => PIPE_n_129,
      y2_wire(7 downto 0) => y2_wire(7 downto 0),
      \y3_reg[3]_0\(1) => PIPE_n_84,
      \y3_reg[3]_0\(0) => PIPE_n_85,
      \y3_reg[3]_1\(3) => PIPE_n_162,
      \y3_reg[3]_1\(2) => PIPE_n_163,
      \y3_reg[3]_1\(1) => PIPE_n_164,
      \y3_reg[3]_1\(0) => PIPE_n_165,
      \y3_reg[3]_2\(3) => PIPE_n_170,
      \y3_reg[3]_2\(2) => PIPE_n_171,
      \y3_reg[3]_2\(1) => PIPE_n_172,
      \y3_reg[3]_2\(0) => PIPE_n_173,
      \y3_reg[6]_0\(3) => PIPE_n_265,
      \y3_reg[6]_0\(2) => PIPE_n_266,
      \y3_reg[6]_0\(1) => PIPE_n_267,
      \y3_reg[6]_0\(0) => PIPE_n_268,
      \y3_reg[6]_1\(3) => PIPE_n_269,
      \y3_reg[6]_1\(2) => PIPE_n_270,
      \y3_reg[6]_1\(1) => PIPE_n_271,
      \y3_reg[6]_1\(0) => PIPE_n_272,
      \y3_reg[6]_2\(3) => PIPE_n_273,
      \y3_reg[6]_2\(2) => PIPE_n_274,
      \y3_reg[6]_2\(1) => PIPE_n_275,
      \y3_reg[6]_2\(0) => PIPE_n_276,
      \y3_reg[6]_3\(3) => PIPE_n_277,
      \y3_reg[6]_3\(2) => PIPE_n_278,
      \y3_reg[6]_3\(1) => PIPE_n_279,
      \y3_reg[6]_3\(0) => PIPE_n_280,
      \y3_reg[7]_0\(0) => PIPE_n_26,
      \y3_reg[7]_1\(0) => PIPE_n_29,
      \y3_reg[7]_10\(3) => PIPE_n_307,
      \y3_reg[7]_10\(2) => PIPE_n_308,
      \y3_reg[7]_10\(1) => PIPE_n_309,
      \y3_reg[7]_10\(0) => PIPE_n_310,
      \y3_reg[7]_11\ => PIPE_n_345,
      \y3_reg[7]_12\ => PIPE_n_346,
      \y3_reg[7]_13\ => PIPE_n_347,
      \y3_reg[7]_14\(0) => PIPE_n_432,
      \y3_reg[7]_15\(3) => PIPE_n_433,
      \y3_reg[7]_15\(2) => PIPE_n_434,
      \y3_reg[7]_15\(1) => PIPE_n_435,
      \y3_reg[7]_15\(0) => PIPE_n_436,
      \y3_reg[7]_16\(0) => PIPE_n_462,
      \y3_reg[7]_2\(2) => PIPE_n_30,
      \y3_reg[7]_2\(1) => PIPE_n_31,
      \y3_reg[7]_2\(0) => PIPE_n_32,
      \y3_reg[7]_3\(1) => PIPE_n_33,
      \y3_reg[7]_3\(0) => PIPE_n_34,
      \y3_reg[7]_4\(2) => PIPE_n_77,
      \y3_reg[7]_4\(1) => PIPE_n_78,
      \y3_reg[7]_4\(0) => PIPE_n_79,
      \y3_reg[7]_5\(0) => PIPE_n_80,
      \y3_reg[7]_6\(2) => PIPE_n_89,
      \y3_reg[7]_6\(1) => PIPE_n_90,
      \y3_reg[7]_6\(0) => PIPE_n_91,
      \y3_reg[7]_7\(3) => PIPE_n_150,
      \y3_reg[7]_7\(2) => PIPE_n_151,
      \y3_reg[7]_7\(1) => PIPE_n_152,
      \y3_reg[7]_7\(0) => PIPE_n_153,
      \y3_reg[7]_8\(3) => PIPE_n_166,
      \y3_reg[7]_8\(2) => PIPE_n_167,
      \y3_reg[7]_8\(1) => PIPE_n_168,
      \y3_reg[7]_8\(0) => PIPE_n_169,
      \y3_reg[7]_9\(2) => PIPE_n_304,
      \y3_reg[7]_9\(1) => PIPE_n_305,
      \y3_reg[7]_9\(0) => PIPE_n_306,
      y3_wire(7 downto 0) => y3_wire(7 downto 0),
      \y_reg[0]\(0) => \TRIANGLE/miny10_in\,
      \y_reg[0]_0\(0) => \TRIANGLE/miny11_in\,
      \y_reg[0]_1\(0) => \TRIANGLE/miny1\,
      \y_reg[3]\(1) => PIPE_n_18,
      \y_reg[3]\(0) => PIPE_n_19,
      \y_reg[3]_0\(1) => PIPE_n_36,
      \y_reg[3]_0\(0) => PIPE_n_37,
      \y_reg[3]_1\(1) => PIPE_n_54,
      \y_reg[3]_1\(0) => PIPE_n_55
    );
\i__carry_i_1__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => y2_wire(6),
      I1 => y1_wire(6),
      I2 => y1_wire(7),
      I3 => y2_wire(7),
      O => \i__carry_i_1__0__0_n_0\
    );
\i__carry_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => x2_wire(6),
      I1 => x1_wire(6),
      I2 => x1_wire(7),
      I3 => x2_wire(7),
      O => \i__carry_i_1__15_n_0\
    );
\i__carry_i_2__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => y2_wire(4),
      I1 => y1_wire(4),
      I2 => y1_wire(5),
      I3 => y2_wire(5),
      O => \i__carry_i_2__0__0_n_0\
    );
\i__carry_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => x2_wire(4),
      I1 => x1_wire(4),
      I2 => x1_wire(5),
      I3 => x2_wire(5),
      O => \i__carry_i_2__15_n_0\
    );
\i__carry_i_3__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => y2_wire(2),
      I1 => y1_wire(2),
      I2 => y1_wire(3),
      I3 => y2_wire(3),
      O => \i__carry_i_3__0__0_n_0\
    );
\i__carry_i_3__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => x2_wire(2),
      I1 => x1_wire(2),
      I2 => x1_wire(3),
      I3 => x2_wire(3),
      O => \i__carry_i_3__15_n_0\
    );
\i__carry_i_4__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => y2_wire(0),
      I1 => y1_wire(0),
      I2 => y1_wire(1),
      I3 => y2_wire(1),
      O => \i__carry_i_4__0__0_n_0\
    );
\i__carry_i_4__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => x2_wire(0),
      I1 => x1_wire(0),
      I2 => x1_wire(1),
      I3 => x2_wire(1),
      O => \i__carry_i_4__15_n_0\
    );
\i__carry_i_5__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y2_wire(6),
      I1 => y1_wire(6),
      I2 => y2_wire(7),
      I3 => y1_wire(7),
      O => \i__carry_i_5__0__0_n_0\
    );
\i__carry_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x2_wire(6),
      I1 => x1_wire(6),
      I2 => x2_wire(7),
      I3 => x1_wire(7),
      O => \i__carry_i_5__5_n_0\
    );
\i__carry_i_6__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y2_wire(4),
      I1 => y1_wire(4),
      I2 => y2_wire(5),
      I3 => y1_wire(5),
      O => \i__carry_i_6__0__0_n_0\
    );
\i__carry_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x2_wire(4),
      I1 => x1_wire(4),
      I2 => x2_wire(5),
      I3 => x1_wire(5),
      O => \i__carry_i_6__5_n_0\
    );
\i__carry_i_7__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y2_wire(2),
      I1 => y1_wire(2),
      I2 => y2_wire(3),
      I3 => y1_wire(3),
      O => \i__carry_i_7__0__0_n_0\
    );
\i__carry_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x2_wire(2),
      I1 => x1_wire(2),
      I2 => x2_wire(3),
      I3 => x1_wire(3),
      O => \i__carry_i_7__5_n_0\
    );
\i__carry_i_8__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y2_wire(0),
      I1 => y1_wire(0),
      I2 => y2_wire(1),
      I3 => y1_wire(1),
      O => \i__carry_i_8__0__0_n_0\
    );
\i__carry_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x2_wire(0),
      I1 => x1_wire(0),
      I2 => x2_wire(1),
      I3 => x1_wire(1),
      O => \i__carry_i_8__5_n_0\
    );
pixel_valid_o_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_valid,
      I1 => pixel_valid_wire_2,
      O => pixel_valid_o
    );
\sx[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x2_wire(0),
      I1 => x1_wire(0),
      I2 => x2_wire(1),
      I3 => x1_wire(1),
      O => \sx[1]_i_10_n_0\
    );
\sx[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => x2_wire(6),
      I1 => x1_wire(6),
      I2 => x1_wire(7),
      I3 => x2_wire(7),
      O => \sx[1]_i_3_n_0\
    );
\sx[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => x2_wire(4),
      I1 => x1_wire(4),
      I2 => x1_wire(5),
      I3 => x2_wire(5),
      O => \sx[1]_i_4_n_0\
    );
\sx[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => x2_wire(2),
      I1 => x1_wire(2),
      I2 => x1_wire(3),
      I3 => x2_wire(3),
      O => \sx[1]_i_5_n_0\
    );
\sx[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => x2_wire(0),
      I1 => x1_wire(0),
      I2 => x1_wire(1),
      I3 => x2_wire(1),
      O => \sx[1]_i_6_n_0\
    );
\sx[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x2_wire(6),
      I1 => x1_wire(6),
      I2 => x2_wire(7),
      I3 => x1_wire(7),
      O => \sx[1]_i_7_n_0\
    );
\sx[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x2_wire(4),
      I1 => x1_wire(4),
      I2 => x2_wire(5),
      I3 => x1_wire(5),
      O => \sx[1]_i_8_n_0\
    );
\sx[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x2_wire(2),
      I1 => x1_wire(2),
      I2 => x2_wire(3),
      I3 => x1_wire(3),
      O => \sx[1]_i_9_n_0\
    );
\sy[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y2_wire(0),
      I1 => y1_wire(0),
      I2 => y2_wire(1),
      I3 => y1_wire(1),
      O => \sy[1]_i_10_n_0\
    );
\sy[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => y2_wire(6),
      I1 => y1_wire(6),
      I2 => y1_wire(7),
      I3 => y2_wire(7),
      O => \sy[1]_i_3_n_0\
    );
\sy[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => y2_wire(4),
      I1 => y1_wire(4),
      I2 => y1_wire(5),
      I3 => y2_wire(5),
      O => \sy[1]_i_4_n_0\
    );
\sy[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => y2_wire(2),
      I1 => y1_wire(2),
      I2 => y1_wire(3),
      I3 => y2_wire(3),
      O => \sy[1]_i_5_n_0\
    );
\sy[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => y2_wire(0),
      I1 => y1_wire(0),
      I2 => y1_wire(1),
      I3 => y2_wire(1),
      O => \sy[1]_i_6_n_0\
    );
\sy[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y2_wire(6),
      I1 => y1_wire(6),
      I2 => y2_wire(7),
      I3 => y1_wire(7),
      O => \sy[1]_i_7_n_0\
    );
\sy[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y2_wire(4),
      I1 => y1_wire(4),
      I2 => y2_wire(5),
      I3 => y1_wire(5),
      O => \sy[1]_i_8_n_0\
    );
\sy[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y2_wire(2),
      I1 => y1_wire(2),
      I2 => y2_wire(3),
      I3 => y1_wire(3),
      O => \sy[1]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_spCORE_0_0 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    instr_valid : in STD_LOGIC;
    instr_word : in STD_LOGIC_VECTOR ( 63 downto 0 );
    core_halt : in STD_LOGIC;
    instr_req : out STD_LOGIC;
    pixel_valid_o : out STD_LOGIC;
    pixel_x_o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    FINISH_DEBUG : out STD_LOGIC;
    pixel_y_o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pixel_color_o : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_spCORE_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_spCORE_0_0 : entity is "design_1_spCORE_0_0,spCORE,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_spCORE_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_spCORE_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of design_1_spCORE_0_0 : entity is "spCORE,Vivado 2024.2";
end design_1_spCORE_0_0;

architecture STRUCTURE of design_1_spCORE_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_mode : string;
  attribute x_interface_mode of clk : signal is "slave clk";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute x_interface_mode of rst : signal is "slave rst";
  attribute x_interface_parameter of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
U0: entity work.design_1_spCORE_0_0_spCORE
     port map (
      FINISH_DEBUG => FINISH_DEBUG,
      clk => clk,
      core_halt => core_halt,
      instr_req_int_reg => instr_req,
      instr_valid => instr_valid,
      instr_word(51 downto 0) => instr_word(51 downto 0),
      pixel_color_o(23 downto 0) => pixel_color_o(23 downto 0),
      pixel_valid_o => pixel_valid_o,
      pixel_x_o(7 downto 0) => pixel_x_o(7 downto 0),
      pixel_y_o(7 downto 0) => pixel_y_o(7 downto 0),
      rst => rst
    );
end STRUCTURE;
